
STM32Utils.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  0800af98  0800af98  0000bf98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b038  0800b038  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b038  0800b038  0000c038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b040  0800b040  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b040  0800b040  0000c040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b044  0800b044  0000c044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800b048  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          00001f94  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200020e0  200020e0  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019e56  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043ea  00000000  00000000  00026fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001750  00000000  00000000  0002b3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e4  00000000  00000000  0002cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026945  00000000  00000000  0002dcf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fc06  00000000  00000000  00054639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcc5e  00000000  00000000  0007423f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00150e9d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006640  00000000  00000000  00150ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003c  00000000  00000000  00157520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af80 	.word	0x0800af80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800af80 	.word	0x0800af80

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <status_led_init>:
// status led config >> for four leds
void status_led_init(Status_led_s *status_led, GPIO_TypeDef * Led1_GPIOx, uint16_t Led1_GPIO_pin,
		GPIO_TypeDef * Led2_GPIOx, uint16_t Led2_GPIO_pin,
		GPIO_TypeDef * Led3_GPIOx, uint16_t Led3_GPIO_pin,
		GPIO_TypeDef * Led4_GPIOx, uint16_t Led4_GPIO_pin)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	603b      	str	r3, [r7, #0]
 800057c:	4613      	mov	r3, r2
 800057e:	80fb      	strh	r3, [r7, #6]
	status_led->Led1_GPIOx = Led1_GPIOx;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	601a      	str	r2, [r3, #0]
	status_led->Led1_GPIO_pin = Led1_GPIO_pin;
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	88fa      	ldrh	r2, [r7, #6]
 800058a:	809a      	strh	r2, [r3, #4]

	status_led->Led2_GPIOx = Led2_GPIOx;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	683a      	ldr	r2, [r7, #0]
 8000590:	609a      	str	r2, [r3, #8]
	status_led->Led2_GPIO_pin = Led2_GPIO_pin;
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	8b3a      	ldrh	r2, [r7, #24]
 8000596:	819a      	strh	r2, [r3, #12]

	status_led->Led3_GPIOx = Led3_GPIOx;
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	69fa      	ldr	r2, [r7, #28]
 800059c:	611a      	str	r2, [r3, #16]
	status_led->Led3_GPIO_pin = Led3_GPIO_pin;
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	8c3a      	ldrh	r2, [r7, #32]
 80005a2:	829a      	strh	r2, [r3, #20]

	status_led->Led4_GPIOx = Led4_GPIOx;
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005a8:	619a      	str	r2, [r3, #24]
	status_led->Led4_GPIO_pin = Led4_GPIO_pin;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80005ae:	839a      	strh	r2, [r3, #28]

}
 80005b0:	bf00      	nop
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr

080005bc <status_led_process>:

// led 1 -- kırmızı
// led 2 -- yeşil
// led 3 -- 2. yeşil
// led 4 -- sarı
void status_led_process(Status_led_s* status_led, Status_led_mode_e Mode){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	460b      	mov	r3, r1
 80005c6:	70fb      	strb	r3, [r7, #3]
	switch (Mode) {
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	2b04      	cmp	r3, #4
 80005cc:	f200 80a4 	bhi.w	8000718 <status_led_process+0x15c>
 80005d0:	a201      	add	r2, pc, #4	@ (adr r2, 80005d8 <status_led_process+0x1c>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	080005ed 	.word	0x080005ed
 80005dc:	0800061b 	.word	0x0800061b
 80005e0:	080006eb 	.word	0x080006eb
 80005e4:	08000677 	.word	0x08000677
 80005e8:	08000649 	.word	0x08000649
		case LED_STOP :
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 1);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	889b      	ldrh	r3, [r3, #4]
 80005f4:	2201      	movs	r2, #1
 80005f6:	4619      	mov	r1, r3
 80005f8:	f002 fd9c 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80005fc:	20c8      	movs	r0, #200	@ 0xc8
 80005fe:	f001 f92f 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 0);
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	6818      	ldr	r0, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	889b      	ldrh	r3, [r3, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	4619      	mov	r1, r3
 800060e:	f002 fd91 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000612:	20c8      	movs	r0, #200	@ 0xc8
 8000614:	f001 f924 	bl	8001860 <HAL_Delay>
			break;
 8000618:	e095      	b.n	8000746 <status_led_process+0x18a>
		case LED_START :
			HAL_GPIO_WritePin(status_led->Led2_GPIOx, status_led->Led2_GPIO_pin, 1);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6898      	ldr	r0, [r3, #8]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	899b      	ldrh	r3, [r3, #12]
 8000622:	2201      	movs	r2, #1
 8000624:	4619      	mov	r1, r3
 8000626:	f002 fd85 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 800062a:	20c8      	movs	r0, #200	@ 0xc8
 800062c:	f001 f918 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led2_GPIOx, status_led->Led2_GPIO_pin, 0);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6898      	ldr	r0, [r3, #8]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	899b      	ldrh	r3, [r3, #12]
 8000638:	2200      	movs	r2, #0
 800063a:	4619      	mov	r1, r3
 800063c:	f002 fd7a 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000640:	20c8      	movs	r0, #200	@ 0xc8
 8000642:	f001 f90d 	bl	8001860 <HAL_Delay>
			break;
 8000646:	e07e      	b.n	8000746 <status_led_process+0x18a>
		case LED_OKAY :
			HAL_GPIO_WritePin(status_led->Led3_GPIOx, status_led->Led3_GPIO_pin, 1);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	6918      	ldr	r0, [r3, #16]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	8a9b      	ldrh	r3, [r3, #20]
 8000650:	2201      	movs	r2, #1
 8000652:	4619      	mov	r1, r3
 8000654:	f002 fd6e 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000658:	20c8      	movs	r0, #200	@ 0xc8
 800065a:	f001 f901 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led3_GPIOx, status_led->Led3_GPIO_pin, 0);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	6918      	ldr	r0, [r3, #16]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	8a9b      	ldrh	r3, [r3, #20]
 8000666:	2200      	movs	r2, #0
 8000668:	4619      	mov	r1, r3
 800066a:	f002 fd63 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 800066e:	20c8      	movs	r0, #200	@ 0xc8
 8000670:	f001 f8f6 	bl	8001860 <HAL_Delay>
			break;
 8000674:	e067      	b.n	8000746 <status_led_process+0x18a>
		case LED_GO :
			HAL_GPIO_WritePin(status_led->Led2_GPIOx, status_led->Led2_GPIO_pin, 0);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6898      	ldr	r0, [r3, #8]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	899b      	ldrh	r3, [r3, #12]
 800067e:	2200      	movs	r2, #0
 8000680:	4619      	mov	r1, r3
 8000682:	f002 fd57 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 1);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6818      	ldr	r0, [r3, #0]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	889b      	ldrh	r3, [r3, #4]
 800068e:	2201      	movs	r2, #1
 8000690:	4619      	mov	r1, r3
 8000692:	f002 fd4f 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000696:	20c8      	movs	r0, #200	@ 0xc8
 8000698:	f001 f8e2 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 0);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6818      	ldr	r0, [r3, #0]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	889b      	ldrh	r3, [r3, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	4619      	mov	r1, r3
 80006a8:	f002 fd44 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(status_led->Led4_GPIOx, status_led->Led4_GPIO_pin, 1);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6998      	ldr	r0, [r3, #24]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	8b9b      	ldrh	r3, [r3, #28]
 80006b4:	2201      	movs	r2, #1
 80006b6:	4619      	mov	r1, r3
 80006b8:	f002 fd3c 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80006bc:	20c8      	movs	r0, #200	@ 0xc8
 80006be:	f001 f8cf 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led4_GPIOx, status_led->Led4_GPIO_pin, 0);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6998      	ldr	r0, [r3, #24]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	8b9b      	ldrh	r3, [r3, #28]
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	f002 fd31 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(status_led->Led2_GPIOx, status_led->Led2_GPIO_pin, 1);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6898      	ldr	r0, [r3, #8]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	899b      	ldrh	r3, [r3, #12]
 80006da:	2201      	movs	r2, #1
 80006dc:	4619      	mov	r1, r3
 80006de:	f002 fd29 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80006e2:	20c8      	movs	r0, #200	@ 0xc8
 80006e4:	f001 f8bc 	bl	8001860 <HAL_Delay>
			break;
 80006e8:	e02d      	b.n	8000746 <status_led_process+0x18a>
		case LED_STAY :
			HAL_GPIO_WritePin(status_led->Led4_GPIOx, status_led->Led4_GPIO_pin, 1);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6998      	ldr	r0, [r3, #24]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	8b9b      	ldrh	r3, [r3, #28]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4619      	mov	r1, r3
 80006f6:	f002 fd1d 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80006fa:	20c8      	movs	r0, #200	@ 0xc8
 80006fc:	f001 f8b0 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led4_GPIOx, status_led->Led4_GPIO_pin, 0);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6998      	ldr	r0, [r3, #24]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	8b9b      	ldrh	r3, [r3, #28]
 8000708:	2200      	movs	r2, #0
 800070a:	4619      	mov	r1, r3
 800070c:	f002 fd12 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8000710:	20c8      	movs	r0, #200	@ 0xc8
 8000712:	f001 f8a5 	bl	8001860 <HAL_Delay>
			break;
 8000716:	e016      	b.n	8000746 <status_led_process+0x18a>

		default:
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 1);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6818      	ldr	r0, [r3, #0]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	889b      	ldrh	r3, [r3, #4]
 8000720:	2201      	movs	r2, #1
 8000722:	4619      	mov	r1, r3
 8000724:	f002 fd06 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8000728:	2064      	movs	r0, #100	@ 0x64
 800072a:	f001 f899 	bl	8001860 <HAL_Delay>
			HAL_GPIO_WritePin(status_led->Led1_GPIOx, status_led->Led1_GPIO_pin, 0);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6818      	ldr	r0, [r3, #0]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	889b      	ldrh	r3, [r3, #4]
 8000736:	2200      	movs	r2, #0
 8000738:	4619      	mov	r1, r3
 800073a:	f002 fcfb 	bl	8003134 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800073e:	2064      	movs	r0, #100	@ 0x64
 8000740:	f001 f88e 	bl	8001860 <HAL_Delay>
			break;
 8000744:	bf00      	nop
	}
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop

08000750 <Flash_WR>:
 *      Author: ilbeyli
 */

#include "FLASH_PROCESS_lib.h"

void Flash_WR(uint32_t Flash_Address, uint32_t Flash_WR_Data){
 8000750:	b5b0      	push	{r4, r5, r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Unlock();
 800075a:	f002 f98d 	bl	8002a78 <HAL_FLASH_Unlock>
	FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);  // add sector usage
 800075e:	2102      	movs	r1, #2
 8000760:	200b      	movs	r0, #11
 8000762:	f002 faeb 	bl	8002d3c <FLASH_Erase_Sector>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Flash_Address, Flash_WR_Data);
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	2200      	movs	r2, #0
 800076a:	461c      	mov	r4, r3
 800076c:	4615      	mov	r5, r2
 800076e:	4622      	mov	r2, r4
 8000770:	462b      	mov	r3, r5
 8000772:	6879      	ldr	r1, [r7, #4]
 8000774:	2002      	movs	r0, #2
 8000776:	f002 f92b 	bl	80029d0 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 800077a:	f002 f99f 	bl	8002abc <HAL_FLASH_Lock>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bdb0      	pop	{r4, r5, r7, pc}

08000786 <Flash_RD>:

uint32_t Flash_RD(uint32_t Flash_Address){
 8000786:	b480      	push	{r7}
 8000788:	b083      	sub	sp, #12
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
	return *((uint32_t*)Flash_Address);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
}
 8000792:	4618      	mov	r0, r3
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <init_servo>:
void init_servo(	servo_config* 		servo_config,
					GPIO_TypeDef*		servo_GPIOx,
					uint32_t 			servo_GPIO_pin,
					TIM_HandleTypeDef*	Timer_Handle,
					uint32_t			Timer_Channel)
{
 800079e:	b480      	push	{r7}
 80007a0:	b085      	sub	sp, #20
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	60f8      	str	r0, [r7, #12]
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	607a      	str	r2, [r7, #4]
 80007aa:	603b      	str	r3, [r7, #0]
	servo_config->servo_GPIOx 			=servo_GPIOx;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	601a      	str	r2, [r3, #0]
	servo_config->servo_GPIO_pin 		=servo_GPIO_pin;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	605a      	str	r2, [r3, #4]
	servo_config->Timer_Handle 			=Timer_Handle;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	683a      	ldr	r2, [r7, #0]
 80007bc:	609a      	str	r2, [r3, #8]
	servo_config->Timer_Channel			=Timer_Channel;
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	69ba      	ldr	r2, [r7, #24]
 80007c2:	60da      	str	r2, [r3, #12]
}
 80007c4:	bf00      	nop
 80007c6:	3714      	adds	r7, #20
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <map>:


uint32_t map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
 80007dc:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	1ad3      	subs	r3, r2, r3
 80007e4:	69b9      	ldr	r1, [r7, #24]
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	1a8a      	subs	r2, r1, r2
 80007ea:	fb03 f202 	mul.w	r2, r3, r2
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	1acb      	subs	r3, r1, r3
 80007f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	4413      	add	r3, r2
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <servo_angle>:


void servo_angle(servo_config* servo_config, uint32_t angle)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b085      	sub	sp, #20
 800080c:	af02      	add	r7, sp, #8
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
	if(0!= angle)
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d052      	beq.n	80008be <servo_angle+0xb6>
	{
		HAL_TIM_PWM_Start(servo_config->Timer_Handle, servo_config->Timer_Channel);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4619      	mov	r1, r3
 8000822:	4610      	mov	r0, r2
 8000824:	f004 fd7a 	bl	800531c <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(servo_config->Timer_Handle,servo_config->Timer_Channel, map(angle,0,180,1000,2000));
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d10f      	bne.n	8000850 <servo_angle+0x48>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	689b      	ldr	r3, [r3, #8]
 8000834:	681c      	ldr	r4, [r3, #0]
 8000836:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800083a:	9300      	str	r3, [sp, #0]
 800083c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000840:	22b4      	movs	r2, #180	@ 0xb4
 8000842:	2100      	movs	r1, #0
 8000844:	6838      	ldr	r0, [r7, #0]
 8000846:	f7ff ffc3 	bl	80007d0 <map>
 800084a:	4603      	mov	r3, r0
 800084c:	6363      	str	r3, [r4, #52]	@ 0x34
	}

}
 800084e:	e036      	b.n	80008be <servo_angle+0xb6>
		__HAL_TIM_SET_COMPARE(servo_config->Timer_Handle,servo_config->Timer_Channel, map(angle,0,180,1000,2000));
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	2b04      	cmp	r3, #4
 8000856:	d10f      	bne.n	8000878 <servo_angle+0x70>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	681c      	ldr	r4, [r3, #0]
 800085e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000868:	22b4      	movs	r2, #180	@ 0xb4
 800086a:	2100      	movs	r1, #0
 800086c:	6838      	ldr	r0, [r7, #0]
 800086e:	f7ff ffaf 	bl	80007d0 <map>
 8000872:	4603      	mov	r3, r0
 8000874:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8000876:	e022      	b.n	80008be <servo_angle+0xb6>
		__HAL_TIM_SET_COMPARE(servo_config->Timer_Handle,servo_config->Timer_Channel, map(angle,0,180,1000,2000));
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	2b08      	cmp	r3, #8
 800087e:	d10f      	bne.n	80008a0 <servo_angle+0x98>
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	681c      	ldr	r4, [r3, #0]
 8000886:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000890:	22b4      	movs	r2, #180	@ 0xb4
 8000892:	2100      	movs	r1, #0
 8000894:	6838      	ldr	r0, [r7, #0]
 8000896:	f7ff ff9b 	bl	80007d0 <map>
 800089a:	4603      	mov	r3, r0
 800089c:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 800089e:	e00e      	b.n	80008be <servo_angle+0xb6>
		__HAL_TIM_SET_COMPARE(servo_config->Timer_Handle,servo_config->Timer_Channel, map(angle,0,180,1000,2000));
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	681c      	ldr	r4, [r3, #0]
 80008a6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008b0:	22b4      	movs	r2, #180	@ 0xb4
 80008b2:	2100      	movs	r1, #0
 80008b4:	6838      	ldr	r0, [r7, #0]
 80008b6:	f7ff ff8b 	bl	80007d0 <map>
 80008ba:	4603      	mov	r3, r0
 80008bc:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80008be:	bf00      	nop
 80008c0:	370c      	adds	r7, #12
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd90      	pop	{r4, r7, pc}

080008c6 <step_init>:
void step_init(	step_config* step_config,
					TIM_HandleTypeDef*	Timer_handle,
					uint32_t			Timer_channel,
					GPIO_TypeDef*		dir_GPIOx,
					uint16_t			dir_GPIO_Pin)
{
 80008c6:	b480      	push	{r7}
 80008c8:	b085      	sub	sp, #20
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
 80008d2:	603b      	str	r3, [r7, #0]
		step_config->Timer_handle 	= Timer_handle;
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	601a      	str	r2, [r3, #0]
		step_config->Timer_channel 	= Timer_channel;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	687a      	ldr	r2, [r7, #4]
 80008de:	605a      	str	r2, [r3, #4]
		step_config->dir_GPIOx		= dir_GPIOx;
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	683a      	ldr	r2, [r7, #0]
 80008e4:	609a      	str	r2, [r3, #8]
		step_config->dir_GPIO_Pin	= dir_GPIO_Pin;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	8b3a      	ldrh	r2, [r7, #24]
 80008ea:	819a      	strh	r2, [r3, #12]

}
 80008ec:	bf00      	nop
 80008ee:	3714      	adds	r7, #20
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <step>:

void step(step_config* step_config, uint32_t adim, uint32_t yon)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
	if (step_config->step_set.durum == Step_DURDU){
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d147      	bne.n	800099c <step+0xa4>
		step_config->step_set.adim = adim;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	615a      	str	r2, [r3, #20]
		step_config->step_set.durum = Step_BASLADI;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	2201      	movs	r2, #1
 8000916:	619a      	str	r2, [r3, #24]
		if(yon == Step_ILERI ){
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d108      	bne.n	8000930 <step+0x38>
			HAL_GPIO_WritePin(step_config->dir_GPIOx, step_config->dir_GPIO_Pin, 1);
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	6898      	ldr	r0, [r3, #8]
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	899b      	ldrh	r3, [r3, #12]
 8000926:	2201      	movs	r2, #1
 8000928:	4619      	mov	r1, r3
 800092a:	f002 fc03 	bl	8003134 <HAL_GPIO_WritePin>
 800092e:	e007      	b.n	8000940 <step+0x48>

		}
		else {
			HAL_GPIO_WritePin(step_config->dir_GPIOx, step_config->dir_GPIO_Pin, 0);
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	6898      	ldr	r0, [r3, #8]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	899b      	ldrh	r3, [r3, #12]
 8000938:	2200      	movs	r2, #0
 800093a:	4619      	mov	r1, r3
 800093c:	f002 fbfa 	bl	8003134 <HAL_GPIO_WritePin>

		}

		if (0 != adim){
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d02a      	beq.n	800099c <step+0xa4>
			HAL_TIM_PWM_Start_IT(step_config->Timer_handle, step_config->Timer_channel);
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	4619      	mov	r1, r3
 8000950:	4610      	mov	r0, r2
 8000952:	f004 fdab 	bl	80054ac <HAL_TIM_PWM_Start_IT>
			__HAL_TIM_SET_COMPARE(step_config->Timer_handle, step_config->Timer_channel, 100);
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d105      	bne.n	800096a <step+0x72>
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2264      	movs	r2, #100	@ 0x64
 8000966:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
}
 8000968:	e018      	b.n	800099c <step+0xa4>
			__HAL_TIM_SET_COMPARE(step_config->Timer_handle, step_config->Timer_channel, 100);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	2b04      	cmp	r3, #4
 8000970:	d105      	bne.n	800097e <step+0x86>
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	2364      	movs	r3, #100	@ 0x64
 800097a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800097c:	e00e      	b.n	800099c <step+0xa4>
			__HAL_TIM_SET_COMPARE(step_config->Timer_handle, step_config->Timer_channel, 100);
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	2b08      	cmp	r3, #8
 8000984:	d105      	bne.n	8000992 <step+0x9a>
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	2364      	movs	r3, #100	@ 0x64
 800098e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000990:	e004      	b.n	800099c <step+0xa4>
			__HAL_TIM_SET_COMPARE(step_config->Timer_handle, step_config->Timer_channel, 100);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	2364      	movs	r3, #100	@ 0x64
 800099a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <step_durdur>:

void step_durdur(step_config* step_config){
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	if (step_config->step_set.sayac == step_config->step_set.adim){
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	691a      	ldr	r2, [r3, #16]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	695b      	ldr	r3, [r3, #20]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d10d      	bne.n	80009d4 <step_durdur+0x30>
		HAL_TIM_PWM_Stop_IT(step_config->Timer_handle, step_config->Timer_channel);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	4619      	mov	r1, r3
 80009c2:	4610      	mov	r0, r2
 80009c4:	f004 fe88 	bl	80056d8 <HAL_TIM_PWM_Stop_IT>
		step_config->step_set.durum = Step_DURDU;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	619a      	str	r2, [r3, #24]
		step_config->step_set.sayac =0;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
	}

}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <HAL_TIM_PWM_PulseFinishedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef * htim)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	if (htim-> Instance == TIM1){
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a09      	ldr	r2, [pc, #36]	@ (8000a10 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d10b      	bne.n	8000a06 <HAL_TIM_PWM_PulseFinishedCallback+0x2a>

		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7f1b      	ldrb	r3, [r3, #28]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d104      	bne.n	8000a00 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
		{
			step1.step_set.sayac++;
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 80009f8:	691b      	ldr	r3, [r3, #16]
 80009fa:	3301      	adds	r3, #1
 80009fc:	4a05      	ldr	r2, [pc, #20]	@ (8000a14 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 80009fe:	6113      	str	r3, [r2, #16]
		}

		step_durdur(&step1);
 8000a00:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 8000a02:	f7ff ffcf 	bl	80009a4 <step_durdur>

		}

}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40010000 	.word	0x40010000
 8000a14:	200002f4 	.word	0x200002f4

08000a18 <HAL_GPIO_EXTI_Callback>:


// Yapilan ayarlari kaydetmek icin
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_0)
 8000a22:	88fb      	ldrh	r3, [r7, #6]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d105      	bne.n	8000a34 <HAL_GPIO_EXTI_Callback+0x1c>
    {
    	Flash_WR(0x080E0000, flash_ref);
 8000a28:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x24>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0x28>)
 8000a30:	f7ff fe8e 	bl	8000750 <Flash_WR>
    }

}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000034c 	.word	0x2000034c
 8000a40:	080e0000 	.word	0x080e0000

08000a44 <flag_check>:

void flag_check(){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_1) == GPIO_PIN_RESET){
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4810      	ldr	r0, [pc, #64]	@ (8000a8c <flag_check+0x48>)
 8000a4c:	f002 fb5a 	bl	8003104 <HAL_GPIO_ReadPin>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d103      	bne.n	8000a5e <flag_check+0x1a>
    	currentAction = PARAMETER_NEXT_SET;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <flag_check+0x4c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
    	currentAction = PARAMETER_PREV_SET;
    }
    else if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_3) == GPIO_PIN_RESET){
    	currentAction = PARAMETER_APPLY;
    }
}
 8000a5c:	e014      	b.n	8000a88 <flag_check+0x44>
    else if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == GPIO_PIN_RESET){
 8000a5e:	2104      	movs	r1, #4
 8000a60:	480a      	ldr	r0, [pc, #40]	@ (8000a8c <flag_check+0x48>)
 8000a62:	f002 fb4f 	bl	8003104 <HAL_GPIO_ReadPin>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d103      	bne.n	8000a74 <flag_check+0x30>
    	currentAction = PARAMETER_PREV_SET;
 8000a6c:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <flag_check+0x4c>)
 8000a6e:	2202      	movs	r2, #2
 8000a70:	701a      	strb	r2, [r3, #0]
}
 8000a72:	e009      	b.n	8000a88 <flag_check+0x44>
    else if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_3) == GPIO_PIN_RESET){
 8000a74:	2108      	movs	r1, #8
 8000a76:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <flag_check+0x48>)
 8000a78:	f002 fb44 	bl	8003104 <HAL_GPIO_ReadPin>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d102      	bne.n	8000a88 <flag_check+0x44>
    	currentAction = PARAMETER_APPLY;
 8000a82:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <flag_check+0x4c>)
 8000a84:	2203      	movs	r2, #3
 8000a86:	701a      	strb	r2, [r3, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40020c00 	.word	0x40020c00
 8000a90:	2000038a 	.word	0x2000038a

08000a94 <process>:

void process(int currentAction, int value){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
	switch(currentAction){
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b03      	cmp	r3, #3
 8000aa2:	d025      	beq.n	8000af0 <process+0x5c>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	dc31      	bgt.n	8000b0e <process+0x7a>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d003      	beq.n	8000ab8 <process+0x24>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d00b      	beq.n	8000ace <process+0x3a>
			status_led_process(&statusLED,LED_START);
			step(&step1, value, yon);
			step_durdur(&step1);
			break;
	}
}
 8000ab6:	e02a      	b.n	8000b0e <process+0x7a>
			adim = value;
 8000ab8:	4a17      	ldr	r2, [pc, #92]	@ (8000b18 <process+0x84>)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	6013      	str	r3, [r2, #0]
			status_led_process(&statusLED,LED_STAY);
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4816      	ldr	r0, [pc, #88]	@ (8000b1c <process+0x88>)
 8000ac2:	f7ff fd7b 	bl	80005bc <status_led_process>
			flash_ref = value;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	4a15      	ldr	r2, [pc, #84]	@ (8000b20 <process+0x8c>)
 8000aca:	6013      	str	r3, [r2, #0]
			break;
 8000acc:	e01f      	b.n	8000b0e <process+0x7a>
			if(value < adim){
 8000ace:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <process+0x84>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	da03      	bge.n	8000ae0 <process+0x4c>
				yon = Step_GERI;
 8000ad8:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <process+0x90>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	e002      	b.n	8000ae6 <process+0x52>
				yon = Step_ILERI;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <process+0x90>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
			status_led_process(&statusLED,LED_STAY);
 8000ae6:	2102      	movs	r1, #2
 8000ae8:	480c      	ldr	r0, [pc, #48]	@ (8000b1c <process+0x88>)
 8000aea:	f7ff fd67 	bl	80005bc <status_led_process>
			break;
 8000aee:	e00e      	b.n	8000b0e <process+0x7a>
			status_led_process(&statusLED,LED_START);
 8000af0:	2101      	movs	r1, #1
 8000af2:	480a      	ldr	r0, [pc, #40]	@ (8000b1c <process+0x88>)
 8000af4:	f7ff fd62 	bl	80005bc <status_led_process>
			step(&step1, value, yon);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <process+0x90>)
 8000afc:	6812      	ldr	r2, [r2, #0]
 8000afe:	4619      	mov	r1, r3
 8000b00:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <process+0x94>)
 8000b02:	f7ff fef9 	bl	80008f8 <step>
			step_durdur(&step1);
 8000b06:	4808      	ldr	r0, [pc, #32]	@ (8000b28 <process+0x94>)
 8000b08:	f7ff ff4c 	bl	80009a4 <step_durdur>
			break;
 8000b0c:	bf00      	nop
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000310 	.word	0x20000310
 8000b1c:	2000032c 	.word	0x2000032c
 8000b20:	2000034c 	.word	0x2000034c
 8000b24:	20000314 	.word	0x20000314
 8000b28:	200002f4 	.word	0x200002f4

08000b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b32:	f000 fe23 	bl	800177c <HAL_Init>

  /* USER CODE BEGIN Init */
//Led
  status_led_init(&statusLED, GPIOD, GPIO_PIN_13, GPIOD, GPIO_PIN_14, GPIOD, GPIO_PIN_15, GPIOD, GPIO_PIN_12);
 8000b36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b3a:	9304      	str	r3, [sp, #16]
 8000b3c:	4b56      	ldr	r3, [pc, #344]	@ (8000c98 <main+0x16c>)
 8000b3e:	9303      	str	r3, [sp, #12]
 8000b40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b44:	9302      	str	r3, [sp, #8]
 8000b46:	4b54      	ldr	r3, [pc, #336]	@ (8000c98 <main+0x16c>)
 8000b48:	9301      	str	r3, [sp, #4]
 8000b4a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b4e:	9300      	str	r3, [sp, #0]
 8000b50:	4b51      	ldr	r3, [pc, #324]	@ (8000c98 <main+0x16c>)
 8000b52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b56:	4950      	ldr	r1, [pc, #320]	@ (8000c98 <main+0x16c>)
 8000b58:	4850      	ldr	r0, [pc, #320]	@ (8000c9c <main+0x170>)
 8000b5a:	f7ff fd09 	bl	8000570 <status_led_init>
//StepMotor
  step_init(&step1, &htim1, TIM_CHANNEL_1, dir_GPIO_Port, dir_Pin);
 8000b5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b62:	9300      	str	r3, [sp, #0]
 8000b64:	4b4c      	ldr	r3, [pc, #304]	@ (8000c98 <main+0x16c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	494d      	ldr	r1, [pc, #308]	@ (8000ca0 <main+0x174>)
 8000b6a:	484e      	ldr	r0, [pc, #312]	@ (8000ca4 <main+0x178>)
 8000b6c:	f7ff feab 	bl	80008c6 <step_init>
//Servo
  init_servo(&servo1, GPIOA, GPIO_PIN_15, &htim2, TIM_CHANNEL_1);
 8000b70:	2300      	movs	r3, #0
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	4b4c      	ldr	r3, [pc, #304]	@ (8000ca8 <main+0x17c>)
 8000b76:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b7a:	494c      	ldr	r1, [pc, #304]	@ (8000cac <main+0x180>)
 8000b7c:	484c      	ldr	r0, [pc, #304]	@ (8000cb0 <main+0x184>)
 8000b7e:	f7ff fe0e 	bl	800079e <init_servo>
//Lcd
//  LCD_Init(&hi2c1);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b82:	f000 f8a9 	bl	8000cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b86:	f000 fac7 	bl	8001118 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b8a:	f000 faa5 	bl	80010d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b8e:	f000 f90d 	bl	8000dac <MX_ADC1_Init>
  MX_TIM1_Init();
 8000b92:	f000 f98b 	bl	8000eac <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8000b96:	f009 f817 	bl	8009bc8 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000b9a:	f000 fa27 	bl	8000fec <MX_TIM2_Init>
  MX_I2C1_Init();
 8000b9e:	f000 f957 	bl	8000e50 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUFFER_SIZE);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4943      	ldr	r1, [pc, #268]	@ (8000cb4 <main+0x188>)
 8000ba6:	4844      	ldr	r0, [pc, #272]	@ (8000cb8 <main+0x18c>)
 8000ba8:	f000 fec2 	bl	8001930 <HAL_ADC_Start_DMA>
  status_led_process(&statusLED, LED_GO);
 8000bac:	2103      	movs	r1, #3
 8000bae:	483b      	ldr	r0, [pc, #236]	@ (8000c9c <main+0x170>)
 8000bb0:	f7ff fd04 	bl	80005bc <status_led_process>

  read_step_value = Flash_RD(0x080E0000);
 8000bb4:	4841      	ldr	r0, [pc, #260]	@ (8000cbc <main+0x190>)
 8000bb6:	f7ff fde6 	bl	8000786 <Flash_RD>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4b40      	ldr	r3, [pc, #256]	@ (8000cc0 <main+0x194>)
 8000bc0:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(currentAction == 0){
 8000bc2:	4b40      	ldr	r3, [pc, #256]	@ (8000cc4 <main+0x198>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d115      	bne.n	8000bf6 <main+0xca>
		flag_check();
 8000bca:	f7ff ff3b 	bl	8000a44 <flag_check>
		process(currentAction, read_step_value);
 8000bce:	4b3d      	ldr	r3, [pc, #244]	@ (8000cc4 <main+0x198>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc0 <main+0x194>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4610      	mov	r0, r2
 8000bdc:	f7ff ff5a 	bl	8000a94 <process>
		servo_angle(&servo1, read_step_value);
 8000be0:	4b37      	ldr	r3, [pc, #220]	@ (8000cc0 <main+0x194>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4619      	mov	r1, r3
 8000be6:	4832      	ldr	r0, [pc, #200]	@ (8000cb0 <main+0x184>)
 8000be8:	f7ff fe0e 	bl	8000808 <servo_angle>
		HAL_Delay(1000);
 8000bec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bf0:	f000 fe36 	bl	8001860 <HAL_Delay>
 8000bf4:	e030      	b.n	8000c58 <main+0x12c>
	}

	else{
		read_step_value = map(adc_buffer[0], 0, 4095, 0, 180);
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000cb4 <main+0x188>)
 8000bf8:	881b      	ldrh	r3, [r3, #0]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	23b4      	movs	r3, #180	@ 0xb4
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2300      	movs	r3, #0
 8000c02:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000c06:	2100      	movs	r1, #0
 8000c08:	f7ff fde2 	bl	80007d0 <map>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc0 <main+0x194>)
 8000c12:	601a      	str	r2, [r3, #0]
		snprintf((char*)send_data, sizeof(send_data), "%d\n", read_step_value);
 8000c14:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc0 <main+0x194>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a2b      	ldr	r2, [pc, #172]	@ (8000cc8 <main+0x19c>)
 8000c1a:	2132      	movs	r1, #50	@ 0x32
 8000c1c:	482b      	ldr	r0, [pc, #172]	@ (8000ccc <main+0x1a0>)
 8000c1e:	f009 fcfb 	bl	800a618 <sniprintf>
		while (CDC_Transmit_FS((uint8_t*)send_data, strlen((char*)send_data)) == USBD_BUSY) {
 8000c22:	e002      	b.n	8000c2a <main+0xfe>
			HAL_Delay(1);
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 fe1b 	bl	8001860 <HAL_Delay>
		while (CDC_Transmit_FS((uint8_t*)send_data, strlen((char*)send_data)) == USBD_BUSY) {
 8000c2a:	4828      	ldr	r0, [pc, #160]	@ (8000ccc <main+0x1a0>)
 8000c2c:	f7ff fad0 	bl	80001d0 <strlen>
 8000c30:	4603      	mov	r3, r0
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	4619      	mov	r1, r3
 8000c36:	4825      	ldr	r0, [pc, #148]	@ (8000ccc <main+0x1a0>)
 8000c38:	f009 f884 	bl	8009d44 <CDC_Transmit_FS>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d0f0      	beq.n	8000c24 <main+0xf8>
		}

		flag_check();
 8000c42:	f7ff feff 	bl	8000a44 <flag_check>
		process(currentAction, read_step_value);
 8000c46:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc4 <main+0x198>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc0 <main+0x194>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	4610      	mov	r0, r2
 8000c54:	f7ff ff1e 	bl	8000a94 <process>
	}
	angle = map(adc_buffer[0],0,4095,0,180);
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <main+0x188>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	23b4      	movs	r3, #180	@ 0xb4
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	2300      	movs	r3, #0
 8000c64:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000c68:	2100      	movs	r1, #0
 8000c6a:	f7ff fdb1 	bl	80007d0 <map>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b17      	ldr	r3, [pc, #92]	@ (8000cd0 <main+0x1a4>)
 8000c74:	601a      	str	r2, [r3, #0]
	flash_ref = angle;
 8000c76:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <main+0x1a4>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <main+0x1a8>)
 8000c7e:	601a      	str	r2, [r3, #0]
	servo_angle(&servo1, angle);
 8000c80:	4b13      	ldr	r3, [pc, #76]	@ (8000cd0 <main+0x1a4>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4619      	mov	r1, r3
 8000c86:	480a      	ldr	r0, [pc, #40]	@ (8000cb0 <main+0x184>)
 8000c88:	f7ff fdbe 	bl	8000808 <servo_angle>
	HAL_Delay(1000);
 8000c8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c90:	f000 fde6 	bl	8001860 <HAL_Delay>
	if(currentAction == 0){
 8000c94:	e795      	b.n	8000bc2 <main+0x96>
 8000c96:	bf00      	nop
 8000c98:	40020c00 	.word	0x40020c00
 8000c9c:	2000032c 	.word	0x2000032c
 8000ca0:	20000264 	.word	0x20000264
 8000ca4:	200002f4 	.word	0x200002f4
 8000ca8:	200002ac 	.word	0x200002ac
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	20000318 	.word	0x20000318
 8000cb4:	20000350 	.word	0x20000350
 8000cb8:	20000168 	.word	0x20000168
 8000cbc:	080e0000 	.word	0x080e0000
 8000cc0:	20000354 	.word	0x20000354
 8000cc4:	2000038a 	.word	0x2000038a
 8000cc8:	0800af98 	.word	0x0800af98
 8000ccc:	20000358 	.word	0x20000358
 8000cd0:	20000328 	.word	0x20000328
 8000cd4:	2000034c 	.word	0x2000034c

08000cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b094      	sub	sp, #80	@ 0x50
 8000cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cde:	f107 0320 	add.w	r3, r7, #32
 8000ce2:	2230      	movs	r2, #48	@ 0x30
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f009 fcca 	bl	800a680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cec:	f107 030c 	add.w	r3, r7, #12
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	4b28      	ldr	r3, [pc, #160]	@ (8000da4 <SystemClock_Config+0xcc>)
 8000d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d04:	4a27      	ldr	r2, [pc, #156]	@ (8000da4 <SystemClock_Config+0xcc>)
 8000d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d0c:	4b25      	ldr	r3, [pc, #148]	@ (8000da4 <SystemClock_Config+0xcc>)
 8000d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d18:	2300      	movs	r3, #0
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	4b22      	ldr	r3, [pc, #136]	@ (8000da8 <SystemClock_Config+0xd0>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a21      	ldr	r2, [pc, #132]	@ (8000da8 <SystemClock_Config+0xd0>)
 8000d22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	4b1f      	ldr	r3, [pc, #124]	@ (8000da8 <SystemClock_Config+0xd0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d34:	2301      	movs	r3, #1
 8000d36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d38:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d48:	2304      	movs	r3, #4
 8000d4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000d4c:	2348      	movs	r3, #72	@ 0x48
 8000d4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d50:	2302      	movs	r3, #2
 8000d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000d54:	2303      	movs	r3, #3
 8000d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d58:	f107 0320 	add.w	r3, r7, #32
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f003 fdb1 	bl	80048c4 <HAL_RCC_OscConfig>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d68:	f000 fab6 	bl	80012d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d6c:	230f      	movs	r3, #15
 8000d6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d70:	2302      	movs	r3, #2
 8000d72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d74:	2300      	movs	r3, #0
 8000d76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d82:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	2102      	movs	r1, #2
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f004 f812 	bl	8004db4 <HAL_RCC_ClockConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d96:	f000 fa9f 	bl	80012d8 <Error_Handler>
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	3750      	adds	r7, #80	@ 0x50
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40007000 	.word	0x40007000

08000dac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000db2:	463b      	mov	r3, r7
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000dbe:	4b21      	ldr	r3, [pc, #132]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dc0:	4a21      	ldr	r2, [pc, #132]	@ (8000e48 <MX_ADC1_Init+0x9c>)
 8000dc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dca:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ddc:	4b19      	ldr	r3, [pc, #100]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000de4:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dec:	4a17      	ldr	r2, [pc, #92]	@ (8000e4c <MX_ADC1_Init+0xa0>)
 8000dee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000df0:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000df6:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e0a:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000e0c:	f000 fd4c 	bl	80018a8 <HAL_ADC_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e16:	f000 fa5f 	bl	80012d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000e22:	2303      	movs	r3, #3
 8000e24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e26:	463b      	mov	r3, r7
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4806      	ldr	r0, [pc, #24]	@ (8000e44 <MX_ADC1_Init+0x98>)
 8000e2c:	f000 feae 	bl	8001b8c <HAL_ADC_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e36:	f000 fa4f 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000168 	.word	0x20000168
 8000e48:	40012000 	.word	0x40012000
 8000e4c:	0f000001 	.word	0x0f000001

08000e50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e54:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e56:	4a13      	ldr	r2, [pc, #76]	@ (8000ea4 <MX_I2C1_Init+0x54>)
 8000e58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e5c:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <MX_I2C1_Init+0x58>)
 8000e5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e80:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e8c:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <MX_I2C1_Init+0x50>)
 8000e8e:	f002 f983 	bl	8003198 <HAL_I2C_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e98:	f000 fa1e 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000210 	.word	0x20000210
 8000ea4:	40005400 	.word	0x40005400
 8000ea8:	000186a0 	.word	0x000186a0

08000eac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b096      	sub	sp, #88	@ 0x58
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eb2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ec0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]
 8000eda:	615a      	str	r2, [r3, #20]
 8000edc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2220      	movs	r2, #32
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f009 fbcb 	bl	800a680 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000eea:	4b3e      	ldr	r3, [pc, #248]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000eec:	4a3e      	ldr	r2, [pc, #248]	@ (8000fe8 <MX_TIM1_Init+0x13c>)
 8000eee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000ef0:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000ef2:	2247      	movs	r2, #71	@ 0x47
 8000ef4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000efc:	4b39      	ldr	r3, [pc, #228]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000efe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f02:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f04:	4b37      	ldr	r3, [pc, #220]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f0a:	4b36      	ldr	r3, [pc, #216]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b34      	ldr	r3, [pc, #208]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f16:	4833      	ldr	r0, [pc, #204]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f18:	f004 f958 	bl	80051cc <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000f22:	f000 f9d9 	bl	80012d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f2c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f30:	4619      	mov	r1, r3
 8000f32:	482c      	ldr	r0, [pc, #176]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f34:	f004 fe40 	bl	8005bb8 <HAL_TIM_ConfigClockSource>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000f3e:	f000 f9cb 	bl	80012d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f42:	4828      	ldr	r0, [pc, #160]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f44:	f004 f991 	bl	800526a <HAL_TIM_PWM_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000f4e:	f000 f9c3 	bl	80012d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f52:	2300      	movs	r3, #0
 8000f54:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f56:	2300      	movs	r3, #0
 8000f58:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4820      	ldr	r0, [pc, #128]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f62:	f005 fa35 	bl	80063d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000f6c:	f000 f9b4 	bl	80012d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f70:	2360      	movs	r3, #96	@ 0x60
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f80:	2300      	movs	r3, #0
 8000f82:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f84:	2300      	movs	r3, #0
 8000f86:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f90:	2200      	movs	r2, #0
 8000f92:	4619      	mov	r1, r3
 8000f94:	4813      	ldr	r0, [pc, #76]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000f96:	f004 fd4d 	bl	8005a34 <HAL_TIM_PWM_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000fa0:	f000 f99a 	bl	80012d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fbc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4807      	ldr	r0, [pc, #28]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000fc8:	f005 fa7e 	bl	80064c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000fd2:	f000 f981 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000fd6:	4803      	ldr	r0, [pc, #12]	@ (8000fe4 <MX_TIM1_Init+0x138>)
 8000fd8:	f000 faa8 	bl	800152c <HAL_TIM_MspPostInit>

}
 8000fdc:	bf00      	nop
 8000fde:	3758      	adds	r7, #88	@ 0x58
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000264 	.word	0x20000264
 8000fe8:	40010000 	.word	0x40010000

08000fec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08e      	sub	sp, #56	@ 0x38
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ff2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001000:	f107 0320 	add.w	r3, r7, #32
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800101c:	4b2d      	ldr	r3, [pc, #180]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 800101e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001022:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8001024:	4b2b      	ldr	r3, [pc, #172]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001026:	2248      	movs	r2, #72	@ 0x48
 8001028:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102a:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001030:	4b28      	ldr	r3, [pc, #160]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001032:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001036:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001038:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800103e:	4b25      	ldr	r3, [pc, #148]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001044:	4823      	ldr	r0, [pc, #140]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001046:	f004 f8c1 	bl	80051cc <HAL_TIM_Base_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001050:	f000 f942 	bl	80012d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800105a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800105e:	4619      	mov	r1, r3
 8001060:	481c      	ldr	r0, [pc, #112]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001062:	f004 fda9 	bl	8005bb8 <HAL_TIM_ConfigClockSource>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800106c:	f000 f934 	bl	80012d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001070:	4818      	ldr	r0, [pc, #96]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001072:	f004 f8fa 	bl	800526a <HAL_TIM_PWM_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800107c:	f000 f92c 	bl	80012d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001088:	f107 0320 	add.w	r3, r7, #32
 800108c:	4619      	mov	r1, r3
 800108e:	4811      	ldr	r0, [pc, #68]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 8001090:	f005 f99e 	bl	80063d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800109a:	f000 f91d 	bl	80012d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800109e:	2360      	movs	r3, #96	@ 0x60
 80010a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2200      	movs	r2, #0
 80010b2:	4619      	mov	r1, r3
 80010b4:	4807      	ldr	r0, [pc, #28]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 80010b6:	f004 fcbd 	bl	8005a34 <HAL_TIM_PWM_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80010c0:	f000 f90a 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80010c4:	4803      	ldr	r0, [pc, #12]	@ (80010d4 <MX_TIM2_Init+0xe8>)
 80010c6:	f000 fa31 	bl	800152c <HAL_TIM_MspPostInit>

}
 80010ca:	bf00      	nop
 80010cc:	3738      	adds	r7, #56	@ 0x38
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	200002ac 	.word	0x200002ac

080010d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <MX_DMA_Init+0x3c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001114 <MX_DMA_Init+0x3c>)
 80010e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <MX_DMA_Init+0x3c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	2038      	movs	r0, #56	@ 0x38
 8001100:	f001 f8bf 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001104:	2038      	movs	r0, #56	@ 0x38
 8001106:	f001 f8d8 	bl	80022ba <HAL_NVIC_EnableIRQ>

}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800

08001118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08c      	sub	sp, #48	@ 0x30
 800111c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
 800112c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
 8001132:	4b63      	ldr	r3, [pc, #396]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a62      	ldr	r2, [pc, #392]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001138:	f043 0310 	orr.w	r3, r3, #16
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b60      	ldr	r3, [pc, #384]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	4b5c      	ldr	r3, [pc, #368]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a5b      	ldr	r2, [pc, #364]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b59      	ldr	r3, [pc, #356]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	4b55      	ldr	r3, [pc, #340]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001170:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b52      	ldr	r3, [pc, #328]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b4e      	ldr	r3, [pc, #312]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a4d      	ldr	r2, [pc, #308]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b4b      	ldr	r3, [pc, #300]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	4b47      	ldr	r3, [pc, #284]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a46      	ldr	r2, [pc, #280]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011a8:	f043 0308 	orr.w	r3, r3, #8
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b44      	ldr	r3, [pc, #272]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0308 	and.w	r3, r3, #8
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	4b40      	ldr	r3, [pc, #256]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a3f      	ldr	r2, [pc, #252]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b3d      	ldr	r3, [pc, #244]	@ (80012c0 <MX_GPIO_Init+0x1a8>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, lcd_d5_Pin|lcd_d6_Pin|lcd_d7_Pin|GPIO_PIN_10
 80011d6:	2200      	movs	r2, #0
 80011d8:	f240 413a 	movw	r1, #1082	@ 0x43a
 80011dc:	4839      	ldr	r0, [pc, #228]	@ (80012c4 <MX_GPIO_Init+0x1ac>)
 80011de:	f001 ffa9 	bl	8003134 <HAL_GPIO_WritePin>
                          |lcd_d4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2130      	movs	r1, #48	@ 0x30
 80011e6:	4838      	ldr	r0, [pc, #224]	@ (80012c8 <MX_GPIO_Init+0x1b0>)
 80011e8:	f001 ffa4 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, dir_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 80011f2:	4836      	ldr	r0, [pc, #216]	@ (80012cc <MX_GPIO_Init+0x1b4>)
 80011f4:	f001 ff9e 	bl	8003134 <HAL_GPIO_WritePin>
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lcd_rs_Pin|lcd_e_Pin, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2128      	movs	r1, #40	@ 0x28
 80011fc:	4834      	ldr	r0, [pc, #208]	@ (80012d0 <MX_GPIO_Init+0x1b8>)
 80011fe:	f001 ff99 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : lcd_d5_Pin lcd_d6_Pin lcd_d7_Pin PE10
                           lcd_d4_Pin */
  GPIO_InitStruct.Pin = lcd_d5_Pin|lcd_d6_Pin|lcd_d7_Pin|GPIO_PIN_10
 8001202:	f240 433a 	movw	r3, #1082	@ 0x43a
 8001206:	61fb      	str	r3, [r7, #28]
                          |lcd_d4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	4619      	mov	r1, r3
 800121a:	482a      	ldr	r0, [pc, #168]	@ (80012c4 <MX_GPIO_Init+0x1ac>)
 800121c:	f001 fdd6 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001220:	2301      	movs	r3, #1
 8001222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001224:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001228:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 031c 	add.w	r3, r7, #28
 8001232:	4619      	mov	r1, r3
 8001234:	4827      	ldr	r0, [pc, #156]	@ (80012d4 <MX_GPIO_Init+0x1bc>)
 8001236:	f001 fdc9 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800123a:	2330      	movs	r3, #48	@ 0x30
 800123c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2301      	movs	r3, #1
 8001240:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124a:	f107 031c 	add.w	r3, r7, #28
 800124e:	4619      	mov	r1, r3
 8001250:	481d      	ldr	r0, [pc, #116]	@ (80012c8 <MX_GPIO_Init+0x1b0>)
 8001252:	f001 fdbb 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : dir_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = dir_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001256:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 800125a:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	4619      	mov	r1, r3
 800126e:	4817      	ldr	r0, [pc, #92]	@ (80012cc <MX_GPIO_Init+0x1b4>)
 8001270:	f001 fdac 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001274:	230e      	movs	r3, #14
 8001276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800127c:	2301      	movs	r3, #1
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4811      	ldr	r0, [pc, #68]	@ (80012cc <MX_GPIO_Init+0x1b4>)
 8001288:	f001 fda0 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_rs_Pin lcd_e_Pin */
  GPIO_InitStruct.Pin = lcd_rs_Pin|lcd_e_Pin;
 800128c:	2328      	movs	r3, #40	@ 0x28
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001290:	2301      	movs	r3, #1
 8001292:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129c:	f107 031c 	add.w	r3, r7, #28
 80012a0:	4619      	mov	r1, r3
 80012a2:	480b      	ldr	r0, [pc, #44]	@ (80012d0 <MX_GPIO_Init+0x1b8>)
 80012a4:	f001 fd92 	bl	8002dcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2100      	movs	r1, #0
 80012ac:	2006      	movs	r0, #6
 80012ae:	f000 ffe8 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012b2:	2006      	movs	r0, #6
 80012b4:	f001 f801 	bl	80022ba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012b8:	bf00      	nop
 80012ba:	3730      	adds	r7, #48	@ 0x30
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40020800 	.word	0x40020800
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	40020400 	.word	0x40020400
 80012d4:	40020000 	.word	0x40020000

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <Error_Handler+0x8>

080012e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <HAL_MspInit+0x4c>)
 80012f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001330 <HAL_MspInit+0x4c>)
 80012f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <HAL_MspInit+0x4c>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	603b      	str	r3, [r7, #0]
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <HAL_MspInit+0x4c>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <HAL_MspInit+0x4c>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	@ 0x40
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_MspInit+0x4c>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001322:	2007      	movs	r0, #7
 8001324:	f000 ffa2 	bl	800226c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800

08001334 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	@ 0x28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a2f      	ldr	r2, [pc, #188]	@ (8001410 <HAL_ADC_MspInit+0xdc>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d158      	bne.n	8001408 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	4a2d      	ldr	r2, [pc, #180]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 8001360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001364:	6453      	str	r3, [r2, #68]	@ 0x44
 8001366:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	4b27      	ldr	r3, [pc, #156]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a26      	ldr	r2, [pc, #152]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <HAL_ADC_MspInit+0xe0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800138e:	2302      	movs	r3, #2
 8001390:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001392:	2303      	movs	r3, #3
 8001394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	481d      	ldr	r0, [pc, #116]	@ (8001418 <HAL_ADC_MspInit+0xe4>)
 80013a2:	f001 fd13 	bl	8002dcc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80013a6:	4b1d      	ldr	r3, [pc, #116]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_ADC_MspInit+0xec>)
 80013aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b8:	4b18      	ldr	r3, [pc, #96]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013be:	4b17      	ldr	r3, [pc, #92]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013ce:	4b13      	ldr	r3, [pc, #76]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013d0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013de:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013e4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013e6:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013ec:	480b      	ldr	r0, [pc, #44]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 80013ee:	f000 ff7f 	bl	80022f0 <HAL_DMA_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80013f8:	f7ff ff6e 	bl	80012d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a07      	ldr	r2, [pc, #28]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 8001400:	639a      	str	r2, [r3, #56]	@ 0x38
 8001402:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_ADC_MspInit+0xe8>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	@ 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40012000 	.word	0x40012000
 8001414:	40023800 	.word	0x40023800
 8001418:	40020000 	.word	0x40020000
 800141c:	200001b0 	.word	0x200001b0
 8001420:	40026410 	.word	0x40026410

08001424 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a19      	ldr	r2, [pc, #100]	@ (80014a8 <HAL_I2C_MspInit+0x84>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d12b      	bne.n	800149e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a17      	ldr	r2, [pc, #92]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001462:	23c0      	movs	r3, #192	@ 0xc0
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001466:	2312      	movs	r3, #18
 8001468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001472:	2304      	movs	r3, #4
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	480c      	ldr	r0, [pc, #48]	@ (80014b0 <HAL_I2C_MspInit+0x8c>)
 800147e:	f001 fca5 	bl	8002dcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 800148c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <HAL_I2C_MspInit+0x88>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	@ 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40005400 	.word	0x40005400
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40020400 	.word	0x40020400

080014b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a18      	ldr	r2, [pc, #96]	@ (8001524 <HAL_TIM_Base_MspInit+0x70>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d116      	bne.n	80014f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	4a16      	ldr	r2, [pc, #88]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d6:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 80014d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2100      	movs	r1, #0
 80014e6:	201b      	movs	r0, #27
 80014e8:	f000 fecb 	bl	8002282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80014ec:	201b      	movs	r0, #27
 80014ee:	f000 fee4 	bl	80022ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014f2:	e012      	b.n	800151a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014fc:	d10d      	bne.n	800151a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	4a08      	ldr	r2, [pc, #32]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6413      	str	r3, [r2, #64]	@ 0x40
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_TIM_Base_MspInit+0x74>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40010000 	.word	0x40010000
 8001528:	40023800 	.word	0x40023800

0800152c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a25      	ldr	r2, [pc, #148]	@ (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d11f      	bne.n	800158e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b24      	ldr	r3, [pc, #144]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a23      	ldr	r2, [pc, #140]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 8001558:	f043 0310 	orr.w	r3, r3, #16
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b21      	ldr	r3, [pc, #132]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0310 	and.w	r3, r3, #16
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800156a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800157c:	2301      	movs	r3, #1
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	4818      	ldr	r0, [pc, #96]	@ (80015e8 <HAL_TIM_MspPostInit+0xbc>)
 8001588:	f001 fc20 	bl	8002dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800158c:	e023      	b.n	80015d6 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001596:	d11e      	bne.n	80015d6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a0:	4a10      	ldr	r2, [pc, #64]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a8:	4b0e      	ldr	r3, [pc, #56]	@ (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ba:	2302      	movs	r3, #2
 80015bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015c6:	2301      	movs	r3, #1
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	4806      	ldr	r0, [pc, #24]	@ (80015ec <HAL_TIM_MspPostInit+0xc0>)
 80015d2:	f001 fbfb 	bl	8002dcc <HAL_GPIO_Init>
}
 80015d6:	bf00      	nop
 80015d8:	3728      	adds	r7, #40	@ 0x28
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40010000 	.word	0x40010000
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40020000 	.word	0x40020000

080015f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <NMI_Handler+0x4>

080015f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <HardFault_Handler+0x4>

08001600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001604:	bf00      	nop
 8001606:	e7fd      	b.n	8001604 <MemManage_Handler+0x4>

08001608 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160c:	bf00      	nop
 800160e:	e7fd      	b.n	800160c <BusFault_Handler+0x4>

08001610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <UsageFault_Handler+0x4>

08001618 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001646:	f000 f8eb 	bl	8001820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}

0800164e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001652:	2001      	movs	r0, #1
 8001654:	f001 fd88 	bl	8003168 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}

0800165c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001660:	4802      	ldr	r0, [pc, #8]	@ (800166c <TIM1_CC_IRQHandler+0x10>)
 8001662:	f004 f8f7 	bl	8005854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000264 	.word	0x20000264

08001670 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <DMA2_Stream0_IRQHandler+0x10>)
 8001676:	f000 ff41 	bl	80024fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200001b0 	.word	0x200001b0

08001684 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <OTG_FS_IRQHandler+0x10>)
 800168a:	f002 f80d 	bl	80036a8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20001894 	.word	0x20001894

08001698 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a0:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <_sbrk+0x5c>)
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <_sbrk+0x60>)
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <_sbrk+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d102      	bne.n	80016ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <_sbrk+0x64>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	@ (8001700 <_sbrk+0x68>)
 80016b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d207      	bcs.n	80016d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c8:	f008 ffe2 	bl	800a690 <__errno>
 80016cc:	4603      	mov	r3, r0
 80016ce:	220c      	movs	r2, #12
 80016d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016d2:	f04f 33ff 	mov.w	r3, #4294967295
 80016d6:	e009      	b.n	80016ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d8:	4b08      	ldr	r3, [pc, #32]	@ (80016fc <_sbrk+0x64>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <_sbrk+0x64>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4413      	add	r3, r2
 80016e6:	4a05      	ldr	r2, [pc, #20]	@ (80016fc <_sbrk+0x64>)
 80016e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ea:	68fb      	ldr	r3, [r7, #12]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20020000 	.word	0x20020000
 80016f8:	00000400 	.word	0x00000400
 80016fc:	2000038c 	.word	0x2000038c
 8001700:	200020e0 	.word	0x200020e0

08001704 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <SystemInit+0x20>)
 800170a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <SystemInit+0x20>)
 8001710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001728:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001760 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800172c:	f7ff ffea 	bl	8001704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001732:	490d      	ldr	r1, [pc, #52]	@ (8001768 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001734:	4a0d      	ldr	r2, [pc, #52]	@ (800176c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001738:	e002      	b.n	8001740 <LoopCopyDataInit>

0800173a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800173c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800173e:	3304      	adds	r3, #4

08001740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001744:	d3f9      	bcc.n	800173a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001746:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001748:	4c0a      	ldr	r4, [pc, #40]	@ (8001774 <LoopFillZerobss+0x22>)
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800174c:	e001      	b.n	8001752 <LoopFillZerobss>

0800174e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800174e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001750:	3204      	adds	r2, #4

08001752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001754:	d3fb      	bcc.n	800174e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001756:	f008 ffa1 	bl	800a69c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800175a:	f7ff f9e7 	bl	8000b2c <main>
  bx  lr    
 800175e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001760:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001768:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 800176c:	0800b048 	.word	0x0800b048
  ldr r2, =_sbss
 8001770:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001774:	200020e0 	.word	0x200020e0

08001778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001778:	e7fe      	b.n	8001778 <ADC_IRQHandler>
	...

0800177c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001780:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <HAL_Init+0x40>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0d      	ldr	r2, [pc, #52]	@ (80017bc <HAL_Init+0x40>)
 8001786:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800178a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <HAL_Init+0x40>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <HAL_Init+0x40>)
 8001792:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001796:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001798:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <HAL_Init+0x40>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a07      	ldr	r2, [pc, #28]	@ (80017bc <HAL_Init+0x40>)
 800179e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a4:	2003      	movs	r0, #3
 80017a6:	f000 fd61 	bl	800226c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f000 f808 	bl	80017c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b0:	f7ff fd98 	bl	80012e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023c00 	.word	0x40023c00

080017c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017c8:	4b12      	ldr	r3, [pc, #72]	@ (8001814 <HAL_InitTick+0x54>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_InitTick+0x58>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 fd79 	bl	80022d6 <HAL_SYSTICK_Config>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00e      	b.n	800180c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b0f      	cmp	r3, #15
 80017f2:	d80a      	bhi.n	800180a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f4:	2200      	movs	r2, #0
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f000 fd41 	bl	8002282 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001800:	4a06      	ldr	r2, [pc, #24]	@ (800181c <HAL_InitTick+0x5c>)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
 8001808:	e000      	b.n	800180c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	20000008 	.word	0x20000008
 800181c:	20000004 	.word	0x20000004

08001820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_IncTick+0x20>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_IncTick+0x24>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4413      	add	r3, r2
 8001830:	4a04      	ldr	r2, [pc, #16]	@ (8001844 <HAL_IncTick+0x24>)
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	20000008 	.word	0x20000008
 8001844:	20000390 	.word	0x20000390

08001848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return uwTick;
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <HAL_GetTick+0x14>)
 800184e:	681b      	ldr	r3, [r3, #0]
}
 8001850:	4618      	mov	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000390 	.word	0x20000390

08001860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001868:	f7ff ffee 	bl	8001848 <HAL_GetTick>
 800186c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001878:	d005      	beq.n	8001886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_Delay+0x44>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001886:	bf00      	nop
 8001888:	f7ff ffde 	bl	8001848 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	429a      	cmp	r2, r3
 8001896:	d8f7      	bhi.n	8001888 <HAL_Delay+0x28>
  {
  }
}
 8001898:	bf00      	nop
 800189a:	bf00      	nop
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000008 	.word	0x20000008

080018a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018b0:	2300      	movs	r3, #0
 80018b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e033      	b.n	8001926 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d109      	bne.n	80018da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fd34 	bl	8001334 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d118      	bne.n	8001918 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018ee:	f023 0302 	bic.w	r3, r3, #2
 80018f2:	f043 0202 	orr.w	r2, r3, #2
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fa68 	bl	8001dd0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	f023 0303 	bic.w	r3, r3, #3
 800190e:	f043 0201 	orr.w	r2, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	641a      	str	r2, [r3, #64]	@ 0x40
 8001916:	e001      	b.n	800191c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001924:	7bfb      	ldrb	r3, [r7, #15]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_ADC_Start_DMA+0x1e>
 800194a:	2302      	movs	r3, #2
 800194c:	e0e9      	b.n	8001b22 <HAL_ADC_Start_DMA+0x1f2>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b01      	cmp	r3, #1
 8001962:	d018      	beq.n	8001996 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001974:	4b6d      	ldr	r3, [pc, #436]	@ (8001b2c <HAL_ADC_Start_DMA+0x1fc>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a6d      	ldr	r2, [pc, #436]	@ (8001b30 <HAL_ADC_Start_DMA+0x200>)
 800197a:	fba2 2303 	umull	r2, r3, r2, r3
 800197e:	0c9a      	lsrs	r2, r3, #18
 8001980:	4613      	mov	r3, r2
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001988:	e002      	b.n	8001990 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	3b01      	subs	r3, #1
 800198e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1f9      	bne.n	800198a <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019a4:	d107      	bne.n	80019b6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019b4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	f040 80a1 	bne.w	8001b08 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d007      	beq.n	80019f8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a04:	d106      	bne.n	8001a14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0a:	f023 0206 	bic.w	r2, r3, #6
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a12:	e002      	b.n	8001a1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a22:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <HAL_ADC_Start_DMA+0x204>)
 8001a24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a2a:	4a43      	ldr	r2, [pc, #268]	@ (8001b38 <HAL_ADC_Start_DMA+0x208>)
 8001a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a32:	4a42      	ldr	r2, [pc, #264]	@ (8001b3c <HAL_ADC_Start_DMA+0x20c>)
 8001a34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3a:	4a41      	ldr	r2, [pc, #260]	@ (8001b40 <HAL_ADC_Start_DMA+0x210>)
 8001a3c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001a56:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a66:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	334c      	adds	r3, #76	@ 0x4c
 8001a72:	4619      	mov	r1, r3
 8001a74:	68ba      	ldr	r2, [r7, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f000 fce8 	bl	800244c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 031f 	and.w	r3, r3, #31
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d12a      	bne.n	8001ade <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b44 <HAL_ADC_Start_DMA+0x214>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d015      	beq.n	8001abe <HAL_ADC_Start_DMA+0x18e>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a2c      	ldr	r2, [pc, #176]	@ (8001b48 <HAL_ADC_Start_DMA+0x218>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d105      	bne.n	8001aa8 <HAL_ADC_Start_DMA+0x178>
 8001a9c:	4b25      	ldr	r3, [pc, #148]	@ (8001b34 <HAL_ADC_Start_DMA+0x204>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 031f 	and.w	r3, r3, #31
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00a      	beq.n	8001abe <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a27      	ldr	r2, [pc, #156]	@ (8001b4c <HAL_ADC_Start_DMA+0x21c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d136      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
 8001ab2:	4b20      	ldr	r3, [pc, #128]	@ (8001b34 <HAL_ADC_Start_DMA+0x204>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 0310 	and.w	r3, r3, #16
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d130      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d129      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	e020      	b.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a18      	ldr	r2, [pc, #96]	@ (8001b44 <HAL_ADC_Start_DMA+0x214>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d11b      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d114      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	e00b      	b.n	8001b20 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0c:	f043 0210 	orr.w	r2, r3, #16
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b18:	f043 0201 	orr.w	r2, r3, #1
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000000 	.word	0x20000000
 8001b30:	431bde83 	.word	0x431bde83
 8001b34:	40012300 	.word	0x40012300
 8001b38:	08001fc9 	.word	0x08001fc9
 8001b3c:	08002083 	.word	0x08002083
 8001b40:	0800209f 	.word	0x0800209f
 8001b44:	40012000 	.word	0x40012000
 8001b48:	40012100 	.word	0x40012100
 8001b4c:	40012200 	.word	0x40012200

08001b50 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d101      	bne.n	8001ba8 <HAL_ADC_ConfigChannel+0x1c>
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	e105      	b.n	8001db4 <HAL_ADC_ConfigChannel+0x228>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b09      	cmp	r3, #9
 8001bb6:	d925      	bls.n	8001c04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68d9      	ldr	r1, [r3, #12]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	4413      	add	r3, r2
 8001bcc:	3b1e      	subs	r3, #30
 8001bce:	2207      	movs	r2, #7
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43da      	mvns	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	400a      	ands	r2, r1
 8001bdc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68d9      	ldr	r1, [r3, #12]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689a      	ldr	r2, [r3, #8]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	4618      	mov	r0, r3
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4403      	add	r3, r0
 8001bf6:	3b1e      	subs	r3, #30
 8001bf8:	409a      	lsls	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	e022      	b.n	8001c4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6919      	ldr	r1, [r3, #16]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	461a      	mov	r2, r3
 8001c12:	4613      	mov	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	4413      	add	r3, r2
 8001c18:	2207      	movs	r2, #7
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	400a      	ands	r2, r1
 8001c26:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6919      	ldr	r1, [r3, #16]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	4618      	mov	r0, r3
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4403      	add	r3, r0
 8001c40:	409a      	lsls	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b06      	cmp	r3, #6
 8001c50:	d824      	bhi.n	8001c9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	3b05      	subs	r3, #5
 8001c64:	221f      	movs	r2, #31
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	400a      	ands	r2, r1
 8001c72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	4618      	mov	r0, r3
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685a      	ldr	r2, [r3, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3b05      	subs	r3, #5
 8001c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c9a:	e04c      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	2b0c      	cmp	r3, #12
 8001ca2:	d824      	bhi.n	8001cee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3b23      	subs	r3, #35	@ 0x23
 8001cb6:	221f      	movs	r2, #31
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43da      	mvns	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	3b23      	subs	r3, #35	@ 0x23
 8001ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cec:	e023      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	3b41      	subs	r3, #65	@ 0x41
 8001d00:	221f      	movs	r2, #31
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43da      	mvns	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	3b41      	subs	r3, #65	@ 0x41
 8001d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	430a      	orrs	r2, r1
 8001d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d36:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x234>)
 8001d38:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a21      	ldr	r2, [pc, #132]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x238>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d109      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x1cc>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b12      	cmp	r3, #18
 8001d4a:	d105      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a19      	ldr	r2, [pc, #100]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x238>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d123      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x21e>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2b10      	cmp	r3, #16
 8001d68:	d003      	beq.n	8001d72 <HAL_ADC_ConfigChannel+0x1e6>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2b11      	cmp	r3, #17
 8001d70:	d11b      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b10      	cmp	r3, #16
 8001d84:	d111      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x23c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a10      	ldr	r2, [pc, #64]	@ (8001dcc <HAL_ADC_ConfigChannel+0x240>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	0c9a      	lsrs	r2, r3, #18
 8001d92:	4613      	mov	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001d9c:	e002      	b.n	8001da4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3b01      	subs	r3, #1
 8001da2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1f9      	bne.n	8001d9e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	40012300 	.word	0x40012300
 8001dc4:	40012000 	.word	0x40012000
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	431bde83 	.word	0x431bde83

08001dd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dd8:	4b79      	ldr	r3, [pc, #484]	@ (8001fc0 <ADC_Init+0x1f0>)
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	431a      	orrs	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6859      	ldr	r1, [r3, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	021a      	lsls	r2, r3, #8
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6859      	ldr	r1, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689a      	ldr	r2, [r3, #8]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6899      	ldr	r1, [r3, #8]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e62:	4a58      	ldr	r2, [pc, #352]	@ (8001fc4 <ADC_Init+0x1f4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d022      	beq.n	8001eae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	689a      	ldr	r2, [r3, #8]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6899      	ldr	r1, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6899      	ldr	r1, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	e00f      	b.n	8001ece <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ebc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ecc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0202 	bic.w	r2, r2, #2
 8001edc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6899      	ldr	r1, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	7e1b      	ldrb	r3, [r3, #24]
 8001ee8:	005a      	lsls	r2, r3, #1
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d01b      	beq.n	8001f34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f0a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6859      	ldr	r1, [r3, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	3b01      	subs	r3, #1
 8001f28:	035a      	lsls	r2, r3, #13
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	e007      	b.n	8001f44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f42:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	051a      	lsls	r2, r3, #20
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689a      	ldr	r2, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6899      	ldr	r1, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f86:	025a      	lsls	r2, r3, #9
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6899      	ldr	r1, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	029a      	lsls	r2, r3, #10
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	609a      	str	r2, [r3, #8]
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	40012300 	.word	0x40012300
 8001fc4:	0f000001 	.word	0x0f000001

08001fc8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fd4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d13c      	bne.n	800205c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d12b      	bne.n	8002054 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002000:	2b00      	cmp	r3, #0
 8002002:	d127      	bne.n	8002054 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800201c:	2b00      	cmp	r3, #0
 800201e:	d119      	bne.n	8002054 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0220 	bic.w	r2, r2, #32
 800202e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	f043 0201 	orr.w	r2, r3, #1
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f7ff fd7b 	bl	8001b50 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800205a:	e00e      	b.n	800207a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	f003 0310 	and.w	r3, r3, #16
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f7ff fd85 	bl	8001b78 <HAL_ADC_ErrorCallback>
}
 800206e:	e004      	b.n	800207a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	4798      	blx	r3
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f7ff fd67 	bl	8001b64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b084      	sub	sp, #16
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020aa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2240      	movs	r2, #64	@ 0x40
 80020b0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	f043 0204 	orr.w	r2, r3, #4
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f7ff fd5a 	bl	8001b78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020c4:	bf00      	nop
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e2:	68ba      	ldr	r2, [r7, #8]
 80020e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020e8:	4013      	ands	r3, r2
 80020ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020fe:	4a04      	ldr	r2, [pc, #16]	@ (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	60d3      	str	r3, [r2, #12]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002118:	4b04      	ldr	r3, [pc, #16]	@ (800212c <__NVIC_GetPriorityGrouping+0x18>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	f003 0307 	and.w	r3, r3, #7
}
 8002122:	4618      	mov	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000ed00 	.word	0xe000ed00

08002130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	2b00      	cmp	r3, #0
 8002140:	db0b      	blt.n	800215a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	f003 021f 	and.w	r2, r3, #31
 8002148:	4907      	ldr	r1, [pc, #28]	@ (8002168 <__NVIC_EnableIRQ+0x38>)
 800214a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	2001      	movs	r0, #1
 8002152:	fa00 f202 	lsl.w	r2, r0, r2
 8002156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000e100 	.word	0xe000e100

0800216c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	6039      	str	r1, [r7, #0]
 8002176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	2b00      	cmp	r3, #0
 800217e:	db0a      	blt.n	8002196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	b2da      	uxtb	r2, r3
 8002184:	490c      	ldr	r1, [pc, #48]	@ (80021b8 <__NVIC_SetPriority+0x4c>)
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	0112      	lsls	r2, r2, #4
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	440b      	add	r3, r1
 8002190:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002194:	e00a      	b.n	80021ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4908      	ldr	r1, [pc, #32]	@ (80021bc <__NVIC_SetPriority+0x50>)
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	3b04      	subs	r3, #4
 80021a4:	0112      	lsls	r2, r2, #4
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	440b      	add	r3, r1
 80021aa:	761a      	strb	r2, [r3, #24]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000e100 	.word	0xe000e100
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b089      	sub	sp, #36	@ 0x24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f1c3 0307 	rsb	r3, r3, #7
 80021da:	2b04      	cmp	r3, #4
 80021dc:	bf28      	it	cs
 80021de:	2304      	movcs	r3, #4
 80021e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	3304      	adds	r3, #4
 80021e6:	2b06      	cmp	r3, #6
 80021e8:	d902      	bls.n	80021f0 <NVIC_EncodePriority+0x30>
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	3b03      	subs	r3, #3
 80021ee:	e000      	b.n	80021f2 <NVIC_EncodePriority+0x32>
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f4:	f04f 32ff 	mov.w	r2, #4294967295
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43da      	mvns	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	401a      	ands	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	43d9      	mvns	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	4313      	orrs	r3, r2
         );
}
 800221a:	4618      	mov	r0, r3
 800221c:	3724      	adds	r7, #36	@ 0x24
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
	...

08002228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002238:	d301      	bcc.n	800223e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800223a:	2301      	movs	r3, #1
 800223c:	e00f      	b.n	800225e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800223e:	4a0a      	ldr	r2, [pc, #40]	@ (8002268 <SysTick_Config+0x40>)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3b01      	subs	r3, #1
 8002244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002246:	210f      	movs	r1, #15
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	f7ff ff8e 	bl	800216c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002250:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <SysTick_Config+0x40>)
 8002252:	2200      	movs	r2, #0
 8002254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002256:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <SysTick_Config+0x40>)
 8002258:	2207      	movs	r2, #7
 800225a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	e000e010 	.word	0xe000e010

0800226c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ff29 	bl	80020cc <__NVIC_SetPriorityGrouping>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002282:	b580      	push	{r7, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002294:	f7ff ff3e 	bl	8002114 <__NVIC_GetPriorityGrouping>
 8002298:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68b9      	ldr	r1, [r7, #8]
 800229e:	6978      	ldr	r0, [r7, #20]
 80022a0:	f7ff ff8e 	bl	80021c0 <NVIC_EncodePriority>
 80022a4:	4602      	mov	r2, r0
 80022a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022aa:	4611      	mov	r1, r2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff5d 	bl	800216c <__NVIC_SetPriority>
}
 80022b2:	bf00      	nop
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	4603      	mov	r3, r0
 80022c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff ff31 	bl	8002130 <__NVIC_EnableIRQ>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff ffa2 	bl	8002228 <SysTick_Config>
 80022e4:	4603      	mov	r3, r0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022fc:	f7ff faa4 	bl	8001848 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e099      	b.n	8002440 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 0201 	bic.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800232c:	e00f      	b.n	800234e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800232e:	f7ff fa8b 	bl	8001848 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b05      	cmp	r3, #5
 800233a:	d908      	bls.n	800234e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2220      	movs	r2, #32
 8002340:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2203      	movs	r2, #3
 8002346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e078      	b.n	8002440 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e8      	bne.n	800232e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4b38      	ldr	r3, [pc, #224]	@ (8002448 <HAL_DMA_Init+0x158>)
 8002368:	4013      	ands	r3, r2
 800236a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800237a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002386:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002392:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d107      	bne.n	80023b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b0:	4313      	orrs	r3, r2
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	f023 0307 	bic.w	r3, r3, #7
 80023ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	697a      	ldr	r2, [r7, #20]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d117      	bne.n	8002412 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00e      	beq.n	8002412 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 fa6f 	bl	80028d8 <DMA_CheckFifoParam>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2240      	movs	r2, #64	@ 0x40
 8002404:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800240e:	2301      	movs	r3, #1
 8002410:	e016      	b.n	8002440 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fa26 	bl	800286c <DMA_CalcBaseAndBitshift>
 8002420:	4603      	mov	r3, r0
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	223f      	movs	r2, #63	@ 0x3f
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	f010803f 	.word	0xf010803f

0800244c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800246a:	2b01      	cmp	r3, #1
 800246c:	d101      	bne.n	8002472 <HAL_DMA_Start_IT+0x26>
 800246e:	2302      	movs	r3, #2
 8002470:	e040      	b.n	80024f4 <HAL_DMA_Start_IT+0xa8>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d12f      	bne.n	80024e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2202      	movs	r2, #2
 800248a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68b9      	ldr	r1, [r7, #8]
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f9b8 	bl	8002810 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	223f      	movs	r2, #63	@ 0x3f
 80024a6:	409a      	lsls	r2, r3
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0216 	orr.w	r2, r2, #22
 80024ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0208 	orr.w	r2, r2, #8
 80024d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f042 0201 	orr.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	e005      	b.n	80024f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024ee:	2302      	movs	r3, #2
 80024f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002504:	2300      	movs	r3, #0
 8002506:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002508:	4b8e      	ldr	r3, [pc, #568]	@ (8002744 <HAL_DMA_IRQHandler+0x248>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a8e      	ldr	r2, [pc, #568]	@ (8002748 <HAL_DMA_IRQHandler+0x24c>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	0a9b      	lsrs	r3, r3, #10
 8002514:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	2208      	movs	r2, #8
 8002528:	409a      	lsls	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d01a      	beq.n	8002568 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d013      	beq.n	8002568 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0204 	bic.w	r2, r2, #4
 800254e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002554:	2208      	movs	r2, #8
 8002556:	409a      	lsls	r2, r3
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002560:	f043 0201 	orr.w	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256c:	2201      	movs	r2, #1
 800256e:	409a      	lsls	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4013      	ands	r3, r2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d012      	beq.n	800259e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00b      	beq.n	800259e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800258a:	2201      	movs	r2, #1
 800258c:	409a      	lsls	r2, r3
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002596:	f043 0202 	orr.w	r2, r3, #2
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a2:	2204      	movs	r2, #4
 80025a4:	409a      	lsls	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d012      	beq.n	80025d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00b      	beq.n	80025d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c0:	2204      	movs	r2, #4
 80025c2:	409a      	lsls	r2, r3
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025cc:	f043 0204 	orr.w	r2, r3, #4
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d8:	2210      	movs	r2, #16
 80025da:	409a      	lsls	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d043      	beq.n	800266c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d03c      	beq.n	800266c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f6:	2210      	movs	r2, #16
 80025f8:	409a      	lsls	r2, r3
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d018      	beq.n	800263e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d108      	bne.n	800262c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	2b00      	cmp	r3, #0
 8002620:	d024      	beq.n	800266c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	4798      	blx	r3
 800262a:	e01f      	b.n	800266c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002630:	2b00      	cmp	r3, #0
 8002632:	d01b      	beq.n	800266c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	4798      	blx	r3
 800263c:	e016      	b.n	800266c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002648:	2b00      	cmp	r3, #0
 800264a:	d107      	bne.n	800265c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0208 	bic.w	r2, r2, #8
 800265a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002670:	2220      	movs	r2, #32
 8002672:	409a      	lsls	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4013      	ands	r3, r2
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 808f 	beq.w	800279c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0310 	and.w	r3, r3, #16
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 8087 	beq.w	800279c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002692:	2220      	movs	r2, #32
 8002694:	409a      	lsls	r2, r3
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b05      	cmp	r3, #5
 80026a4:	d136      	bne.n	8002714 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 0216 	bic.w	r2, r2, #22
 80026b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	695a      	ldr	r2, [r3, #20]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d103      	bne.n	80026d6 <HAL_DMA_IRQHandler+0x1da>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d007      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0208 	bic.w	r2, r2, #8
 80026e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ea:	223f      	movs	r2, #63	@ 0x3f
 80026ec:	409a      	lsls	r2, r3
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2201      	movs	r2, #1
 80026f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002706:	2b00      	cmp	r3, #0
 8002708:	d07e      	beq.n	8002808 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	4798      	blx	r3
        }
        return;
 8002712:	e079      	b.n	8002808 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d01d      	beq.n	800275e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d10d      	bne.n	800274c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002734:	2b00      	cmp	r3, #0
 8002736:	d031      	beq.n	800279c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
 8002740:	e02c      	b.n	800279c <HAL_DMA_IRQHandler+0x2a0>
 8002742:	bf00      	nop
 8002744:	20000000 	.word	0x20000000
 8002748:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002750:	2b00      	cmp	r3, #0
 8002752:	d023      	beq.n	800279c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	4798      	blx	r3
 800275c:	e01e      	b.n	800279c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10f      	bne.n	800278c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 0210 	bic.w	r2, r2, #16
 800277a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d032      	beq.n	800280a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d022      	beq.n	80027f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2205      	movs	r2, #5
 80027b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	3301      	adds	r3, #1
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d307      	bcc.n	80027e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f2      	bne.n	80027c8 <HAL_DMA_IRQHandler+0x2cc>
 80027e2:	e000      	b.n	80027e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80027e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	4798      	blx	r3
 8002806:	e000      	b.n	800280a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002808:	bf00      	nop
    }
  }
}
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
 800281c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800282c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b40      	cmp	r3, #64	@ 0x40
 800283c:	d108      	bne.n	8002850 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800284e:	e007      	b.n	8002860 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	60da      	str	r2, [r3, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	3b10      	subs	r3, #16
 800287c:	4a14      	ldr	r2, [pc, #80]	@ (80028d0 <DMA_CalcBaseAndBitshift+0x64>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	091b      	lsrs	r3, r3, #4
 8002884:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002886:	4a13      	ldr	r2, [pc, #76]	@ (80028d4 <DMA_CalcBaseAndBitshift+0x68>)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4413      	add	r3, r2
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2b03      	cmp	r3, #3
 8002898:	d909      	bls.n	80028ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80028a2:	f023 0303 	bic.w	r3, r3, #3
 80028a6:	1d1a      	adds	r2, r3, #4
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80028ac:	e007      	b.n	80028be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80028b6:	f023 0303 	bic.w	r3, r3, #3
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	aaaaaaab 	.word	0xaaaaaaab
 80028d4:	0800affc 	.word	0x0800affc

080028d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d11f      	bne.n	8002932 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d856      	bhi.n	80029a6 <DMA_CheckFifoParam+0xce>
 80028f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002900 <DMA_CheckFifoParam+0x28>)
 80028fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fe:	bf00      	nop
 8002900:	08002911 	.word	0x08002911
 8002904:	08002923 	.word	0x08002923
 8002908:	08002911 	.word	0x08002911
 800290c:	080029a7 	.word	0x080029a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002914:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d046      	beq.n	80029aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002920:	e043      	b.n	80029aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002926:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800292a:	d140      	bne.n	80029ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002930:	e03d      	b.n	80029ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800293a:	d121      	bne.n	8002980 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2b03      	cmp	r3, #3
 8002940:	d837      	bhi.n	80029b2 <DMA_CheckFifoParam+0xda>
 8002942:	a201      	add	r2, pc, #4	@ (adr r2, 8002948 <DMA_CheckFifoParam+0x70>)
 8002944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002948:	08002959 	.word	0x08002959
 800294c:	0800295f 	.word	0x0800295f
 8002950:	08002959 	.word	0x08002959
 8002954:	08002971 	.word	0x08002971
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
      break;
 800295c:	e030      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002962:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d025      	beq.n	80029b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800296e:	e022      	b.n	80029b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002974:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002978:	d11f      	bne.n	80029ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800297e:	e01c      	b.n	80029ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d903      	bls.n	800298e <DMA_CheckFifoParam+0xb6>
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d003      	beq.n	8002994 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800298c:	e018      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	73fb      	strb	r3, [r7, #15]
      break;
 8002992:	e015      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00e      	beq.n	80029be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
      break;
 80029a4:	e00b      	b.n	80029be <DMA_CheckFifoParam+0xe6>
      break;
 80029a6:	bf00      	nop
 80029a8:	e00a      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;
 80029aa:	bf00      	nop
 80029ac:	e008      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;
 80029ae:	bf00      	nop
 80029b0:	e006      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;
 80029b2:	bf00      	nop
 80029b4:	e004      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;
 80029b6:	bf00      	nop
 80029b8:	e002      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80029ba:	bf00      	nop
 80029bc:	e000      	b.n	80029c0 <DMA_CheckFifoParam+0xe8>
      break;
 80029be:	bf00      	nop
    }
  } 
  
  return status; 
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop

080029d0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80029e2:	4b23      	ldr	r3, [pc, #140]	@ (8002a70 <HAL_FLASH_Program+0xa0>)
 80029e4:	7e1b      	ldrb	r3, [r3, #24]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <HAL_FLASH_Program+0x1e>
 80029ea:	2302      	movs	r3, #2
 80029ec:	e03b      	b.n	8002a66 <HAL_FLASH_Program+0x96>
 80029ee:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <HAL_FLASH_Program+0xa0>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029f4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80029f8:	f000 f870 	bl	8002adc <FLASH_WaitForLastOperation>
 80029fc:	4603      	mov	r3, r0
 80029fe:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002a00:	7dfb      	ldrb	r3, [r7, #23]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d12b      	bne.n	8002a5e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d105      	bne.n	8002a18 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002a0c:	783b      	ldrb	r3, [r7, #0]
 8002a0e:	4619      	mov	r1, r3
 8002a10:	68b8      	ldr	r0, [r7, #8]
 8002a12:	f000 f91b 	bl	8002c4c <FLASH_Program_Byte>
 8002a16:	e016      	b.n	8002a46 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d105      	bne.n	8002a2a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002a1e:	883b      	ldrh	r3, [r7, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	68b8      	ldr	r0, [r7, #8]
 8002a24:	f000 f8ee 	bl	8002c04 <FLASH_Program_HalfWord>
 8002a28:	e00d      	b.n	8002a46 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d105      	bne.n	8002a3c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	4619      	mov	r1, r3
 8002a34:	68b8      	ldr	r0, [r7, #8]
 8002a36:	f000 f8c3 	bl	8002bc0 <FLASH_Program_Word>
 8002a3a:	e004      	b.n	8002a46 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a40:	68b8      	ldr	r0, [r7, #8]
 8002a42:	f000 f88b 	bl	8002b5c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a46:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a4a:	f000 f847 	bl	8002adc <FLASH_WaitForLastOperation>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002a52:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <HAL_FLASH_Program+0xa4>)
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <HAL_FLASH_Program+0xa4>)
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002a5e:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <HAL_FLASH_Program+0xa0>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	761a      	strb	r2, [r3, #24]

  return status;
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000394 	.word	0x20000394
 8002a74:	40023c00 	.word	0x40023c00

08002a78 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_FLASH_Unlock+0x38>)
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	da0b      	bge.n	8002aa2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002a8a:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_FLASH_Unlock+0x38>)
 8002a8c:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <HAL_FLASH_Unlock+0x3c>)
 8002a8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002a90:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <HAL_FLASH_Unlock+0x38>)
 8002a92:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <HAL_FLASH_Unlock+0x40>)
 8002a94:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_FLASH_Unlock+0x38>)
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	da01      	bge.n	8002aa2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	40023c00 	.word	0x40023c00
 8002ab4:	45670123 	.word	0x45670123
 8002ab8:	cdef89ab 	.word	0xcdef89ab

08002abc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002ac0:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <HAL_FLASH_Lock+0x1c>)
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	4a04      	ldr	r2, [pc, #16]	@ (8002ad8 <HAL_FLASH_Lock+0x1c>)
 8002ac6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002aca:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	40023c00 	.word	0x40023c00

08002adc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b54 <FLASH_WaitForLastOperation+0x78>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002aee:	f7fe feab 	bl	8001848 <HAL_GetTick>
 8002af2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002af4:	e010      	b.n	8002b18 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afc:	d00c      	beq.n	8002b18 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d007      	beq.n	8002b14 <FLASH_WaitForLastOperation+0x38>
 8002b04:	f7fe fea0 	bl	8001848 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d201      	bcs.n	8002b18 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e019      	b.n	8002b4c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002b18:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <FLASH_WaitForLastOperation+0x7c>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1e8      	bne.n	8002af6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <FLASH_WaitForLastOperation+0x7c>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <FLASH_WaitForLastOperation+0x7c>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <FLASH_WaitForLastOperation+0x7c>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002b42:	f000 f8a5 	bl	8002c90 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0

}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000394 	.word	0x20000394
 8002b58:	40023c00 	.word	0x40023c00

08002b5c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b68:	4b14      	ldr	r3, [pc, #80]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	4a13      	ldr	r2, [pc, #76]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b7a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002b7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002b80:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	4a0d      	ldr	r2, [pc, #52]	@ (8002bbc <FLASH_Program_DoubleWord+0x60>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002b92:	f3bf 8f6f 	isb	sy
}
 8002b96:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	000a      	movs	r2, r1
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	68f9      	ldr	r1, [r7, #12]
 8002baa:	3104      	adds	r1, #4
 8002bac:	4613      	mov	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
}
 8002bb0:	bf00      	nop
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40023c00 	.word	0x40023c00

08002bc0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002bca:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	4a0c      	ldr	r2, [pc, #48]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002bd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bd4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	4a09      	ldr	r2, [pc, #36]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002bdc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002be0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002be2:	4b07      	ldr	r3, [pc, #28]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	4a06      	ldr	r2, [pc, #24]	@ (8002c00 <FLASH_Program_Word+0x40>)
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	601a      	str	r2, [r3, #0]
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	40023c00 	.word	0x40023c00

08002c04 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002c10:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	4a0c      	ldr	r2, [pc, #48]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	4a09      	ldr	r2, [pc, #36]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002c28:	4b07      	ldr	r3, [pc, #28]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	4a06      	ldr	r2, [pc, #24]	@ (8002c48 <FLASH_Program_HalfWord+0x44>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	801a      	strh	r2, [r3, #0]
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40023c00 	.word	0x40023c00

08002c4c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002c58:	4b0c      	ldr	r3, [pc, #48]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002c64:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c66:	4a09      	ldr	r2, [pc, #36]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002c6c:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	4a06      	ldr	r2, [pc, #24]	@ (8002c8c <FLASH_Program_Byte+0x40>)
 8002c72:	f043 0301 	orr.w	r3, r3, #1
 8002c76:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	701a      	strb	r2, [r3, #0]
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40023c00 	.word	0x40023c00

08002c90 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002c94:	4b27      	ldr	r3, [pc, #156]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ca0:	4b25      	ldr	r3, [pc, #148]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	f043 0310 	orr.w	r3, r3, #16
 8002ca8:	4a23      	ldr	r2, [pc, #140]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002caa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002cac:	4b21      	ldr	r3, [pc, #132]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002cae:	2210      	movs	r2, #16
 8002cb0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002cb2:	4b20      	ldr	r3, [pc, #128]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f003 0320 	and.w	r3, r3, #32
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d008      	beq.n	8002cd0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f043 0308 	orr.w	r3, r3, #8
 8002cc6:	4a1c      	ldr	r2, [pc, #112]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002cc8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002cca:	4b1a      	ldr	r3, [pc, #104]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002ccc:	2220      	movs	r2, #32
 8002cce:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002cd0:	4b18      	ldr	r3, [pc, #96]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d008      	beq.n	8002cee <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002cdc:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	f043 0304 	orr.w	r3, r3, #4
 8002ce4:	4a14      	ldr	r2, [pc, #80]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002ce6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002ce8:	4b12      	ldr	r3, [pc, #72]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002cea:	2240      	movs	r2, #64	@ 0x40
 8002cec:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002cee:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d008      	beq.n	8002d0c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f043 0302 	orr.w	r3, r3, #2
 8002d02:	4a0d      	ldr	r2, [pc, #52]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002d04:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002d06:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002d08:	2280      	movs	r2, #128	@ 0x80
 8002d0a:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002d0c:	4b09      	ldr	r3, [pc, #36]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d008      	beq.n	8002d2a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002d18:	4b07      	ldr	r3, [pc, #28]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	f043 0320 	orr.w	r3, r3, #32
 8002d20:	4a05      	ldr	r2, [pc, #20]	@ (8002d38 <FLASH_SetErrorCode+0xa8>)
 8002d22:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002d24:	4b03      	ldr	r3, [pc, #12]	@ (8002d34 <FLASH_SetErrorCode+0xa4>)
 8002d26:	2202      	movs	r2, #2
 8002d28:	60da      	str	r2, [r3, #12]
  }
}
 8002d2a:	bf00      	nop
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40023c00 	.word	0x40023c00
 8002d38:	20000394 	.word	0x20000394

08002d3c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002d4c:	78fb      	ldrb	r3, [r7, #3]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d102      	bne.n	8002d58 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	e010      	b.n	8002d7a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002d58:	78fb      	ldrb	r3, [r7, #3]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d103      	bne.n	8002d66 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002d5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	e009      	b.n	8002d7a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d103      	bne.n	8002d74 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	e002      	b.n	8002d7a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002d74:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d78:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d7a:	4b13      	ldr	r3, [pc, #76]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	4a12      	ldr	r2, [pc, #72]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002d86:	4b10      	ldr	r3, [pc, #64]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	490f      	ldr	r1, [pc, #60]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002d92:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	4a0c      	ldr	r2, [pc, #48]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002d98:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002d9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002da0:	691a      	ldr	r2, [r3, #16]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	4313      	orrs	r3, r2
 8002da8:	4a07      	ldr	r2, [pc, #28]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002daa:	f043 0302 	orr.w	r3, r3, #2
 8002dae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002db0:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <FLASH_Erase_Sector+0x8c>)
 8002db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dba:	6113      	str	r3, [r2, #16]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	40023c00 	.word	0x40023c00

08002dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b089      	sub	sp, #36	@ 0x24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
 8002de6:	e16b      	b.n	80030c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002de8:	2201      	movs	r2, #1
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	f040 815a 	bne.w	80030ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d005      	beq.n	8002e1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d130      	bne.n	8002e80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	2203      	movs	r2, #3
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e54:	2201      	movs	r2, #1
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	091b      	lsrs	r3, r3, #4
 8002e6a:	f003 0201 	and.w	r2, r3, #1
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d017      	beq.n	8002ebc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	2203      	movs	r2, #3
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d123      	bne.n	8002f10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	08da      	lsrs	r2, r3, #3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3208      	adds	r2, #8
 8002ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	220f      	movs	r2, #15
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	08da      	lsrs	r2, r3, #3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3208      	adds	r2, #8
 8002f0a:	69b9      	ldr	r1, [r7, #24]
 8002f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 0203 	and.w	r2, r3, #3
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 80b4 	beq.w	80030ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b60      	ldr	r3, [pc, #384]	@ (80030d8 <HAL_GPIO_Init+0x30c>)
 8002f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80030d8 <HAL_GPIO_Init+0x30c>)
 8002f5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f62:	4b5d      	ldr	r3, [pc, #372]	@ (80030d8 <HAL_GPIO_Init+0x30c>)
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f6e:	4a5b      	ldr	r2, [pc, #364]	@ (80030dc <HAL_GPIO_Init+0x310>)
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	089b      	lsrs	r3, r3, #2
 8002f74:	3302      	adds	r3, #2
 8002f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	220f      	movs	r2, #15
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a52      	ldr	r2, [pc, #328]	@ (80030e0 <HAL_GPIO_Init+0x314>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d02b      	beq.n	8002ff2 <HAL_GPIO_Init+0x226>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a51      	ldr	r2, [pc, #324]	@ (80030e4 <HAL_GPIO_Init+0x318>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d025      	beq.n	8002fee <HAL_GPIO_Init+0x222>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a50      	ldr	r2, [pc, #320]	@ (80030e8 <HAL_GPIO_Init+0x31c>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d01f      	beq.n	8002fea <HAL_GPIO_Init+0x21e>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a4f      	ldr	r2, [pc, #316]	@ (80030ec <HAL_GPIO_Init+0x320>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d019      	beq.n	8002fe6 <HAL_GPIO_Init+0x21a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a4e      	ldr	r2, [pc, #312]	@ (80030f0 <HAL_GPIO_Init+0x324>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d013      	beq.n	8002fe2 <HAL_GPIO_Init+0x216>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a4d      	ldr	r2, [pc, #308]	@ (80030f4 <HAL_GPIO_Init+0x328>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d00d      	beq.n	8002fde <HAL_GPIO_Init+0x212>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4c      	ldr	r2, [pc, #304]	@ (80030f8 <HAL_GPIO_Init+0x32c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d007      	beq.n	8002fda <HAL_GPIO_Init+0x20e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80030fc <HAL_GPIO_Init+0x330>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d101      	bne.n	8002fd6 <HAL_GPIO_Init+0x20a>
 8002fd2:	2307      	movs	r3, #7
 8002fd4:	e00e      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fd6:	2308      	movs	r3, #8
 8002fd8:	e00c      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fda:	2306      	movs	r3, #6
 8002fdc:	e00a      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fde:	2305      	movs	r3, #5
 8002fe0:	e008      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fe2:	2304      	movs	r3, #4
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e004      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fea:	2302      	movs	r3, #2
 8002fec:	e002      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <HAL_GPIO_Init+0x228>
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	69fa      	ldr	r2, [r7, #28]
 8002ff6:	f002 0203 	and.w	r2, r2, #3
 8002ffa:	0092      	lsls	r2, r2, #2
 8002ffc:	4093      	lsls	r3, r2
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4313      	orrs	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003004:	4935      	ldr	r1, [pc, #212]	@ (80030dc <HAL_GPIO_Init+0x310>)
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	089b      	lsrs	r3, r3, #2
 800300a:	3302      	adds	r3, #2
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003012:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003036:	4a32      	ldr	r2, [pc, #200]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800303c:	4b30      	ldr	r3, [pc, #192]	@ (8003100 <HAL_GPIO_Init+0x334>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003060:	4a27      	ldr	r2, [pc, #156]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003066:	4b26      	ldr	r3, [pc, #152]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	43db      	mvns	r3, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4013      	ands	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800308a:	4a1d      	ldr	r2, [pc, #116]	@ (8003100 <HAL_GPIO_Init+0x334>)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003090:	4b1b      	ldr	r3, [pc, #108]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	43db      	mvns	r3, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030b4:	4a12      	ldr	r2, [pc, #72]	@ (8003100 <HAL_GPIO_Init+0x334>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3301      	adds	r3, #1
 80030be:	61fb      	str	r3, [r7, #28]
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	2b0f      	cmp	r3, #15
 80030c4:	f67f ae90 	bls.w	8002de8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	3724      	adds	r7, #36	@ 0x24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40013800 	.word	0x40013800
 80030e0:	40020000 	.word	0x40020000
 80030e4:	40020400 	.word	0x40020400
 80030e8:	40020800 	.word	0x40020800
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40021400 	.word	0x40021400
 80030f8:	40021800 	.word	0x40021800
 80030fc:	40021c00 	.word	0x40021c00
 8003100:	40013c00 	.word	0x40013c00

08003104 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	e001      	b.n	8003126 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003126:	7bfb      	ldrb	r3, [r7, #15]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	807b      	strh	r3, [r7, #2]
 8003140:	4613      	mov	r3, r2
 8003142:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003144:	787b      	ldrb	r3, [r7, #1]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800314a:	887a      	ldrh	r2, [r7, #2]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003150:	e003      	b.n	800315a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003152:	887b      	ldrh	r3, [r7, #2]
 8003154:	041a      	lsls	r2, r3, #16
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	619a      	str	r2, [r3, #24]
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003172:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	88fb      	ldrh	r3, [r7, #6]
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d006      	beq.n	800318c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800317e:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	4618      	mov	r0, r3
 8003188:	f7fd fc46 	bl	8000a18 <HAL_GPIO_EXTI_Callback>
  }
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40013c00 	.word	0x40013c00

08003198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e12b      	b.n	8003402 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d106      	bne.n	80031c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7fe f930 	bl	8001424 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2224      	movs	r2, #36	@ 0x24
 80031c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031fc:	f001 ffd2 	bl	80051a4 <HAL_RCC_GetPCLK1Freq>
 8003200:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4a81      	ldr	r2, [pc, #516]	@ (800340c <HAL_I2C_Init+0x274>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d807      	bhi.n	800321c <HAL_I2C_Init+0x84>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a80      	ldr	r2, [pc, #512]	@ (8003410 <HAL_I2C_Init+0x278>)
 8003210:	4293      	cmp	r3, r2
 8003212:	bf94      	ite	ls
 8003214:	2301      	movls	r3, #1
 8003216:	2300      	movhi	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	e006      	b.n	800322a <HAL_I2C_Init+0x92>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	4a7d      	ldr	r2, [pc, #500]	@ (8003414 <HAL_I2C_Init+0x27c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	bf94      	ite	ls
 8003224:	2301      	movls	r3, #1
 8003226:	2300      	movhi	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e0e7      	b.n	8003402 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	4a78      	ldr	r2, [pc, #480]	@ (8003418 <HAL_I2C_Init+0x280>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	0c9b      	lsrs	r3, r3, #18
 800323c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	430a      	orrs	r2, r1
 8003250:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4a6a      	ldr	r2, [pc, #424]	@ (800340c <HAL_I2C_Init+0x274>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d802      	bhi.n	800326c <HAL_I2C_Init+0xd4>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	3301      	adds	r3, #1
 800326a:	e009      	b.n	8003280 <HAL_I2C_Init+0xe8>
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003272:	fb02 f303 	mul.w	r3, r2, r3
 8003276:	4a69      	ldr	r2, [pc, #420]	@ (800341c <HAL_I2C_Init+0x284>)
 8003278:	fba2 2303 	umull	r2, r3, r2, r3
 800327c:	099b      	lsrs	r3, r3, #6
 800327e:	3301      	adds	r3, #1
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	430b      	orrs	r3, r1
 8003286:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003292:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	495c      	ldr	r1, [pc, #368]	@ (800340c <HAL_I2C_Init+0x274>)
 800329c:	428b      	cmp	r3, r1
 800329e:	d819      	bhi.n	80032d4 <HAL_I2C_Init+0x13c>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	1e59      	subs	r1, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ae:	1c59      	adds	r1, r3, #1
 80032b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032b4:	400b      	ands	r3, r1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_I2C_Init+0x138>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1e59      	subs	r1, r3, #1
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032c8:	3301      	adds	r3, #1
 80032ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ce:	e051      	b.n	8003374 <HAL_I2C_Init+0x1dc>
 80032d0:	2304      	movs	r3, #4
 80032d2:	e04f      	b.n	8003374 <HAL_I2C_Init+0x1dc>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d111      	bne.n	8003300 <HAL_I2C_Init+0x168>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	1e58      	subs	r0, r3, #1
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6859      	ldr	r1, [r3, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	440b      	add	r3, r1
 80032ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ee:	3301      	adds	r3, #1
 80032f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	e012      	b.n	8003326 <HAL_I2C_Init+0x18e>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	1e58      	subs	r0, r3, #1
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6859      	ldr	r1, [r3, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	0099      	lsls	r1, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	fbb0 f3f3 	udiv	r3, r0, r3
 8003316:	3301      	adds	r3, #1
 8003318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800331c:	2b00      	cmp	r3, #0
 800331e:	bf0c      	ite	eq
 8003320:	2301      	moveq	r3, #1
 8003322:	2300      	movne	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Init+0x196>
 800332a:	2301      	movs	r3, #1
 800332c:	e022      	b.n	8003374 <HAL_I2C_Init+0x1dc>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10e      	bne.n	8003354 <HAL_I2C_Init+0x1bc>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1e58      	subs	r0, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6859      	ldr	r1, [r3, #4]
 800333e:	460b      	mov	r3, r1
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	440b      	add	r3, r1
 8003344:	fbb0 f3f3 	udiv	r3, r0, r3
 8003348:	3301      	adds	r3, #1
 800334a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003352:	e00f      	b.n	8003374 <HAL_I2C_Init+0x1dc>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	1e58      	subs	r0, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6859      	ldr	r1, [r3, #4]
 800335c:	460b      	mov	r3, r1
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	0099      	lsls	r1, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	fbb0 f3f3 	udiv	r3, r0, r3
 800336a:	3301      	adds	r3, #1
 800336c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003370:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	6809      	ldr	r1, [r1, #0]
 8003378:	4313      	orrs	r3, r2
 800337a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6911      	ldr	r1, [r2, #16]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	68d2      	ldr	r2, [r2, #12]
 80033ae:	4311      	orrs	r1, r2
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2220      	movs	r2, #32
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	000186a0 	.word	0x000186a0
 8003410:	001e847f 	.word	0x001e847f
 8003414:	003d08ff 	.word	0x003d08ff
 8003418:	431bde83 	.word	0x431bde83
 800341c:	10624dd3 	.word	0x10624dd3

08003420 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af02      	add	r7, sp, #8
 8003426:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e101      	b.n	8003636 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d106      	bne.n	8003452 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f006 fdc1 	bl	8009fd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2203      	movs	r2, #3
 8003456:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003460:	d102      	bne.n	8003468 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f003 f9a8 	bl	80067c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6818      	ldr	r0, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	7c1a      	ldrb	r2, [r3, #16]
 800347a:	f88d 2000 	strb.w	r2, [sp]
 800347e:	3304      	adds	r3, #4
 8003480:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003482:	f003 f887 	bl	8006594 <USB_CoreInit>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0ce      	b.n	8003636 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2100      	movs	r1, #0
 800349e:	4618      	mov	r0, r3
 80034a0:	f003 f9a0 	bl	80067e4 <USB_SetCurrentMode>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d005      	beq.n	80034b6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0bf      	b.n	8003636 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
 80034ba:	e04a      	b.n	8003552 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034bc:	7bfa      	ldrb	r2, [r7, #15]
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	3315      	adds	r3, #21
 80034cc:	2201      	movs	r2, #1
 80034ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034d0:	7bfa      	ldrb	r2, [r7, #15]
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	3314      	adds	r3, #20
 80034e0:	7bfa      	ldrb	r2, [r7, #15]
 80034e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034e4:	7bfa      	ldrb	r2, [r7, #15]
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	b298      	uxth	r0, r3
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	332e      	adds	r3, #46	@ 0x2e
 80034f8:	4602      	mov	r2, r0
 80034fa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034fc:	7bfa      	ldrb	r2, [r7, #15]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4413      	add	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	3318      	adds	r3, #24
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	4413      	add	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	331c      	adds	r3, #28
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	3320      	adds	r3, #32
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003538:	7bfa      	ldrb	r2, [r7, #15]
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	3324      	adds	r3, #36	@ 0x24
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800354c:	7bfb      	ldrb	r3, [r7, #15]
 800354e:	3301      	adds	r3, #1
 8003550:	73fb      	strb	r3, [r7, #15]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	791b      	ldrb	r3, [r3, #4]
 8003556:	7bfa      	ldrb	r2, [r7, #15]
 8003558:	429a      	cmp	r2, r3
 800355a:	d3af      	bcc.n	80034bc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800355c:	2300      	movs	r3, #0
 800355e:	73fb      	strb	r3, [r7, #15]
 8003560:	e044      	b.n	80035ec <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003562:	7bfa      	ldrb	r2, [r7, #15]
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800358a:	7bfa      	ldrb	r2, [r7, #15]
 800358c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800358e:	7bfa      	ldrb	r2, [r7, #15]
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	440b      	add	r3, r1
 800359c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035ba:	7bfa      	ldrb	r2, [r7, #15]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	3301      	adds	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	791b      	ldrb	r3, [r3, #4]
 80035f0:	7bfa      	ldrb	r2, [r7, #15]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d3b5      	bcc.n	8003562 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6818      	ldr	r0, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	7c1a      	ldrb	r2, [r3, #16]
 80035fe:	f88d 2000 	strb.w	r2, [sp]
 8003602:	3304      	adds	r3, #4
 8003604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003606:	f003 f939 	bl	800687c <USB_DevInit>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e00c      	b.n	8003636 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f004 f983 	bl	800793a <USB_DevDisconnect>

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_PCD_Start+0x1c>
 8003656:	2302      	movs	r3, #2
 8003658:	e022      	b.n	80036a0 <HAL_PCD_Start+0x62>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d009      	beq.n	8003682 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003672:	2b01      	cmp	r3, #1
 8003674:	d105      	bne.n	8003682 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800367a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f003 f88a 	bl	80067a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f004 f931 	bl	80078f8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80036a8:	b590      	push	{r4, r7, lr}
 80036aa:	b08d      	sub	sp, #52	@ 0x34
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f004 f9ef 	bl	8007aa2 <USB_GetMode>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f040 848c 	bne.w	8003fe4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f004 f953 	bl	800797c <USB_ReadInterrupts>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 8482 	beq.w	8003fe2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	0a1b      	lsrs	r3, r3, #8
 80036e8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f004 f940 	bl	800797c <USB_ReadInterrupts>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b02      	cmp	r3, #2
 8003704:	d107      	bne.n	8003716 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695a      	ldr	r2, [r3, #20]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f002 0202 	and.w	r2, r2, #2
 8003714:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f004 f92e 	bl	800797c <USB_ReadInterrupts>
 8003720:	4603      	mov	r3, r0
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b10      	cmp	r3, #16
 8003728:	d161      	bne.n	80037ee <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699a      	ldr	r2, [r3, #24]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0210 	bic.w	r2, r2, #16
 8003738:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800373a:	6a3b      	ldr	r3, [r7, #32]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	f003 020f 	and.w	r2, r3, #15
 8003746:	4613      	mov	r3, r2
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4413      	add	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	4413      	add	r3, r2
 8003756:	3304      	adds	r3, #4
 8003758:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	0c5b      	lsrs	r3, r3, #17
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	2b02      	cmp	r3, #2
 8003764:	d124      	bne.n	80037b0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800376c:	4013      	ands	r3, r2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d035      	beq.n	80037de <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	091b      	lsrs	r3, r3, #4
 800377a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800377c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003780:	b29b      	uxth	r3, r3
 8003782:	461a      	mov	r2, r3
 8003784:	6a38      	ldr	r0, [r7, #32]
 8003786:	f003 ff65 	bl	8007654 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003796:	441a      	add	r2, r3
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	695a      	ldr	r2, [r3, #20]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a8:	441a      	add	r2, r3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	615a      	str	r2, [r3, #20]
 80037ae:	e016      	b.n	80037de <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	0c5b      	lsrs	r3, r3, #17
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	2b06      	cmp	r3, #6
 80037ba:	d110      	bne.n	80037de <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037c2:	2208      	movs	r2, #8
 80037c4:	4619      	mov	r1, r3
 80037c6:	6a38      	ldr	r0, [r7, #32]
 80037c8:	f003 ff44 	bl	8007654 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	091b      	lsrs	r3, r3, #4
 80037d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037d8:	441a      	add	r2, r3
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699a      	ldr	r2, [r3, #24]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0210 	orr.w	r2, r2, #16
 80037ec:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f004 f8c2 	bl	800797c <USB_ReadInterrupts>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037fe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003802:	f040 80a7 	bne.w	8003954 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f004 f8c7 	bl	80079a2 <USB_ReadDevAllOutEpInterrupt>
 8003814:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003816:	e099      	b.n	800394c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 808e 	beq.w	8003940 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	4611      	mov	r1, r2
 800382e:	4618      	mov	r0, r3
 8003830:	f004 f8eb 	bl	8007a0a <USB_ReadDevOutEPInterrupt>
 8003834:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00c      	beq.n	800385a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	015a      	lsls	r2, r3, #5
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	4413      	add	r3, r2
 8003848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800384c:	461a      	mov	r2, r3
 800384e:	2301      	movs	r3, #1
 8003850:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003852:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fea3 	bl	80045a0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00c      	beq.n	800387e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	4413      	add	r3, r2
 800386c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003870:	461a      	mov	r2, r3
 8003872:	2308      	movs	r3, #8
 8003874:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003876:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 ff79 	bl	8004770 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	4413      	add	r3, r2
 8003890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003894:	461a      	mov	r2, r3
 8003896:	2310      	movs	r3, #16
 8003898:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d030      	beq.n	8003906 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ac:	2b80      	cmp	r3, #128	@ 0x80
 80038ae:	d109      	bne.n	80038c4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	69fa      	ldr	r2, [r7, #28]
 80038ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038c2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80038c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c6:	4613      	mov	r3, r2
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	4413      	add	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	4413      	add	r3, r2
 80038d6:	3304      	adds	r3, #4
 80038d8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	78db      	ldrb	r3, [r3, #3]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d108      	bne.n	80038f4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	2200      	movs	r2, #0
 80038e6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	4619      	mov	r1, r3
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f006 fc84 	bl	800a1fc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	015a      	lsls	r2, r3, #5
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	4413      	add	r3, r2
 80038fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003900:	461a      	mov	r2, r3
 8003902:	2302      	movs	r3, #2
 8003904:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	4413      	add	r3, r2
 8003918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800391c:	461a      	mov	r2, r3
 800391e:	2320      	movs	r3, #32
 8003920:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d009      	beq.n	8003940 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	4413      	add	r3, r2
 8003934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003938:	461a      	mov	r2, r3
 800393a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800393e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003942:	3301      	adds	r3, #1
 8003944:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003948:	085b      	lsrs	r3, r3, #1
 800394a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800394c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800394e:	2b00      	cmp	r3, #0
 8003950:	f47f af62 	bne.w	8003818 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f004 f80f 	bl	800797c <USB_ReadInterrupts>
 800395e:	4603      	mov	r3, r0
 8003960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003964:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003968:	f040 80db 	bne.w	8003b22 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f004 f830 	bl	80079d6 <USB_ReadDevAllInEpInterrupt>
 8003976:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800397c:	e0cd      	b.n	8003b1a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800397e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 80c2 	beq.w	8003b0e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	4611      	mov	r1, r2
 8003994:	4618      	mov	r0, r3
 8003996:	f004 f856 	bl	8007a46 <USB_ReadDevInEPInterrupt>
 800399a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d057      	beq.n	8003a56 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80039a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a8:	f003 030f 	and.w	r3, r3, #15
 80039ac:	2201      	movs	r2, #1
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	43db      	mvns	r3, r3
 80039c0:	69f9      	ldr	r1, [r7, #28]
 80039c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80039c6:	4013      	ands	r3, r2
 80039c8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80039ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039d6:	461a      	mov	r2, r3
 80039d8:	2301      	movs	r3, #1
 80039da:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	799b      	ldrb	r3, [r3, #6]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d132      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e8:	4613      	mov	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	3320      	adds	r3, #32
 80039f4:	6819      	ldr	r1, [r3, #0]
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039fa:	4613      	mov	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4413      	add	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4403      	add	r3, r0
 8003a04:	331c      	adds	r3, #28
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4419      	add	r1, r3
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0e:	4613      	mov	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	4413      	add	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4403      	add	r3, r0
 8003a18:	3320      	adds	r3, #32
 8003a1a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d113      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x3a2>
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a26:	4613      	mov	r3, r2
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	440b      	add	r3, r1
 8003a30:	3324      	adds	r3, #36	@ 0x24
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d108      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6818      	ldr	r0, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a42:	461a      	mov	r2, r3
 8003a44:	2101      	movs	r1, #1
 8003a46:	f004 f85d 	bl	8007b04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	4619      	mov	r1, r3
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f006 fb4e 	bl	800a0f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d008      	beq.n	8003a72 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	015a      	lsls	r2, r3, #5
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	4413      	add	r3, r2
 8003a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	2308      	movs	r3, #8
 8003a70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	015a      	lsls	r2, r3, #5
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	4413      	add	r3, r2
 8003a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a88:	461a      	mov	r2, r3
 8003a8a:	2310      	movs	r3, #16
 8003a8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9a:	015a      	lsls	r2, r3, #5
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	2340      	movs	r3, #64	@ 0x40
 8003aa8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d023      	beq.n	8003afc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003ab4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ab6:	6a38      	ldr	r0, [r7, #32]
 8003ab8:	f003 f844 	bl	8006b44 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003abe:	4613      	mov	r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	3310      	adds	r3, #16
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	4413      	add	r3, r2
 8003acc:	3304      	adds	r3, #4
 8003ace:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	78db      	ldrb	r3, [r3, #3]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d108      	bne.n	8003aea <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	2200      	movs	r2, #0
 8003adc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f006 fb9b 	bl	800a220 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	015a      	lsls	r2, r3, #5
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	4413      	add	r3, r2
 8003af2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003af6:	461a      	mov	r2, r3
 8003af8:	2302      	movs	r3, #2
 8003afa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003b06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 fcbd 	bl	8004488 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	3301      	adds	r3, #1
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	085b      	lsrs	r3, r3, #1
 8003b18:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f47f af2e 	bne.w	800397e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f003 ff28 	bl	800797c <USB_ReadInterrupts>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b36:	d122      	bne.n	8003b7e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	69fa      	ldr	r2, [r7, #28]
 8003b42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b46:	f023 0301 	bic.w	r3, r3, #1
 8003b4a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d108      	bne.n	8003b68 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b5e:	2100      	movs	r1, #0
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 fea3 	bl	80048ac <HAL_PCDEx_LPM_Callback>
 8003b66:	e002      	b.n	8003b6e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f006 fb39 	bl	800a1e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695a      	ldr	r2, [r3, #20]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003b7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f003 fefa 	bl	800797c <USB_ReadInterrupts>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b92:	d112      	bne.n	8003bba <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d102      	bne.n	8003baa <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f006 faf5 	bl	800a194 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	695a      	ldr	r2, [r3, #20]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003bb8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f003 fedc 	bl	800797c <USB_ReadInterrupts>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bce:	f040 80b7 	bne.w	8003d40 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	69fa      	ldr	r2, [r7, #28]
 8003bdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2110      	movs	r1, #16
 8003bec:	4618      	mov	r0, r3
 8003bee:	f002 ffa9 	bl	8006b44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bf6:	e046      	b.n	8003c86 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfa:	015a      	lsls	r2, r3, #5
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	4413      	add	r3, r2
 8003c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c04:	461a      	mov	r2, r3
 8003c06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c0a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0e:	015a      	lsls	r2, r3, #5
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	4413      	add	r3, r2
 8003c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c1c:	0151      	lsls	r1, r2, #5
 8003c1e:	69fa      	ldr	r2, [r7, #28]
 8003c20:	440a      	add	r2, r1
 8003c22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003c26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003c2a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c3e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c50:	0151      	lsls	r1, r2, #5
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	440a      	add	r2, r1
 8003c56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003c5e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c70:	0151      	lsls	r1, r2, #5
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	440a      	add	r2, r1
 8003c76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c7a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003c7e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c82:	3301      	adds	r3, #1
 8003c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	791b      	ldrb	r3, [r3, #4]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d3b2      	bcc.n	8003bf8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ca0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003ca4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	7bdb      	ldrb	r3, [r3, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d016      	beq.n	8003cdc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cb8:	69fa      	ldr	r2, [r7, #28]
 8003cba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cbe:	f043 030b 	orr.w	r3, r3, #11
 8003cc2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cce:	69fa      	ldr	r2, [r7, #28]
 8003cd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cd4:	f043 030b 	orr.w	r3, r3, #11
 8003cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cda:	e015      	b.n	8003d08 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003cee:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003cf2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	69fa      	ldr	r2, [r7, #28]
 8003cfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d02:	f043 030b 	orr.w	r3, r3, #11
 8003d06:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d16:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003d1a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f003 feea 	bl	8007b04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695a      	ldr	r2, [r3, #20]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003d3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f003 fe19 	bl	800797c <USB_ReadInterrupts>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d54:	d123      	bne.n	8003d9e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f003 feaf 	bl	8007abe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f002 ff66 	bl	8006c36 <USB_GetDevSpeed>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681c      	ldr	r4, [r3, #0]
 8003d76:	f001 fa09 	bl	800518c <HAL_RCC_GetHCLKFreq>
 8003d7a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d80:	461a      	mov	r2, r3
 8003d82:	4620      	mov	r0, r4
 8003d84:	f002 fc6a 	bl	800665c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f006 f9da 	bl	800a142 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	695a      	ldr	r2, [r3, #20]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003d9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 fdea 	bl	800797c <USB_ReadInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f003 0308 	and.w	r3, r3, #8
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d10a      	bne.n	8003dc8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f006 f9b7 	bl	800a126 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695a      	ldr	r2, [r3, #20]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f002 0208 	and.w	r2, r2, #8
 8003dc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f003 fdd5 	bl	800797c <USB_ReadInterrupts>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd8:	2b80      	cmp	r3, #128	@ 0x80
 8003dda:	d123      	bne.n	8003e24 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003de8:	2301      	movs	r3, #1
 8003dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dec:	e014      	b.n	8003e18 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df2:	4613      	mov	r3, r2
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	4413      	add	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d105      	bne.n	8003e12 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 fb0a 	bl	8004426 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	3301      	adds	r3, #1
 8003e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	791b      	ldrb	r3, [r3, #4]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d3e4      	bcc.n	8003dee <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f003 fda7 	bl	800797c <USB_ReadInterrupts>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e38:	d13c      	bne.n	8003eb4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3e:	e02b      	b.n	8003e98 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	015a      	lsls	r2, r3, #5
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e54:	4613      	mov	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4413      	add	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	3318      	adds	r3, #24
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d115      	bne.n	8003e92 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003e66:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	da12      	bge.n	8003e92 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e70:	4613      	mov	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	4413      	add	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	3317      	adds	r3, #23
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 faca 	bl	8004426 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	3301      	adds	r3, #1
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	791b      	ldrb	r3, [r3, #4]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d3cd      	bcc.n	8003e40 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	695a      	ldr	r2, [r3, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003eb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f003 fd5f 	bl	800797c <USB_ReadInterrupts>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ec4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ec8:	d156      	bne.n	8003f78 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003eca:	2301      	movs	r3, #1
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ece:	e045      	b.n	8003f5c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	015a      	lsls	r2, r3, #5
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d12e      	bne.n	8003f56 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ef8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	da2b      	bge.n	8003f56 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003f0a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d121      	bne.n	8003f56 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f16:	4613      	mov	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	4413      	add	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003f24:	2201      	movs	r2, #1
 8003f26:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003f34:	6a3b      	ldr	r3, [r7, #32]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	69fa      	ldr	r2, [r7, #28]
 8003f4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f52:	6053      	str	r3, [r2, #4]
            break;
 8003f54:	e008      	b.n	8003f68 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	3301      	adds	r3, #1
 8003f5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	791b      	ldrb	r3, [r3, #4]
 8003f60:	461a      	mov	r2, r3
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d3b3      	bcc.n	8003ed0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	695a      	ldr	r2, [r3, #20]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003f76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f003 fcfd 	bl	800797c <USB_ReadInterrupts>
 8003f82:	4603      	mov	r3, r0
 8003f84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f8c:	d10a      	bne.n	8003fa4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f006 f958 	bl	800a244 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695a      	ldr	r2, [r3, #20]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003fa2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f003 fce7 	bl	800797c <USB_ReadInterrupts>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d115      	bne.n	8003fe4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d002      	beq.n	8003fd0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f006 f948 	bl	800a260 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6859      	ldr	r1, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	605a      	str	r2, [r3, #4]
 8003fe0:	e000      	b.n	8003fe4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003fe2:	bf00      	nop
    }
  }
}
 8003fe4:	3734      	adds	r7, #52	@ 0x34
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd90      	pop	{r4, r7, pc}

08003fea <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b082      	sub	sp, #8
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <HAL_PCD_SetAddress+0x1a>
 8004000:	2302      	movs	r3, #2
 8004002:	e012      	b.n	800402a <HAL_PCD_SetAddress+0x40>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	78fa      	ldrb	r2, [r7, #3]
 8004018:	4611      	mov	r1, r2
 800401a:	4618      	mov	r0, r3
 800401c:	f003 fc46 	bl	80078ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b084      	sub	sp, #16
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
 800403a:	4608      	mov	r0, r1
 800403c:	4611      	mov	r1, r2
 800403e:	461a      	mov	r2, r3
 8004040:	4603      	mov	r3, r0
 8004042:	70fb      	strb	r3, [r7, #3]
 8004044:	460b      	mov	r3, r1
 8004046:	803b      	strh	r3, [r7, #0]
 8004048:	4613      	mov	r3, r2
 800404a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800404c:	2300      	movs	r3, #0
 800404e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004050:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004054:	2b00      	cmp	r3, #0
 8004056:	da0f      	bge.n	8004078 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004058:	78fb      	ldrb	r3, [r7, #3]
 800405a:	f003 020f 	and.w	r2, r3, #15
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	3310      	adds	r3, #16
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	4413      	add	r3, r2
 800406c:	3304      	adds	r3, #4
 800406e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	705a      	strb	r2, [r3, #1]
 8004076:	e00f      	b.n	8004098 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004078:	78fb      	ldrb	r3, [r7, #3]
 800407a:	f003 020f 	and.w	r2, r3, #15
 800407e:	4613      	mov	r3, r2
 8004080:	00db      	lsls	r3, r3, #3
 8004082:	4413      	add	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	4413      	add	r3, r2
 800408e:	3304      	adds	r3, #4
 8004090:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80040a4:	883b      	ldrh	r3, [r7, #0]
 80040a6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	78ba      	ldrb	r2, [r7, #2]
 80040b2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	785b      	ldrb	r3, [r3, #1]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d004      	beq.n	80040c6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	461a      	mov	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80040c6:	78bb      	ldrb	r3, [r7, #2]
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d102      	bne.n	80040d2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_PCD_EP_Open+0xae>
 80040dc:	2302      	movs	r3, #2
 80040de:	e00e      	b.n	80040fe <HAL_PCD_EP_Open+0xcc>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68f9      	ldr	r1, [r7, #12]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f002 fdc6 	bl	8006c80 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80040fc:	7afb      	ldrb	r3, [r7, #11]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b084      	sub	sp, #16
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
 800410e:	460b      	mov	r3, r1
 8004110:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004112:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004116:	2b00      	cmp	r3, #0
 8004118:	da0f      	bge.n	800413a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800411a:	78fb      	ldrb	r3, [r7, #3]
 800411c:	f003 020f 	and.w	r2, r3, #15
 8004120:	4613      	mov	r3, r2
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	3310      	adds	r3, #16
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	4413      	add	r3, r2
 800412e:	3304      	adds	r3, #4
 8004130:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2201      	movs	r2, #1
 8004136:	705a      	strb	r2, [r3, #1]
 8004138:	e00f      	b.n	800415a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800413a:	78fb      	ldrb	r3, [r7, #3]
 800413c:	f003 020f 	and.w	r2, r3, #15
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	4413      	add	r3, r2
 8004150:	3304      	adds	r3, #4
 8004152:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800415a:	78fb      	ldrb	r3, [r7, #3]
 800415c:	f003 030f 	and.w	r3, r3, #15
 8004160:	b2da      	uxtb	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800416c:	2b01      	cmp	r3, #1
 800416e:	d101      	bne.n	8004174 <HAL_PCD_EP_Close+0x6e>
 8004170:	2302      	movs	r3, #2
 8004172:	e00e      	b.n	8004192 <HAL_PCD_EP_Close+0x8c>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68f9      	ldr	r1, [r7, #12]
 8004182:	4618      	mov	r0, r3
 8004184:	f002 fe04 	bl	8006d90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b086      	sub	sp, #24
 800419e:	af00      	add	r7, sp, #0
 80041a0:	60f8      	str	r0, [r7, #12]
 80041a2:	607a      	str	r2, [r7, #4]
 80041a4:	603b      	str	r3, [r7, #0]
 80041a6:	460b      	mov	r3, r1
 80041a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041aa:	7afb      	ldrb	r3, [r7, #11]
 80041ac:	f003 020f 	and.w	r2, r3, #15
 80041b0:	4613      	mov	r3, r2
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4413      	add	r3, r2
 80041c0:	3304      	adds	r3, #4
 80041c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	2200      	movs	r2, #0
 80041d4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2200      	movs	r2, #0
 80041da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041dc:	7afb      	ldrb	r3, [r7, #11]
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	799b      	ldrb	r3, [r3, #6]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d102      	bne.n	80041f6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	799b      	ldrb	r3, [r3, #6]
 80041fe:	461a      	mov	r2, r3
 8004200:	6979      	ldr	r1, [r7, #20]
 8004202:	f002 fea1 	bl	8006f48 <USB_EPStartXfer>

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	460b      	mov	r3, r1
 800421a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	f003 020f 	and.w	r2, r3, #15
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004232:	681b      	ldr	r3, [r3, #0]
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	607a      	str	r2, [r7, #4]
 800424a:	603b      	str	r3, [r7, #0]
 800424c:	460b      	mov	r3, r1
 800424e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004250:	7afb      	ldrb	r3, [r7, #11]
 8004252:	f003 020f 	and.w	r2, r3, #15
 8004256:	4613      	mov	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4413      	add	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	3310      	adds	r3, #16
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4413      	add	r3, r2
 8004264:	3304      	adds	r3, #4
 8004266:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2200      	movs	r2, #0
 8004278:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	2201      	movs	r2, #1
 800427e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004280:	7afb      	ldrb	r3, [r7, #11]
 8004282:	f003 030f 	and.w	r3, r3, #15
 8004286:	b2da      	uxtb	r2, r3
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	799b      	ldrb	r3, [r3, #6]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d102      	bne.n	800429a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6818      	ldr	r0, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	799b      	ldrb	r3, [r3, #6]
 80042a2:	461a      	mov	r2, r3
 80042a4:	6979      	ldr	r1, [r7, #20]
 80042a6:	f002 fe4f 	bl	8006f48 <USB_EPStartXfer>

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	7912      	ldrb	r2, [r2, #4]
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d901      	bls.n	80042d2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e04f      	b.n	8004372 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da0f      	bge.n	80042fa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042da:	78fb      	ldrb	r3, [r7, #3]
 80042dc:	f003 020f 	and.w	r2, r3, #15
 80042e0:	4613      	mov	r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	3310      	adds	r3, #16
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	3304      	adds	r3, #4
 80042f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2201      	movs	r2, #1
 80042f6:	705a      	strb	r2, [r3, #1]
 80042f8:	e00d      	b.n	8004316 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042fa:	78fa      	ldrb	r2, [r7, #3]
 80042fc:	4613      	mov	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4413      	add	r3, r2
 800430c:	3304      	adds	r3, #4
 800430e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2201      	movs	r2, #1
 800431a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800431c:	78fb      	ldrb	r3, [r7, #3]
 800431e:	f003 030f 	and.w	r3, r3, #15
 8004322:	b2da      	uxtb	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_PCD_EP_SetStall+0x82>
 8004332:	2302      	movs	r3, #2
 8004334:	e01d      	b.n	8004372 <HAL_PCD_EP_SetStall+0xbe>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68f9      	ldr	r1, [r7, #12]
 8004344:	4618      	mov	r0, r3
 8004346:	f003 f9dd 	bl	8007704 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800434a:	78fb      	ldrb	r3, [r7, #3]
 800434c:	f003 030f 	and.w	r3, r3, #15
 8004350:	2b00      	cmp	r3, #0
 8004352:	d109      	bne.n	8004368 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	7999      	ldrb	r1, [r3, #6]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004362:	461a      	mov	r2, r3
 8004364:	f003 fbce 	bl	8007b04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	460b      	mov	r3, r1
 8004384:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004386:	78fb      	ldrb	r3, [r7, #3]
 8004388:	f003 030f 	and.w	r3, r3, #15
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	7912      	ldrb	r2, [r2, #4]
 8004390:	4293      	cmp	r3, r2
 8004392:	d901      	bls.n	8004398 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e042      	b.n	800441e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004398:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800439c:	2b00      	cmp	r3, #0
 800439e:	da0f      	bge.n	80043c0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043a0:	78fb      	ldrb	r3, [r7, #3]
 80043a2:	f003 020f 	and.w	r2, r3, #15
 80043a6:	4613      	mov	r3, r2
 80043a8:	00db      	lsls	r3, r3, #3
 80043aa:	4413      	add	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	3310      	adds	r3, #16
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	4413      	add	r3, r2
 80043b4:	3304      	adds	r3, #4
 80043b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	705a      	strb	r2, [r3, #1]
 80043be:	e00f      	b.n	80043e0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	f003 020f 	and.w	r2, r3, #15
 80043c6:	4613      	mov	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	4413      	add	r3, r2
 80043d6:	3304      	adds	r3, #4
 80043d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043e6:	78fb      	ldrb	r3, [r7, #3]
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d101      	bne.n	8004400 <HAL_PCD_EP_ClrStall+0x86>
 80043fc:	2302      	movs	r3, #2
 80043fe:	e00e      	b.n	800441e <HAL_PCD_EP_ClrStall+0xa4>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68f9      	ldr	r1, [r7, #12]
 800440e:	4618      	mov	r0, r3
 8004410:	f003 f9e6 	bl	80077e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b084      	sub	sp, #16
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	460b      	mov	r3, r1
 8004430:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004432:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004436:	2b00      	cmp	r3, #0
 8004438:	da0c      	bge.n	8004454 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800443a:	78fb      	ldrb	r3, [r7, #3]
 800443c:	f003 020f 	and.w	r2, r3, #15
 8004440:	4613      	mov	r3, r2
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	4413      	add	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	3310      	adds	r3, #16
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	4413      	add	r3, r2
 800444e:	3304      	adds	r3, #4
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	e00c      	b.n	800446e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	f003 020f 	and.w	r2, r3, #15
 800445a:	4613      	mov	r3, r2
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	4413      	add	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	3304      	adds	r3, #4
 800446c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68f9      	ldr	r1, [r7, #12]
 8004474:	4618      	mov	r0, r3
 8004476:	f003 f805 	bl	8007484 <USB_EPStopXfer>
 800447a:	4603      	mov	r3, r0
 800447c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800447e:	7afb      	ldrb	r3, [r7, #11]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b08a      	sub	sp, #40	@ 0x28
 800448c:	af02      	add	r7, sp, #8
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	4613      	mov	r3, r2
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	3310      	adds	r3, #16
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	4413      	add	r3, r2
 80044ac:	3304      	adds	r3, #4
 80044ae:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d901      	bls.n	80044c0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e06b      	b.n	8004598 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	69fa      	ldr	r2, [r7, #28]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d902      	bls.n	80044dc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	3303      	adds	r3, #3
 80044e0:	089b      	lsrs	r3, r3, #2
 80044e2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044e4:	e02a      	b.n	800453c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691a      	ldr	r2, [r3, #16]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	69fa      	ldr	r2, [r7, #28]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d902      	bls.n	8004502 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	3303      	adds	r3, #3
 8004506:	089b      	lsrs	r3, r3, #2
 8004508:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	68d9      	ldr	r1, [r3, #12]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	b2da      	uxtb	r2, r3
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	4603      	mov	r3, r0
 800451e:	6978      	ldr	r0, [r7, #20]
 8004520:	f003 f85a 	bl	80075d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	441a      	add	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	695a      	ldr	r2, [r3, #20]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	441a      	add	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	015a      	lsls	r2, r3, #5
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	4413      	add	r3, r2
 8004544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	429a      	cmp	r2, r3
 8004550:	d809      	bhi.n	8004566 <PCD_WriteEmptyTxFifo+0xde>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	695a      	ldr	r2, [r3, #20]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800455a:	429a      	cmp	r2, r3
 800455c:	d203      	bcs.n	8004566 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1bf      	bne.n	80044e6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	429a      	cmp	r2, r3
 8004570:	d811      	bhi.n	8004596 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	2201      	movs	r2, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004586:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	43db      	mvns	r3, r3
 800458c:	6939      	ldr	r1, [r7, #16]
 800458e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004592:	4013      	ands	r3, r2
 8004594:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3720      	adds	r7, #32
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	333c      	adds	r3, #60	@ 0x3c
 80045b8:	3304      	adds	r3, #4
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	015a      	lsls	r2, r3, #5
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	4413      	add	r3, r2
 80045c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	799b      	ldrb	r3, [r3, #6]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d17b      	bne.n	80046ce <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f003 0308 	and.w	r3, r3, #8
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d015      	beq.n	800460c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	4a61      	ldr	r2, [pc, #388]	@ (8004768 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	f240 80b9 	bls.w	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 80b3 	beq.w	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	015a      	lsls	r2, r3, #5
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	4413      	add	r3, r2
 80045fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004602:	461a      	mov	r2, r3
 8004604:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004608:	6093      	str	r3, [r2, #8]
 800460a:	e0a7      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	4413      	add	r3, r2
 800461e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004622:	461a      	mov	r2, r3
 8004624:	2320      	movs	r3, #32
 8004626:	6093      	str	r3, [r2, #8]
 8004628:	e098      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004630:	2b00      	cmp	r3, #0
 8004632:	f040 8093 	bne.w	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	4a4b      	ldr	r2, [pc, #300]	@ (8004768 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d90f      	bls.n	800465e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	015a      	lsls	r2, r3, #5
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	4413      	add	r3, r2
 8004650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004654:	461a      	mov	r2, r3
 8004656:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800465a:	6093      	str	r3, [r2, #8]
 800465c:	e07e      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	4613      	mov	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4413      	add	r3, r2
 8004670:	3304      	adds	r3, #4
 8004672:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6a1a      	ldr	r2, [r3, #32]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	0159      	lsls	r1, r3, #5
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	440b      	add	r3, r1
 8004680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800468a:	1ad2      	subs	r2, r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d114      	bne.n	80046c0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d109      	bne.n	80046b2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6818      	ldr	r0, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046a8:	461a      	mov	r2, r3
 80046aa:	2101      	movs	r1, #1
 80046ac:	f003 fa2a 	bl	8007b04 <USB_EP0_OutStart>
 80046b0:	e006      	b.n	80046c0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	68da      	ldr	r2, [r3, #12]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	441a      	add	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	4619      	mov	r1, r3
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f005 fcf8 	bl	800a0bc <HAL_PCD_DataOutStageCallback>
 80046cc:	e046      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	4a26      	ldr	r2, [pc, #152]	@ (800476c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d124      	bne.n	8004720 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ec:	461a      	mov	r2, r3
 80046ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f2:	6093      	str	r3, [r2, #8]
 80046f4:	e032      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f003 0320 	and.w	r3, r3, #32
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	4413      	add	r3, r2
 8004708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800470c:	461a      	mov	r2, r3
 800470e:	2320      	movs	r3, #32
 8004710:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	b2db      	uxtb	r3, r3
 8004716:	4619      	mov	r1, r3
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f005 fccf 	bl	800a0bc <HAL_PCD_DataOutStageCallback>
 800471e:	e01d      	b.n	800475c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d114      	bne.n	8004750 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	683a      	ldr	r2, [r7, #0]
 800472a:	4613      	mov	r3, r2
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	4413      	add	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	440b      	add	r3, r1
 8004734:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d108      	bne.n	8004750 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6818      	ldr	r0, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004748:	461a      	mov	r2, r3
 800474a:	2100      	movs	r1, #0
 800474c:	f003 f9da 	bl	8007b04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	4619      	mov	r1, r3
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f005 fcb0 	bl	800a0bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3720      	adds	r7, #32
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	4f54300a 	.word	0x4f54300a
 800476c:	4f54310a 	.word	0x4f54310a

08004770 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	333c      	adds	r3, #60	@ 0x3c
 8004788:	3304      	adds	r3, #4
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	015a      	lsls	r2, r3, #5
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4413      	add	r3, r2
 8004796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4a15      	ldr	r2, [pc, #84]	@ (80047f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d90e      	bls.n	80047c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d009      	beq.n	80047c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	015a      	lsls	r2, r3, #5
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	4413      	add	r3, r2
 80047b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047bc:	461a      	mov	r2, r3
 80047be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f005 fc67 	bl	800a098 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4a0a      	ldr	r2, [pc, #40]	@ (80047f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d90c      	bls.n	80047ec <PCD_EP_OutSetupPacket_int+0x7c>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	799b      	ldrb	r3, [r3, #6]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d108      	bne.n	80047ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6818      	ldr	r0, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047e4:	461a      	mov	r2, r3
 80047e6:	2101      	movs	r1, #1
 80047e8:	f003 f98c 	bl	8007b04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	4f54300a 	.word	0x4f54300a

080047fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	70fb      	strb	r3, [r7, #3]
 8004808:	4613      	mov	r3, r2
 800480a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004814:	78fb      	ldrb	r3, [r7, #3]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d107      	bne.n	800482a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800481a:	883b      	ldrh	r3, [r7, #0]
 800481c:	0419      	lsls	r1, r3, #16
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	430a      	orrs	r2, r1
 8004826:	629a      	str	r2, [r3, #40]	@ 0x28
 8004828:	e028      	b.n	800487c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004830:	0c1b      	lsrs	r3, r3, #16
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	4413      	add	r3, r2
 8004836:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004838:	2300      	movs	r3, #0
 800483a:	73fb      	strb	r3, [r7, #15]
 800483c:	e00d      	b.n	800485a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	3340      	adds	r3, #64	@ 0x40
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	4413      	add	r3, r2
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	0c1b      	lsrs	r3, r3, #16
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	4413      	add	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004854:	7bfb      	ldrb	r3, [r7, #15]
 8004856:	3301      	adds	r3, #1
 8004858:	73fb      	strb	r3, [r7, #15]
 800485a:	7bfa      	ldrb	r2, [r7, #15]
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	3b01      	subs	r3, #1
 8004860:	429a      	cmp	r2, r3
 8004862:	d3ec      	bcc.n	800483e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004864:	883b      	ldrh	r3, [r7, #0]
 8004866:	0418      	lsls	r0, r3, #16
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6819      	ldr	r1, [r3, #0]
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	3b01      	subs	r3, #1
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	4302      	orrs	r2, r0
 8004874:	3340      	adds	r3, #64	@ 0x40
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	440b      	add	r3, r1
 800487a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	460b      	mov	r3, r1
 8004894:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	887a      	ldrh	r2, [r7, #2]
 800489c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	460b      	mov	r3, r1
 80048b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e267      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d075      	beq.n	80049ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048e2:	4b88      	ldr	r3, [pc, #544]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 030c 	and.w	r3, r3, #12
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d00c      	beq.n	8004908 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ee:	4b85      	ldr	r3, [pc, #532]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048f6:	2b08      	cmp	r3, #8
 80048f8:	d112      	bne.n	8004920 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048fa:	4b82      	ldr	r3, [pc, #520]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004902:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004906:	d10b      	bne.n	8004920 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004908:	4b7e      	ldr	r3, [pc, #504]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d05b      	beq.n	80049cc <HAL_RCC_OscConfig+0x108>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d157      	bne.n	80049cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e242      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004928:	d106      	bne.n	8004938 <HAL_RCC_OscConfig+0x74>
 800492a:	4b76      	ldr	r3, [pc, #472]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a75      	ldr	r2, [pc, #468]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	e01d      	b.n	8004974 <HAL_RCC_OscConfig+0xb0>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004940:	d10c      	bne.n	800495c <HAL_RCC_OscConfig+0x98>
 8004942:	4b70      	ldr	r3, [pc, #448]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a6f      	ldr	r2, [pc, #444]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800494c:	6013      	str	r3, [r2, #0]
 800494e:	4b6d      	ldr	r3, [pc, #436]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a6c      	ldr	r2, [pc, #432]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	e00b      	b.n	8004974 <HAL_RCC_OscConfig+0xb0>
 800495c:	4b69      	ldr	r3, [pc, #420]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a68      	ldr	r2, [pc, #416]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004962:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004966:	6013      	str	r3, [r2, #0]
 8004968:	4b66      	ldr	r3, [pc, #408]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a65      	ldr	r2, [pc, #404]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 800496e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004972:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d013      	beq.n	80049a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497c:	f7fc ff64 	bl	8001848 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004984:	f7fc ff60 	bl	8001848 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b64      	cmp	r3, #100	@ 0x64
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e207      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004996:	4b5b      	ldr	r3, [pc, #364]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0f0      	beq.n	8004984 <HAL_RCC_OscConfig+0xc0>
 80049a2:	e014      	b.n	80049ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a4:	f7fc ff50 	bl	8001848 <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049ac:	f7fc ff4c 	bl	8001848 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b64      	cmp	r3, #100	@ 0x64
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e1f3      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049be:	4b51      	ldr	r3, [pc, #324]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1f0      	bne.n	80049ac <HAL_RCC_OscConfig+0xe8>
 80049ca:	e000      	b.n	80049ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d063      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049da:	4b4a      	ldr	r3, [pc, #296]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 030c 	and.w	r3, r3, #12
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00b      	beq.n	80049fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049e6:	4b47      	ldr	r3, [pc, #284]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049ee:	2b08      	cmp	r3, #8
 80049f0:	d11c      	bne.n	8004a2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049f2:	4b44      	ldr	r3, [pc, #272]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d116      	bne.n	8004a2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049fe:	4b41      	ldr	r3, [pc, #260]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d005      	beq.n	8004a16 <HAL_RCC_OscConfig+0x152>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d001      	beq.n	8004a16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e1c7      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a16:	4b3b      	ldr	r3, [pc, #236]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	4937      	ldr	r1, [pc, #220]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2a:	e03a      	b.n	8004aa2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d020      	beq.n	8004a76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a34:	4b34      	ldr	r3, [pc, #208]	@ (8004b08 <HAL_RCC_OscConfig+0x244>)
 8004a36:	2201      	movs	r2, #1
 8004a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a3a:	f7fc ff05 	bl	8001848 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a40:	e008      	b.n	8004a54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a42:	f7fc ff01 	bl	8001848 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d901      	bls.n	8004a54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e1a8      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a54:	4b2b      	ldr	r3, [pc, #172]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0f0      	beq.n	8004a42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a60:	4b28      	ldr	r3, [pc, #160]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	4925      	ldr	r1, [pc, #148]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	600b      	str	r3, [r1, #0]
 8004a74:	e015      	b.n	8004aa2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a76:	4b24      	ldr	r3, [pc, #144]	@ (8004b08 <HAL_RCC_OscConfig+0x244>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fc fee4 	bl	8001848 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a84:	f7fc fee0 	bl	8001848 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e187      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a96:	4b1b      	ldr	r3, [pc, #108]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1f0      	bne.n	8004a84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d036      	beq.n	8004b1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d016      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ab6:	4b15      	ldr	r3, [pc, #84]	@ (8004b0c <HAL_RCC_OscConfig+0x248>)
 8004ab8:	2201      	movs	r2, #1
 8004aba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abc:	f7fc fec4 	bl	8001848 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ac4:	f7fc fec0 	bl	8001848 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e167      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8004b04 <HAL_RCC_OscConfig+0x240>)
 8004ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0f0      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x200>
 8004ae2:	e01b      	b.n	8004b1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ae4:	4b09      	ldr	r3, [pc, #36]	@ (8004b0c <HAL_RCC_OscConfig+0x248>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aea:	f7fc fead 	bl	8001848 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004af0:	e00e      	b.n	8004b10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004af2:	f7fc fea9 	bl	8001848 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d907      	bls.n	8004b10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e150      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
 8004b04:	40023800 	.word	0x40023800
 8004b08:	42470000 	.word	0x42470000
 8004b0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b10:	4b88      	ldr	r3, [pc, #544]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004b12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1ea      	bne.n	8004af2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 8097 	beq.w	8004c58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b2e:	4b81      	ldr	r3, [pc, #516]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10f      	bne.n	8004b5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60bb      	str	r3, [r7, #8]
 8004b3e:	4b7d      	ldr	r3, [pc, #500]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	4a7c      	ldr	r2, [pc, #496]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b52:	60bb      	str	r3, [r7, #8]
 8004b54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b56:	2301      	movs	r3, #1
 8004b58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5a:	4b77      	ldr	r3, [pc, #476]	@ (8004d38 <HAL_RCC_OscConfig+0x474>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d118      	bne.n	8004b98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b66:	4b74      	ldr	r3, [pc, #464]	@ (8004d38 <HAL_RCC_OscConfig+0x474>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a73      	ldr	r2, [pc, #460]	@ (8004d38 <HAL_RCC_OscConfig+0x474>)
 8004b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b72:	f7fc fe69 	bl	8001848 <HAL_GetTick>
 8004b76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b78:	e008      	b.n	8004b8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b7a:	f7fc fe65 	bl	8001848 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d901      	bls.n	8004b8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e10c      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004d38 <HAL_RCC_OscConfig+0x474>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0f0      	beq.n	8004b7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d106      	bne.n	8004bae <HAL_RCC_OscConfig+0x2ea>
 8004ba0:	4b64      	ldr	r3, [pc, #400]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	4a63      	ldr	r2, [pc, #396]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bac:	e01c      	b.n	8004be8 <HAL_RCC_OscConfig+0x324>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	2b05      	cmp	r3, #5
 8004bb4:	d10c      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x30c>
 8004bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bba:	4a5e      	ldr	r2, [pc, #376]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	f043 0304 	orr.w	r3, r3, #4
 8004bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	f043 0301 	orr.w	r3, r3, #1
 8004bcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bce:	e00b      	b.n	8004be8 <HAL_RCC_OscConfig+0x324>
 8004bd0:	4b58      	ldr	r3, [pc, #352]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd4:	4a57      	ldr	r2, [pc, #348]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bd6:	f023 0301 	bic.w	r3, r3, #1
 8004bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bdc:	4b55      	ldr	r3, [pc, #340]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be0:	4a54      	ldr	r2, [pc, #336]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004be2:	f023 0304 	bic.w	r3, r3, #4
 8004be6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d015      	beq.n	8004c1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf0:	f7fc fe2a 	bl	8001848 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bf6:	e00a      	b.n	8004c0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bf8:	f7fc fe26 	bl	8001848 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e0cb      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c0e:	4b49      	ldr	r3, [pc, #292]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0ee      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x334>
 8004c1a:	e014      	b.n	8004c46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c1c:	f7fc fe14 	bl	8001848 <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c22:	e00a      	b.n	8004c3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c24:	f7fc fe10 	bl	8001848 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e0b5      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1ee      	bne.n	8004c24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c46:	7dfb      	ldrb	r3, [r7, #23]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d105      	bne.n	8004c58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c4c:	4b39      	ldr	r3, [pc, #228]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c50:	4a38      	ldr	r2, [pc, #224]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 80a1 	beq.w	8004da4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c62:	4b34      	ldr	r3, [pc, #208]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f003 030c 	and.w	r3, r3, #12
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d05c      	beq.n	8004d28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d141      	bne.n	8004cfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c76:	4b31      	ldr	r3, [pc, #196]	@ (8004d3c <HAL_RCC_OscConfig+0x478>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c7c:	f7fc fde4 	bl	8001848 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c84:	f7fc fde0 	bl	8001848 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e087      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c96:	4b27      	ldr	r3, [pc, #156]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1f0      	bne.n	8004c84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69da      	ldr	r2, [r3, #28]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb0:	019b      	lsls	r3, r3, #6
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	041b      	lsls	r3, r3, #16
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc4:	061b      	lsls	r3, r3, #24
 8004cc6:	491b      	ldr	r1, [pc, #108]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d3c <HAL_RCC_OscConfig+0x478>)
 8004cce:	2201      	movs	r2, #1
 8004cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd2:	f7fc fdb9 	bl	8001848 <HAL_GetTick>
 8004cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd8:	e008      	b.n	8004cec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cda:	f7fc fdb5 	bl	8001848 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e05c      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cec:	4b11      	ldr	r3, [pc, #68]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0f0      	beq.n	8004cda <HAL_RCC_OscConfig+0x416>
 8004cf8:	e054      	b.n	8004da4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfa:	4b10      	ldr	r3, [pc, #64]	@ (8004d3c <HAL_RCC_OscConfig+0x478>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d00:	f7fc fda2 	bl	8001848 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d08:	f7fc fd9e 	bl	8001848 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e045      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1a:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0x444>
 8004d26:	e03d      	b.n	8004da4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d107      	bne.n	8004d40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e038      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
 8004d34:	40023800 	.word	0x40023800
 8004d38:	40007000 	.word	0x40007000
 8004d3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d40:	4b1b      	ldr	r3, [pc, #108]	@ (8004db0 <HAL_RCC_OscConfig+0x4ec>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d028      	beq.n	8004da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d121      	bne.n	8004da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d11a      	bne.n	8004da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d70:	4013      	ands	r3, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d111      	bne.n	8004da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d107      	bne.n	8004da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d001      	beq.n	8004da4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e000      	b.n	8004da6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	40023800 	.word	0x40023800

08004db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0cc      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b68      	ldr	r3, [pc, #416]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d90c      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b65      	ldr	r3, [pc, #404]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dde:	4b63      	ldr	r3, [pc, #396]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d001      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e0b8      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d020      	beq.n	8004e3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e08:	4b59      	ldr	r3, [pc, #356]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4a58      	ldr	r2, [pc, #352]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0308 	and.w	r3, r3, #8
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d005      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e20:	4b53      	ldr	r3, [pc, #332]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	4a52      	ldr	r2, [pc, #328]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e2c:	4b50      	ldr	r3, [pc, #320]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	494d      	ldr	r1, [pc, #308]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d044      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d107      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e52:	4b47      	ldr	r3, [pc, #284]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d119      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e07f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d003      	beq.n	8004e72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	d107      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e72:	4b3f      	ldr	r3, [pc, #252]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d109      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e06f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e82:	4b3b      	ldr	r3, [pc, #236]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e067      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e92:	4b37      	ldr	r3, [pc, #220]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f023 0203 	bic.w	r2, r3, #3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	4934      	ldr	r1, [pc, #208]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ea4:	f7fc fcd0 	bl	8001848 <HAL_GetTick>
 8004ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eaa:	e00a      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eac:	f7fc fccc 	bl	8001848 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e04f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 020c 	and.w	r2, r3, #12
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d1eb      	bne.n	8004eac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ed4:	4b25      	ldr	r3, [pc, #148]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d20c      	bcs.n	8004efc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ee2:	4b22      	ldr	r3, [pc, #136]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eea:	4b20      	ldr	r3, [pc, #128]	@ (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0307 	and.w	r3, r3, #7
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e032      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f08:	4b19      	ldr	r3, [pc, #100]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	4916      	ldr	r1, [pc, #88]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d009      	beq.n	8004f3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f26:	4b12      	ldr	r3, [pc, #72]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	490e      	ldr	r1, [pc, #56]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f3a:	f000 f821 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	4b0b      	ldr	r3, [pc, #44]	@ (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	091b      	lsrs	r3, r3, #4
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	490a      	ldr	r1, [pc, #40]	@ (8004f74 <HAL_RCC_ClockConfig+0x1c0>)
 8004f4c:	5ccb      	ldrb	r3, [r1, r3]
 8004f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f52:	4a09      	ldr	r2, [pc, #36]	@ (8004f78 <HAL_RCC_ClockConfig+0x1c4>)
 8004f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f56:	4b09      	ldr	r3, [pc, #36]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fc fc30 	bl	80017c0 <HAL_InitTick>

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	40023c00 	.word	0x40023c00
 8004f70:	40023800 	.word	0x40023800
 8004f74:	0800afe4 	.word	0x0800afe4
 8004f78:	20000000 	.word	0x20000000
 8004f7c:	20000004 	.word	0x20000004

08004f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f84:	b094      	sub	sp, #80	@ 0x50
 8004f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004f90:	2300      	movs	r3, #0
 8004f92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f98:	4b79      	ldr	r3, [pc, #484]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 030c 	and.w	r3, r3, #12
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d00d      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	f200 80e1 	bhi.w	800516c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d003      	beq.n	8004fba <HAL_RCC_GetSysClockFreq+0x3a>
 8004fb2:	e0db      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fb4:	4b73      	ldr	r3, [pc, #460]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fb8:	e0db      	b.n	8005172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fba:	4b73      	ldr	r3, [pc, #460]	@ (8005188 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fbe:	e0d8      	b.n	8005172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fc0:	4b6f      	ldr	r3, [pc, #444]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fc8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fca:	4b6d      	ldr	r3, [pc, #436]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d063      	beq.n	800509e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fd6:	4b6a      	ldr	r3, [pc, #424]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	099b      	lsrs	r3, r3, #6
 8004fdc:	2200      	movs	r2, #0
 8004fde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fe0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fea:	2300      	movs	r3, #0
 8004fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ff2:	4622      	mov	r2, r4
 8004ff4:	462b      	mov	r3, r5
 8004ff6:	f04f 0000 	mov.w	r0, #0
 8004ffa:	f04f 0100 	mov.w	r1, #0
 8004ffe:	0159      	lsls	r1, r3, #5
 8005000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005004:	0150      	lsls	r0, r2, #5
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	4621      	mov	r1, r4
 800500c:	1a51      	subs	r1, r2, r1
 800500e:	6139      	str	r1, [r7, #16]
 8005010:	4629      	mov	r1, r5
 8005012:	eb63 0301 	sbc.w	r3, r3, r1
 8005016:	617b      	str	r3, [r7, #20]
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	f04f 0300 	mov.w	r3, #0
 8005020:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005024:	4659      	mov	r1, fp
 8005026:	018b      	lsls	r3, r1, #6
 8005028:	4651      	mov	r1, sl
 800502a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800502e:	4651      	mov	r1, sl
 8005030:	018a      	lsls	r2, r1, #6
 8005032:	4651      	mov	r1, sl
 8005034:	ebb2 0801 	subs.w	r8, r2, r1
 8005038:	4659      	mov	r1, fp
 800503a:	eb63 0901 	sbc.w	r9, r3, r1
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800504a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800504e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005052:	4690      	mov	r8, r2
 8005054:	4699      	mov	r9, r3
 8005056:	4623      	mov	r3, r4
 8005058:	eb18 0303 	adds.w	r3, r8, r3
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	462b      	mov	r3, r5
 8005060:	eb49 0303 	adc.w	r3, r9, r3
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	f04f 0200 	mov.w	r2, #0
 800506a:	f04f 0300 	mov.w	r3, #0
 800506e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005072:	4629      	mov	r1, r5
 8005074:	024b      	lsls	r3, r1, #9
 8005076:	4621      	mov	r1, r4
 8005078:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800507c:	4621      	mov	r1, r4
 800507e:	024a      	lsls	r2, r1, #9
 8005080:	4610      	mov	r0, r2
 8005082:	4619      	mov	r1, r3
 8005084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005086:	2200      	movs	r2, #0
 8005088:	62bb      	str	r3, [r7, #40]	@ 0x28
 800508a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800508c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005090:	f7fb f8f6 	bl	8000280 <__aeabi_uldivmod>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4613      	mov	r3, r2
 800509a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800509c:	e058      	b.n	8005150 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800509e:	4b38      	ldr	r3, [pc, #224]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	099b      	lsrs	r3, r3, #6
 80050a4:	2200      	movs	r2, #0
 80050a6:	4618      	mov	r0, r3
 80050a8:	4611      	mov	r1, r2
 80050aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050ae:	623b      	str	r3, [r7, #32]
 80050b0:	2300      	movs	r3, #0
 80050b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050b8:	4642      	mov	r2, r8
 80050ba:	464b      	mov	r3, r9
 80050bc:	f04f 0000 	mov.w	r0, #0
 80050c0:	f04f 0100 	mov.w	r1, #0
 80050c4:	0159      	lsls	r1, r3, #5
 80050c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050ca:	0150      	lsls	r0, r2, #5
 80050cc:	4602      	mov	r2, r0
 80050ce:	460b      	mov	r3, r1
 80050d0:	4641      	mov	r1, r8
 80050d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80050d6:	4649      	mov	r1, r9
 80050d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050f0:	ebb2 040a 	subs.w	r4, r2, sl
 80050f4:	eb63 050b 	sbc.w	r5, r3, fp
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	00eb      	lsls	r3, r5, #3
 8005102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005106:	00e2      	lsls	r2, r4, #3
 8005108:	4614      	mov	r4, r2
 800510a:	461d      	mov	r5, r3
 800510c:	4643      	mov	r3, r8
 800510e:	18e3      	adds	r3, r4, r3
 8005110:	603b      	str	r3, [r7, #0]
 8005112:	464b      	mov	r3, r9
 8005114:	eb45 0303 	adc.w	r3, r5, r3
 8005118:	607b      	str	r3, [r7, #4]
 800511a:	f04f 0200 	mov.w	r2, #0
 800511e:	f04f 0300 	mov.w	r3, #0
 8005122:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005126:	4629      	mov	r1, r5
 8005128:	028b      	lsls	r3, r1, #10
 800512a:	4621      	mov	r1, r4
 800512c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005130:	4621      	mov	r1, r4
 8005132:	028a      	lsls	r2, r1, #10
 8005134:	4610      	mov	r0, r2
 8005136:	4619      	mov	r1, r3
 8005138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800513a:	2200      	movs	r2, #0
 800513c:	61bb      	str	r3, [r7, #24]
 800513e:	61fa      	str	r2, [r7, #28]
 8005140:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005144:	f7fb f89c 	bl	8000280 <__aeabi_uldivmod>
 8005148:	4602      	mov	r2, r0
 800514a:	460b      	mov	r3, r1
 800514c:	4613      	mov	r3, r2
 800514e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005150:	4b0b      	ldr	r3, [pc, #44]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x200>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	0c1b      	lsrs	r3, r3, #16
 8005156:	f003 0303 	and.w	r3, r3, #3
 800515a:	3301      	adds	r3, #1
 800515c:	005b      	lsls	r3, r3, #1
 800515e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005160:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005164:	fbb2 f3f3 	udiv	r3, r2, r3
 8005168:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800516a:	e002      	b.n	8005172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800516c:	4b05      	ldr	r3, [pc, #20]	@ (8005184 <HAL_RCC_GetSysClockFreq+0x204>)
 800516e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005170:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005174:	4618      	mov	r0, r3
 8005176:	3750      	adds	r7, #80	@ 0x50
 8005178:	46bd      	mov	sp, r7
 800517a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800517e:	bf00      	nop
 8005180:	40023800 	.word	0x40023800
 8005184:	00f42400 	.word	0x00f42400
 8005188:	007a1200 	.word	0x007a1200

0800518c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005190:	4b03      	ldr	r3, [pc, #12]	@ (80051a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005192:	681b      	ldr	r3, [r3, #0]
}
 8005194:	4618      	mov	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	20000000 	.word	0x20000000

080051a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051a8:	f7ff fff0 	bl	800518c <HAL_RCC_GetHCLKFreq>
 80051ac:	4602      	mov	r2, r0
 80051ae:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	0a9b      	lsrs	r3, r3, #10
 80051b4:	f003 0307 	and.w	r3, r3, #7
 80051b8:	4903      	ldr	r1, [pc, #12]	@ (80051c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051ba:	5ccb      	ldrb	r3, [r1, r3]
 80051bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40023800 	.word	0x40023800
 80051c8:	0800aff4 	.word	0x0800aff4

080051cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e041      	b.n	8005262 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d106      	bne.n	80051f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7fc f95e 	bl	80014b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2202      	movs	r2, #2
 80051fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3304      	adds	r3, #4
 8005208:	4619      	mov	r1, r3
 800520a:	4610      	mov	r0, r2
 800520c:	f000 fdc4 	bl	8005d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b082      	sub	sp, #8
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e041      	b.n	8005300 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d106      	bne.n	8005296 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f839 	bl	8005308 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	3304      	adds	r3, #4
 80052a6:	4619      	mov	r1, r3
 80052a8:	4610      	mov	r0, r2
 80052aa:	f000 fd75 	bl	8005d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d109      	bne.n	8005340 <HAL_TIM_PWM_Start+0x24>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	bf14      	ite	ne
 8005338:	2301      	movne	r3, #1
 800533a:	2300      	moveq	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	e022      	b.n	8005386 <HAL_TIM_PWM_Start+0x6a>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b04      	cmp	r3, #4
 8005344:	d109      	bne.n	800535a <HAL_TIM_PWM_Start+0x3e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b01      	cmp	r3, #1
 8005350:	bf14      	ite	ne
 8005352:	2301      	movne	r3, #1
 8005354:	2300      	moveq	r3, #0
 8005356:	b2db      	uxtb	r3, r3
 8005358:	e015      	b.n	8005386 <HAL_TIM_PWM_Start+0x6a>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b08      	cmp	r3, #8
 800535e:	d109      	bne.n	8005374 <HAL_TIM_PWM_Start+0x58>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b01      	cmp	r3, #1
 800536a:	bf14      	ite	ne
 800536c:	2301      	movne	r3, #1
 800536e:	2300      	moveq	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	e008      	b.n	8005386 <HAL_TIM_PWM_Start+0x6a>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	bf14      	ite	ne
 8005380:	2301      	movne	r3, #1
 8005382:	2300      	moveq	r3, #0
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e07c      	b.n	8005488 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d104      	bne.n	800539e <HAL_TIM_PWM_Start+0x82>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800539c:	e013      	b.n	80053c6 <HAL_TIM_PWM_Start+0xaa>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b04      	cmp	r3, #4
 80053a2:	d104      	bne.n	80053ae <HAL_TIM_PWM_Start+0x92>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053ac:	e00b      	b.n	80053c6 <HAL_TIM_PWM_Start+0xaa>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b08      	cmp	r3, #8
 80053b2:	d104      	bne.n	80053be <HAL_TIM_PWM_Start+0xa2>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2202      	movs	r2, #2
 80053b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053bc:	e003      	b.n	80053c6 <HAL_TIM_PWM_Start+0xaa>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2202      	movs	r2, #2
 80053c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2201      	movs	r2, #1
 80053cc:	6839      	ldr	r1, [r7, #0]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 ffd8 	bl	8006384 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005490 <HAL_TIM_PWM_Start+0x174>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d004      	beq.n	80053e8 <HAL_TIM_PWM_Start+0xcc>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005494 <HAL_TIM_PWM_Start+0x178>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d101      	bne.n	80053ec <HAL_TIM_PWM_Start+0xd0>
 80053e8:	2301      	movs	r3, #1
 80053ea:	e000      	b.n	80053ee <HAL_TIM_PWM_Start+0xd2>
 80053ec:	2300      	movs	r3, #0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d007      	beq.n	8005402 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005400:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a22      	ldr	r2, [pc, #136]	@ (8005490 <HAL_TIM_PWM_Start+0x174>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d022      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005414:	d01d      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a1f      	ldr	r2, [pc, #124]	@ (8005498 <HAL_TIM_PWM_Start+0x17c>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d018      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a1d      	ldr	r2, [pc, #116]	@ (800549c <HAL_TIM_PWM_Start+0x180>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a1c      	ldr	r2, [pc, #112]	@ (80054a0 <HAL_TIM_PWM_Start+0x184>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a16      	ldr	r2, [pc, #88]	@ (8005494 <HAL_TIM_PWM_Start+0x178>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d009      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a18      	ldr	r2, [pc, #96]	@ (80054a4 <HAL_TIM_PWM_Start+0x188>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIM_PWM_Start+0x136>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a16      	ldr	r2, [pc, #88]	@ (80054a8 <HAL_TIM_PWM_Start+0x18c>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d111      	bne.n	8005476 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 0307 	and.w	r3, r3, #7
 800545c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b06      	cmp	r3, #6
 8005462:	d010      	beq.n	8005486 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005474:	e007      	b.n	8005486 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f042 0201 	orr.w	r2, r2, #1
 8005484:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40010000 	.word	0x40010000
 8005494:	40010400 	.word	0x40010400
 8005498:	40000400 	.word	0x40000400
 800549c:	40000800 	.word	0x40000800
 80054a0:	40000c00 	.word	0x40000c00
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40001800 	.word	0x40001800

080054ac <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d109      	bne.n	80054d4 <HAL_TIM_PWM_Start_IT+0x28>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	bf14      	ite	ne
 80054cc:	2301      	movne	r3, #1
 80054ce:	2300      	moveq	r3, #0
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	e022      	b.n	800551a <HAL_TIM_PWM_Start_IT+0x6e>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d109      	bne.n	80054ee <HAL_TIM_PWM_Start_IT+0x42>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	bf14      	ite	ne
 80054e6:	2301      	movne	r3, #1
 80054e8:	2300      	moveq	r3, #0
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	e015      	b.n	800551a <HAL_TIM_PWM_Start_IT+0x6e>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d109      	bne.n	8005508 <HAL_TIM_PWM_Start_IT+0x5c>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	bf14      	ite	ne
 8005500:	2301      	movne	r3, #1
 8005502:	2300      	moveq	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	e008      	b.n	800551a <HAL_TIM_PWM_Start_IT+0x6e>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b01      	cmp	r3, #1
 8005512:	bf14      	ite	ne
 8005514:	2301      	movne	r3, #1
 8005516:	2300      	moveq	r3, #0
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e0c7      	b.n	80056b2 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d104      	bne.n	8005532 <HAL_TIM_PWM_Start_IT+0x86>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005530:	e013      	b.n	800555a <HAL_TIM_PWM_Start_IT+0xae>
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b04      	cmp	r3, #4
 8005536:	d104      	bne.n	8005542 <HAL_TIM_PWM_Start_IT+0x96>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005540:	e00b      	b.n	800555a <HAL_TIM_PWM_Start_IT+0xae>
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b08      	cmp	r3, #8
 8005546:	d104      	bne.n	8005552 <HAL_TIM_PWM_Start_IT+0xa6>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005550:	e003      	b.n	800555a <HAL_TIM_PWM_Start_IT+0xae>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2202      	movs	r2, #2
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b0c      	cmp	r3, #12
 800555e:	d841      	bhi.n	80055e4 <HAL_TIM_PWM_Start_IT+0x138>
 8005560:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <HAL_TIM_PWM_Start_IT+0xbc>)
 8005562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005566:	bf00      	nop
 8005568:	0800559d 	.word	0x0800559d
 800556c:	080055e5 	.word	0x080055e5
 8005570:	080055e5 	.word	0x080055e5
 8005574:	080055e5 	.word	0x080055e5
 8005578:	080055af 	.word	0x080055af
 800557c:	080055e5 	.word	0x080055e5
 8005580:	080055e5 	.word	0x080055e5
 8005584:	080055e5 	.word	0x080055e5
 8005588:	080055c1 	.word	0x080055c1
 800558c:	080055e5 	.word	0x080055e5
 8005590:	080055e5 	.word	0x080055e5
 8005594:	080055e5 	.word	0x080055e5
 8005598:	080055d3 	.word	0x080055d3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0202 	orr.w	r2, r2, #2
 80055aa:	60da      	str	r2, [r3, #12]
      break;
 80055ac:	e01d      	b.n	80055ea <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f042 0204 	orr.w	r2, r2, #4
 80055bc:	60da      	str	r2, [r3, #12]
      break;
 80055be:	e014      	b.n	80055ea <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0208 	orr.w	r2, r2, #8
 80055ce:	60da      	str	r2, [r3, #12]
      break;
 80055d0:	e00b      	b.n	80055ea <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0210 	orr.w	r2, r2, #16
 80055e0:	60da      	str	r2, [r3, #12]
      break;
 80055e2:	e002      	b.n	80055ea <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      break;
 80055e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80055ea:	7bfb      	ldrb	r3, [r7, #15]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d15f      	bne.n	80056b0 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2201      	movs	r2, #1
 80055f6:	6839      	ldr	r1, [r7, #0]
 80055f8:	4618      	mov	r0, r3
 80055fa:	f000 fec3 	bl	8006384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a2e      	ldr	r2, [pc, #184]	@ (80056bc <HAL_TIM_PWM_Start_IT+0x210>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d004      	beq.n	8005612 <HAL_TIM_PWM_Start_IT+0x166>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a2c      	ldr	r2, [pc, #176]	@ (80056c0 <HAL_TIM_PWM_Start_IT+0x214>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d101      	bne.n	8005616 <HAL_TIM_PWM_Start_IT+0x16a>
 8005612:	2301      	movs	r3, #1
 8005614:	e000      	b.n	8005618 <HAL_TIM_PWM_Start_IT+0x16c>
 8005616:	2300      	movs	r3, #0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d007      	beq.n	800562c <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800562a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a22      	ldr	r2, [pc, #136]	@ (80056bc <HAL_TIM_PWM_Start_IT+0x210>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d022      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563e:	d01d      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a1f      	ldr	r2, [pc, #124]	@ (80056c4 <HAL_TIM_PWM_Start_IT+0x218>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d018      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a1e      	ldr	r2, [pc, #120]	@ (80056c8 <HAL_TIM_PWM_Start_IT+0x21c>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d013      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a1c      	ldr	r2, [pc, #112]	@ (80056cc <HAL_TIM_PWM_Start_IT+0x220>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d00e      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a17      	ldr	r2, [pc, #92]	@ (80056c0 <HAL_TIM_PWM_Start_IT+0x214>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d009      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a18      	ldr	r2, [pc, #96]	@ (80056d0 <HAL_TIM_PWM_Start_IT+0x224>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d004      	beq.n	800567c <HAL_TIM_PWM_Start_IT+0x1d0>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a17      	ldr	r2, [pc, #92]	@ (80056d4 <HAL_TIM_PWM_Start_IT+0x228>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d111      	bne.n	80056a0 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2b06      	cmp	r3, #6
 800568c:	d010      	beq.n	80056b0 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0201 	orr.w	r2, r2, #1
 800569c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569e:	e007      	b.n	80056b0 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0201 	orr.w	r2, r2, #1
 80056ae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	40010000 	.word	0x40010000
 80056c0:	40010400 	.word	0x40010400
 80056c4:	40000400 	.word	0x40000400
 80056c8:	40000800 	.word	0x40000800
 80056cc:	40000c00 	.word	0x40000c00
 80056d0:	40014000 	.word	0x40014000
 80056d4:	40001800 	.word	0x40001800

080056d8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056e2:	2300      	movs	r3, #0
 80056e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	d841      	bhi.n	8005770 <HAL_TIM_PWM_Stop_IT+0x98>
 80056ec:	a201      	add	r2, pc, #4	@ (adr r2, 80056f4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80056ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f2:	bf00      	nop
 80056f4:	08005729 	.word	0x08005729
 80056f8:	08005771 	.word	0x08005771
 80056fc:	08005771 	.word	0x08005771
 8005700:	08005771 	.word	0x08005771
 8005704:	0800573b 	.word	0x0800573b
 8005708:	08005771 	.word	0x08005771
 800570c:	08005771 	.word	0x08005771
 8005710:	08005771 	.word	0x08005771
 8005714:	0800574d 	.word	0x0800574d
 8005718:	08005771 	.word	0x08005771
 800571c:	08005771 	.word	0x08005771
 8005720:	08005771 	.word	0x08005771
 8005724:	0800575f 	.word	0x0800575f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0202 	bic.w	r2, r2, #2
 8005736:	60da      	str	r2, [r3, #12]
      break;
 8005738:	e01d      	b.n	8005776 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0204 	bic.w	r2, r2, #4
 8005748:	60da      	str	r2, [r3, #12]
      break;
 800574a:	e014      	b.n	8005776 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0208 	bic.w	r2, r2, #8
 800575a:	60da      	str	r2, [r3, #12]
      break;
 800575c:	e00b      	b.n	8005776 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68da      	ldr	r2, [r3, #12]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 0210 	bic.w	r2, r2, #16
 800576c:	60da      	str	r2, [r3, #12]
      break;
 800576e:	e002      	b.n	8005776 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	73fb      	strb	r3, [r7, #15]
      break;
 8005774:	bf00      	nop
  }

  if (status == HAL_OK)
 8005776:	7bfb      	ldrb	r3, [r7, #15]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d161      	bne.n	8005840 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2200      	movs	r2, #0
 8005782:	6839      	ldr	r1, [r7, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fdfd 	bl	8006384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a2f      	ldr	r2, [pc, #188]	@ (800584c <HAL_TIM_PWM_Stop_IT+0x174>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d004      	beq.n	800579e <HAL_TIM_PWM_Stop_IT+0xc6>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a2d      	ldr	r2, [pc, #180]	@ (8005850 <HAL_TIM_PWM_Stop_IT+0x178>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d101      	bne.n	80057a2 <HAL_TIM_PWM_Stop_IT+0xca>
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <HAL_TIM_PWM_Stop_IT+0xcc>
 80057a2:	2300      	movs	r3, #0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d017      	beq.n	80057d8 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10f      	bne.n	80057d8 <HAL_TIM_PWM_Stop_IT+0x100>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	f240 4344 	movw	r3, #1092	@ 0x444
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_PWM_Stop_IT+0x100>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6a1a      	ldr	r2, [r3, #32]
 80057de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057e2:	4013      	ands	r3, r2
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10f      	bne.n	8005808 <HAL_TIM_PWM_Stop_IT+0x130>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6a1a      	ldr	r2, [r3, #32]
 80057ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80057f2:	4013      	ands	r3, r2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d107      	bne.n	8005808 <HAL_TIM_PWM_Stop_IT+0x130>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0201 	bic.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d104      	bne.n	8005818 <HAL_TIM_PWM_Stop_IT+0x140>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005816:	e013      	b.n	8005840 <HAL_TIM_PWM_Stop_IT+0x168>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	2b04      	cmp	r3, #4
 800581c:	d104      	bne.n	8005828 <HAL_TIM_PWM_Stop_IT+0x150>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005826:	e00b      	b.n	8005840 <HAL_TIM_PWM_Stop_IT+0x168>
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	2b08      	cmp	r3, #8
 800582c:	d104      	bne.n	8005838 <HAL_TIM_PWM_Stop_IT+0x160>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005836:	e003      	b.n	8005840 <HAL_TIM_PWM_Stop_IT+0x168>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005840:	7bfb      	ldrb	r3, [r7, #15]
}
 8005842:	4618      	mov	r0, r3
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40010400 	.word	0x40010400

08005854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d020      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01b      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0202 	mvn.w	r2, #2
 8005888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	f003 0303 	and.w	r3, r3, #3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fa65 	bl	8005d6e <HAL_TIM_IC_CaptureCallback>
 80058a4:	e005      	b.n	80058b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fa57 	bl	8005d5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7fb f895 	bl	80009dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f003 0304 	and.w	r3, r3, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d020      	beq.n	8005904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d01b      	beq.n	8005904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0204 	mvn.w	r2, #4
 80058d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2202      	movs	r2, #2
 80058da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fa3f 	bl	8005d6e <HAL_TIM_IC_CaptureCallback>
 80058f0:	e005      	b.n	80058fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fa31 	bl	8005d5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7fb f86f 	bl	80009dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	2b00      	cmp	r3, #0
 800590c:	d020      	beq.n	8005950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f003 0308 	and.w	r3, r3, #8
 8005914:	2b00      	cmp	r3, #0
 8005916:	d01b      	beq.n	8005950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0208 	mvn.w	r2, #8
 8005920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2204      	movs	r2, #4
 8005926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d003      	beq.n	800593e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 fa19 	bl	8005d6e <HAL_TIM_IC_CaptureCallback>
 800593c:	e005      	b.n	800594a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fa0b 	bl	8005d5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7fb f849 	bl	80009dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 0310 	and.w	r3, r3, #16
 8005956:	2b00      	cmp	r3, #0
 8005958:	d020      	beq.n	800599c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f003 0310 	and.w	r3, r3, #16
 8005960:	2b00      	cmp	r3, #0
 8005962:	d01b      	beq.n	800599c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f06f 0210 	mvn.w	r2, #16
 800596c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2208      	movs	r2, #8
 8005972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f9f3 	bl	8005d6e <HAL_TIM_IC_CaptureCallback>
 8005988:	e005      	b.n	8005996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f9e5 	bl	8005d5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7fb f823 	bl	80009dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00c      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d007      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f06f 0201 	mvn.w	r2, #1
 80059b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f9c3 	bl	8005d46 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00c      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d007      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 fdce 	bl	8006580 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00c      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d007      	beq.n	8005a08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 f9bd 	bl	8005d82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00c      	beq.n	8005a2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f06f 0220 	mvn.w	r2, #32
 8005a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 fda0 	bl	800656c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a2c:	bf00      	nop
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d101      	bne.n	8005a52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a4e:	2302      	movs	r3, #2
 8005a50:	e0ae      	b.n	8005bb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b0c      	cmp	r3, #12
 8005a5e:	f200 809f 	bhi.w	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a62:	a201      	add	r2, pc, #4	@ (adr r2, 8005a68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a68:	08005a9d 	.word	0x08005a9d
 8005a6c:	08005ba1 	.word	0x08005ba1
 8005a70:	08005ba1 	.word	0x08005ba1
 8005a74:	08005ba1 	.word	0x08005ba1
 8005a78:	08005add 	.word	0x08005add
 8005a7c:	08005ba1 	.word	0x08005ba1
 8005a80:	08005ba1 	.word	0x08005ba1
 8005a84:	08005ba1 	.word	0x08005ba1
 8005a88:	08005b1f 	.word	0x08005b1f
 8005a8c:	08005ba1 	.word	0x08005ba1
 8005a90:	08005ba1 	.word	0x08005ba1
 8005a94:	08005ba1 	.word	0x08005ba1
 8005a98:	08005b5f 	.word	0x08005b5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68b9      	ldr	r1, [r7, #8]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 fa24 	bl	8005ef0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699a      	ldr	r2, [r3, #24]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0208 	orr.w	r2, r2, #8
 8005ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699a      	ldr	r2, [r3, #24]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0204 	bic.w	r2, r2, #4
 8005ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6999      	ldr	r1, [r3, #24]
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	691a      	ldr	r2, [r3, #16]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	619a      	str	r2, [r3, #24]
      break;
 8005ada:	e064      	b.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68b9      	ldr	r1, [r7, #8]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 fa74 	bl	8005fd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	699a      	ldr	r2, [r3, #24]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005af6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	699a      	ldr	r2, [r3, #24]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6999      	ldr	r1, [r3, #24]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	021a      	lsls	r2, r3, #8
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	619a      	str	r2, [r3, #24]
      break;
 8005b1c:	e043      	b.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68b9      	ldr	r1, [r7, #8]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 fac9 	bl	80060bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69da      	ldr	r2, [r3, #28]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0208 	orr.w	r2, r2, #8
 8005b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69da      	ldr	r2, [r3, #28]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0204 	bic.w	r2, r2, #4
 8005b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	69d9      	ldr	r1, [r3, #28]
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	691a      	ldr	r2, [r3, #16]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	61da      	str	r2, [r3, #28]
      break;
 8005b5c:	e023      	b.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 fb1d 	bl	80061a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	69da      	ldr	r2, [r3, #28]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69da      	ldr	r2, [r3, #28]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	69d9      	ldr	r1, [r3, #28]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	021a      	lsls	r2, r3, #8
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	61da      	str	r2, [r3, #28]
      break;
 8005b9e:	e002      	b.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ba4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_TIM_ConfigClockSource+0x1c>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e0b4      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x186>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c0c:	d03e      	beq.n	8005c8c <HAL_TIM_ConfigClockSource+0xd4>
 8005c0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c12:	f200 8087 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c1a:	f000 8086 	beq.w	8005d2a <HAL_TIM_ConfigClockSource+0x172>
 8005c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c22:	d87f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c24:	2b70      	cmp	r3, #112	@ 0x70
 8005c26:	d01a      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0xa6>
 8005c28:	2b70      	cmp	r3, #112	@ 0x70
 8005c2a:	d87b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c2c:	2b60      	cmp	r3, #96	@ 0x60
 8005c2e:	d050      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x11a>
 8005c30:	2b60      	cmp	r3, #96	@ 0x60
 8005c32:	d877      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c34:	2b50      	cmp	r3, #80	@ 0x50
 8005c36:	d03c      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0xfa>
 8005c38:	2b50      	cmp	r3, #80	@ 0x50
 8005c3a:	d873      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c3c:	2b40      	cmp	r3, #64	@ 0x40
 8005c3e:	d058      	beq.n	8005cf2 <HAL_TIM_ConfigClockSource+0x13a>
 8005c40:	2b40      	cmp	r3, #64	@ 0x40
 8005c42:	d86f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c44:	2b30      	cmp	r3, #48	@ 0x30
 8005c46:	d064      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x15a>
 8005c48:	2b30      	cmp	r3, #48	@ 0x30
 8005c4a:	d86b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d060      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x15a>
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d867      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d05c      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x15a>
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d05a      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x15a>
 8005c5c:	e062      	b.n	8005d24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c6e:	f000 fb69 	bl	8006344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	609a      	str	r2, [r3, #8]
      break;
 8005c8a:	e04f      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c9c:	f000 fb52 	bl	8006344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cae:	609a      	str	r2, [r3, #8]
      break;
 8005cb0:	e03c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f000 fac6 	bl	8006250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2150      	movs	r1, #80	@ 0x50
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 fb1f 	bl	800630e <TIM_ITRx_SetConfig>
      break;
 8005cd0:	e02c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cde:	461a      	mov	r2, r3
 8005ce0:	f000 fae5 	bl	80062ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2160      	movs	r1, #96	@ 0x60
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 fb0f 	bl	800630e <TIM_ITRx_SetConfig>
      break;
 8005cf0:	e01c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f000 faa6 	bl	8006250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2140      	movs	r1, #64	@ 0x40
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 faff 	bl	800630e <TIM_ITRx_SetConfig>
      break;
 8005d10:	e00c      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f000 faf6 	bl	800630e <TIM_ITRx_SetConfig>
      break;
 8005d22:	e003      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	73fb      	strb	r3, [r7, #15]
      break;
 8005d28:	e000      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b083      	sub	sp, #12
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d76:	bf00      	nop
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr

08005d82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d82:	b480      	push	{r7}
 8005d84:	b083      	sub	sp, #12
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d8a:	bf00      	nop
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
	...

08005d98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a46      	ldr	r2, [pc, #280]	@ (8005ec4 <TIM_Base_SetConfig+0x12c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d013      	beq.n	8005dd8 <TIM_Base_SetConfig+0x40>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db6:	d00f      	beq.n	8005dd8 <TIM_Base_SetConfig+0x40>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a43      	ldr	r2, [pc, #268]	@ (8005ec8 <TIM_Base_SetConfig+0x130>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d00b      	beq.n	8005dd8 <TIM_Base_SetConfig+0x40>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a42      	ldr	r2, [pc, #264]	@ (8005ecc <TIM_Base_SetConfig+0x134>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d007      	beq.n	8005dd8 <TIM_Base_SetConfig+0x40>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a41      	ldr	r2, [pc, #260]	@ (8005ed0 <TIM_Base_SetConfig+0x138>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d003      	beq.n	8005dd8 <TIM_Base_SetConfig+0x40>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a40      	ldr	r2, [pc, #256]	@ (8005ed4 <TIM_Base_SetConfig+0x13c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d108      	bne.n	8005dea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a35      	ldr	r2, [pc, #212]	@ (8005ec4 <TIM_Base_SetConfig+0x12c>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d02b      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df8:	d027      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a32      	ldr	r2, [pc, #200]	@ (8005ec8 <TIM_Base_SetConfig+0x130>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d023      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a31      	ldr	r2, [pc, #196]	@ (8005ecc <TIM_Base_SetConfig+0x134>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d01f      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a30      	ldr	r2, [pc, #192]	@ (8005ed0 <TIM_Base_SetConfig+0x138>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d01b      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a2f      	ldr	r2, [pc, #188]	@ (8005ed4 <TIM_Base_SetConfig+0x13c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d017      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ed8 <TIM_Base_SetConfig+0x140>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d013      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a2d      	ldr	r2, [pc, #180]	@ (8005edc <TIM_Base_SetConfig+0x144>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d00f      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee0 <TIM_Base_SetConfig+0x148>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d00b      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a2b      	ldr	r2, [pc, #172]	@ (8005ee4 <TIM_Base_SetConfig+0x14c>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d007      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ee8 <TIM_Base_SetConfig+0x150>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d003      	beq.n	8005e4a <TIM_Base_SetConfig+0xb2>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a29      	ldr	r2, [pc, #164]	@ (8005eec <TIM_Base_SetConfig+0x154>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d108      	bne.n	8005e5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	689a      	ldr	r2, [r3, #8]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a10      	ldr	r2, [pc, #64]	@ (8005ec4 <TIM_Base_SetConfig+0x12c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d003      	beq.n	8005e90 <TIM_Base_SetConfig+0xf8>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a12      	ldr	r2, [pc, #72]	@ (8005ed4 <TIM_Base_SetConfig+0x13c>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d103      	bne.n	8005e98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	691a      	ldr	r2, [r3, #16]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d105      	bne.n	8005eb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	f023 0201 	bic.w	r2, r3, #1
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	611a      	str	r2, [r3, #16]
  }
}
 8005eb6:	bf00      	nop
 8005eb8:	3714      	adds	r7, #20
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	40010000 	.word	0x40010000
 8005ec8:	40000400 	.word	0x40000400
 8005ecc:	40000800 	.word	0x40000800
 8005ed0:	40000c00 	.word	0x40000c00
 8005ed4:	40010400 	.word	0x40010400
 8005ed8:	40014000 	.word	0x40014000
 8005edc:	40014400 	.word	0x40014400
 8005ee0:	40014800 	.word	0x40014800
 8005ee4:	40001800 	.word	0x40001800
 8005ee8:	40001c00 	.word	0x40001c00
 8005eec:	40002000 	.word	0x40002000

08005ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	f023 0201 	bic.w	r2, r3, #1
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0303 	bic.w	r3, r3, #3
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f023 0302 	bic.w	r3, r3, #2
 8005f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a20      	ldr	r2, [pc, #128]	@ (8005fc8 <TIM_OC1_SetConfig+0xd8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d003      	beq.n	8005f54 <TIM_OC1_SetConfig+0x64>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fcc <TIM_OC1_SetConfig+0xdc>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d10c      	bne.n	8005f6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f023 0308 	bic.w	r3, r3, #8
 8005f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f023 0304 	bic.w	r3, r3, #4
 8005f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a15      	ldr	r2, [pc, #84]	@ (8005fc8 <TIM_OC1_SetConfig+0xd8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d003      	beq.n	8005f7e <TIM_OC1_SetConfig+0x8e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a14      	ldr	r2, [pc, #80]	@ (8005fcc <TIM_OC1_SetConfig+0xdc>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d111      	bne.n	8005fa2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	621a      	str	r2, [r3, #32]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	40010000 	.word	0x40010000
 8005fcc:	40010400 	.word	0x40010400

08005fd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a1b      	ldr	r3, [r3, #32]
 8005fe4:	f023 0210 	bic.w	r2, r3, #16
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f023 0320 	bic.w	r3, r3, #32
 800601a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	011b      	lsls	r3, r3, #4
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	4313      	orrs	r3, r2
 8006026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a22      	ldr	r2, [pc, #136]	@ (80060b4 <TIM_OC2_SetConfig+0xe4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_OC2_SetConfig+0x68>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a21      	ldr	r2, [pc, #132]	@ (80060b8 <TIM_OC2_SetConfig+0xe8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d10d      	bne.n	8006054 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800603e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	011b      	lsls	r3, r3, #4
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006052:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a17      	ldr	r2, [pc, #92]	@ (80060b4 <TIM_OC2_SetConfig+0xe4>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d003      	beq.n	8006064 <TIM_OC2_SetConfig+0x94>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a16      	ldr	r2, [pc, #88]	@ (80060b8 <TIM_OC2_SetConfig+0xe8>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d113      	bne.n	800608c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800606a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006072:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	695b      	ldr	r3, [r3, #20]
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	4313      	orrs	r3, r2
 800607e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	621a      	str	r2, [r3, #32]
}
 80060a6:	bf00      	nop
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40010000 	.word	0x40010000
 80060b8:	40010400 	.word	0x40010400

080060bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060bc:	b480      	push	{r7}
 80060be:	b087      	sub	sp, #28
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0303 	bic.w	r3, r3, #3
 80060f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a21      	ldr	r2, [pc, #132]	@ (800619c <TIM_OC3_SetConfig+0xe0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d003      	beq.n	8006122 <TIM_OC3_SetConfig+0x66>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a20      	ldr	r2, [pc, #128]	@ (80061a0 <TIM_OC3_SetConfig+0xe4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d10d      	bne.n	800613e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	021b      	lsls	r3, r3, #8
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	4313      	orrs	r3, r2
 8006134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800613c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a16      	ldr	r2, [pc, #88]	@ (800619c <TIM_OC3_SetConfig+0xe0>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d003      	beq.n	800614e <TIM_OC3_SetConfig+0x92>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a15      	ldr	r2, [pc, #84]	@ (80061a0 <TIM_OC3_SetConfig+0xe4>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d113      	bne.n	8006176 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800615c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	4313      	orrs	r3, r2
 8006168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	011b      	lsls	r3, r3, #4
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	4313      	orrs	r3, r2
 8006174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	621a      	str	r2, [r3, #32]
}
 8006190:	bf00      	nop
 8006192:	371c      	adds	r7, #28
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	40010000 	.word	0x40010000
 80061a0:	40010400 	.word	0x40010400

080061a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a1b      	ldr	r3, [r3, #32]
 80061b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a1b      	ldr	r3, [r3, #32]
 80061b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	021b      	lsls	r3, r3, #8
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	031b      	lsls	r3, r3, #12
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a12      	ldr	r2, [pc, #72]	@ (8006248 <TIM_OC4_SetConfig+0xa4>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d003      	beq.n	800620c <TIM_OC4_SetConfig+0x68>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a11      	ldr	r2, [pc, #68]	@ (800624c <TIM_OC4_SetConfig+0xa8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d109      	bne.n	8006220 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006212:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	019b      	lsls	r3, r3, #6
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	4313      	orrs	r3, r2
 800621e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685a      	ldr	r2, [r3, #4]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	621a      	str	r2, [r3, #32]
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40010000 	.word	0x40010000
 800624c:	40010400 	.word	0x40010400

08006250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006250:	b480      	push	{r7}
 8006252:	b087      	sub	sp, #28
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	f023 0201 	bic.w	r2, r3, #1
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800627a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f023 030a 	bic.w	r3, r3, #10
 800628c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	621a      	str	r2, [r3, #32]
}
 80062a2:	bf00      	nop
 80062a4:	371c      	adds	r7, #28
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b087      	sub	sp, #28
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	60f8      	str	r0, [r7, #12]
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a1b      	ldr	r3, [r3, #32]
 80062c4:	f023 0210 	bic.w	r2, r3, #16
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	031b      	lsls	r3, r3, #12
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	621a      	str	r2, [r3, #32]
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800630e:	b480      	push	{r7}
 8006310:	b085      	sub	sp, #20
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
 8006316:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006324:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	4313      	orrs	r3, r2
 800632c:	f043 0307 	orr.w	r3, r3, #7
 8006330:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	609a      	str	r2, [r3, #8]
}
 8006338:	bf00      	nop
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
 8006350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800635e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	021a      	lsls	r2, r3, #8
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	431a      	orrs	r2, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	4313      	orrs	r3, r2
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	609a      	str	r2, [r3, #8]
}
 8006378:	bf00      	nop
 800637a:	371c      	adds	r7, #28
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006384:	b480      	push	{r7}
 8006386:	b087      	sub	sp, #28
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 031f 	and.w	r3, r3, #31
 8006396:	2201      	movs	r2, #1
 8006398:	fa02 f303 	lsl.w	r3, r2, r3
 800639c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6a1a      	ldr	r2, [r3, #32]
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	43db      	mvns	r3, r3
 80063a6:	401a      	ands	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6a1a      	ldr	r2, [r3, #32]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f003 031f 	and.w	r3, r3, #31
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	fa01 f303 	lsl.w	r3, r1, r3
 80063bc:	431a      	orrs	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	621a      	str	r2, [r3, #32]
}
 80063c2:	bf00      	nop
 80063c4:	371c      	adds	r7, #28
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
	...

080063d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b085      	sub	sp, #20
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d101      	bne.n	80063e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063e4:	2302      	movs	r3, #2
 80063e6:	e05a      	b.n	800649e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800640e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a21      	ldr	r2, [pc, #132]	@ (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d022      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006434:	d01d      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a1d      	ldr	r2, [pc, #116]	@ (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d018      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a1b      	ldr	r2, [pc, #108]	@ (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d013      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a1a      	ldr	r2, [pc, #104]	@ (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d00e      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a18      	ldr	r2, [pc, #96]	@ (80064bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d009      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a17      	ldr	r2, [pc, #92]	@ (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d004      	beq.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a15      	ldr	r2, [pc, #84]	@ (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d10c      	bne.n	800648c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	4313      	orrs	r3, r2
 8006482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3714      	adds	r7, #20
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	40010000 	.word	0x40010000
 80064b0:	40000400 	.word	0x40000400
 80064b4:	40000800 	.word	0x40000800
 80064b8:	40000c00 	.word	0x40000c00
 80064bc:	40010400 	.word	0x40010400
 80064c0:	40014000 	.word	0x40014000
 80064c4:	40001800 	.word	0x40001800

080064c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064e0:	2302      	movs	r3, #2
 80064e2:	e03d      	b.n	8006560 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	4313      	orrs	r3, r2
 8006506:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4313      	orrs	r3, r2
 8006514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	4313      	orrs	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006594:	b084      	sub	sp, #16
 8006596:	b580      	push	{r7, lr}
 8006598:	b084      	sub	sp, #16
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	f107 001c 	add.w	r0, r7, #28
 80065a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d123      	bne.n	80065f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80065c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80065d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d105      	bne.n	80065ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f001 fae8 	bl	8007bc0 <USB_CoreReset>
 80065f0:	4603      	mov	r3, r0
 80065f2:	73fb      	strb	r3, [r7, #15]
 80065f4:	e01b      	b.n	800662e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f001 fadc 	bl	8007bc0 <USB_CoreReset>
 8006608:	4603      	mov	r3, r0
 800660a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800660c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006610:	2b00      	cmp	r3, #0
 8006612:	d106      	bne.n	8006622 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006618:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006620:	e005      	b.n	800662e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006626:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800662e:	7fbb      	ldrb	r3, [r7, #30]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d10b      	bne.n	800664c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f043 0206 	orr.w	r2, r3, #6
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f043 0220 	orr.w	r2, r3, #32
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800664c:	7bfb      	ldrb	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006658:	b004      	add	sp, #16
 800665a:	4770      	bx	lr

0800665c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	4613      	mov	r3, r2
 8006668:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800666a:	79fb      	ldrb	r3, [r7, #7]
 800666c:	2b02      	cmp	r3, #2
 800666e:	d165      	bne.n	800673c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4a41      	ldr	r2, [pc, #260]	@ (8006778 <USB_SetTurnaroundTime+0x11c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d906      	bls.n	8006686 <USB_SetTurnaroundTime+0x2a>
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	4a40      	ldr	r2, [pc, #256]	@ (800677c <USB_SetTurnaroundTime+0x120>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d202      	bcs.n	8006686 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006680:	230f      	movs	r3, #15
 8006682:	617b      	str	r3, [r7, #20]
 8006684:	e062      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	4a3c      	ldr	r2, [pc, #240]	@ (800677c <USB_SetTurnaroundTime+0x120>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d306      	bcc.n	800669c <USB_SetTurnaroundTime+0x40>
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	4a3b      	ldr	r2, [pc, #236]	@ (8006780 <USB_SetTurnaroundTime+0x124>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d202      	bcs.n	800669c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006696:	230e      	movs	r3, #14
 8006698:	617b      	str	r3, [r7, #20]
 800669a:	e057      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	4a38      	ldr	r2, [pc, #224]	@ (8006780 <USB_SetTurnaroundTime+0x124>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d306      	bcc.n	80066b2 <USB_SetTurnaroundTime+0x56>
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4a37      	ldr	r2, [pc, #220]	@ (8006784 <USB_SetTurnaroundTime+0x128>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d202      	bcs.n	80066b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80066ac:	230d      	movs	r3, #13
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e04c      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	4a33      	ldr	r2, [pc, #204]	@ (8006784 <USB_SetTurnaroundTime+0x128>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d306      	bcc.n	80066c8 <USB_SetTurnaroundTime+0x6c>
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	4a32      	ldr	r2, [pc, #200]	@ (8006788 <USB_SetTurnaroundTime+0x12c>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d802      	bhi.n	80066c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80066c2:	230c      	movs	r3, #12
 80066c4:	617b      	str	r3, [r7, #20]
 80066c6:	e041      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006788 <USB_SetTurnaroundTime+0x12c>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d906      	bls.n	80066de <USB_SetTurnaroundTime+0x82>
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	4a2e      	ldr	r2, [pc, #184]	@ (800678c <USB_SetTurnaroundTime+0x130>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d802      	bhi.n	80066de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80066d8:	230b      	movs	r3, #11
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	e036      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	4a2a      	ldr	r2, [pc, #168]	@ (800678c <USB_SetTurnaroundTime+0x130>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d906      	bls.n	80066f4 <USB_SetTurnaroundTime+0x98>
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	4a29      	ldr	r2, [pc, #164]	@ (8006790 <USB_SetTurnaroundTime+0x134>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d802      	bhi.n	80066f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80066ee:	230a      	movs	r3, #10
 80066f0:	617b      	str	r3, [r7, #20]
 80066f2:	e02b      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	4a26      	ldr	r2, [pc, #152]	@ (8006790 <USB_SetTurnaroundTime+0x134>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d906      	bls.n	800670a <USB_SetTurnaroundTime+0xae>
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	4a25      	ldr	r2, [pc, #148]	@ (8006794 <USB_SetTurnaroundTime+0x138>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d202      	bcs.n	800670a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006704:	2309      	movs	r3, #9
 8006706:	617b      	str	r3, [r7, #20]
 8006708:	e020      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	4a21      	ldr	r2, [pc, #132]	@ (8006794 <USB_SetTurnaroundTime+0x138>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d306      	bcc.n	8006720 <USB_SetTurnaroundTime+0xc4>
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	4a20      	ldr	r2, [pc, #128]	@ (8006798 <USB_SetTurnaroundTime+0x13c>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d802      	bhi.n	8006720 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800671a:	2308      	movs	r3, #8
 800671c:	617b      	str	r3, [r7, #20]
 800671e:	e015      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4a1d      	ldr	r2, [pc, #116]	@ (8006798 <USB_SetTurnaroundTime+0x13c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d906      	bls.n	8006736 <USB_SetTurnaroundTime+0xda>
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	4a1c      	ldr	r2, [pc, #112]	@ (800679c <USB_SetTurnaroundTime+0x140>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d202      	bcs.n	8006736 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006730:	2307      	movs	r3, #7
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	e00a      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006736:	2306      	movs	r3, #6
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	e007      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800673c:	79fb      	ldrb	r3, [r7, #7]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d102      	bne.n	8006748 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006742:	2309      	movs	r3, #9
 8006744:	617b      	str	r3, [r7, #20]
 8006746:	e001      	b.n	800674c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006748:	2309      	movs	r3, #9
 800674a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	68da      	ldr	r2, [r3, #12]
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	029b      	lsls	r3, r3, #10
 8006760:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006764:	431a      	orrs	r2, r3
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	371c      	adds	r7, #28
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	00d8acbf 	.word	0x00d8acbf
 800677c:	00e4e1c0 	.word	0x00e4e1c0
 8006780:	00f42400 	.word	0x00f42400
 8006784:	01067380 	.word	0x01067380
 8006788:	011a499f 	.word	0x011a499f
 800678c:	01312cff 	.word	0x01312cff
 8006790:	014ca43f 	.word	0x014ca43f
 8006794:	016e3600 	.word	0x016e3600
 8006798:	01a6ab1f 	.word	0x01a6ab1f
 800679c:	01e84800 	.word	0x01e84800

080067a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f043 0201 	orr.w	r2, r3, #1
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f023 0201 	bic.w	r2, r3, #1
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006800:	78fb      	ldrb	r3, [r7, #3]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d115      	bne.n	8006832 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006812:	200a      	movs	r0, #10
 8006814:	f7fb f824 	bl	8001860 <HAL_Delay>
      ms += 10U;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	330a      	adds	r3, #10
 800681c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f001 f93f 	bl	8007aa2 <USB_GetMode>
 8006824:	4603      	mov	r3, r0
 8006826:	2b01      	cmp	r3, #1
 8006828:	d01e      	beq.n	8006868 <USB_SetCurrentMode+0x84>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2bc7      	cmp	r3, #199	@ 0xc7
 800682e:	d9f0      	bls.n	8006812 <USB_SetCurrentMode+0x2e>
 8006830:	e01a      	b.n	8006868 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006832:	78fb      	ldrb	r3, [r7, #3]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d115      	bne.n	8006864 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006844:	200a      	movs	r0, #10
 8006846:	f7fb f80b 	bl	8001860 <HAL_Delay>
      ms += 10U;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	330a      	adds	r3, #10
 800684e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f001 f926 	bl	8007aa2 <USB_GetMode>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d005      	beq.n	8006868 <USB_SetCurrentMode+0x84>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006860:	d9f0      	bls.n	8006844 <USB_SetCurrentMode+0x60>
 8006862:	e001      	b.n	8006868 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	e005      	b.n	8006874 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2bc8      	cmp	r3, #200	@ 0xc8
 800686c:	d101      	bne.n	8006872 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e000      	b.n	8006874 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800687c:	b084      	sub	sp, #16
 800687e:	b580      	push	{r7, lr}
 8006880:	b086      	sub	sp, #24
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
 8006886:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800688a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800688e:	2300      	movs	r3, #0
 8006890:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006896:	2300      	movs	r3, #0
 8006898:	613b      	str	r3, [r7, #16]
 800689a:	e009      	b.n	80068b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	3340      	adds	r3, #64	@ 0x40
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4413      	add	r3, r2
 80068a6:	2200      	movs	r2, #0
 80068a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	3301      	adds	r3, #1
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	2b0e      	cmp	r3, #14
 80068b4:	d9f2      	bls.n	800689c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d11c      	bne.n	80068f8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068cc:	f043 0302 	orr.w	r3, r3, #2
 80068d0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80068f6:	e00b      	b.n	8006910 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068fc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006916:	461a      	mov	r2, r3
 8006918:	2300      	movs	r3, #0
 800691a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800691c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006920:	2b01      	cmp	r3, #1
 8006922:	d10d      	bne.n	8006940 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006928:	2b00      	cmp	r3, #0
 800692a:	d104      	bne.n	8006936 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800692c:	2100      	movs	r1, #0
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f968 	bl	8006c04 <USB_SetDevSpeed>
 8006934:	e008      	b.n	8006948 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006936:	2101      	movs	r1, #1
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 f963 	bl	8006c04 <USB_SetDevSpeed>
 800693e:	e003      	b.n	8006948 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006940:	2103      	movs	r1, #3
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f95e 	bl	8006c04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006948:	2110      	movs	r1, #16
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f8fa 	bl	8006b44 <USB_FlushTxFifo>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f924 	bl	8006ba8 <USB_FlushRxFifo>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006970:	461a      	mov	r2, r3
 8006972:	2300      	movs	r3, #0
 8006974:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800697c:	461a      	mov	r2, r3
 800697e:	2300      	movs	r3, #0
 8006980:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006988:	461a      	mov	r2, r3
 800698a:	2300      	movs	r3, #0
 800698c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800698e:	2300      	movs	r3, #0
 8006990:	613b      	str	r3, [r7, #16]
 8006992:	e043      	b.n	8006a1c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	015a      	lsls	r2, r3, #5
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	4413      	add	r3, r2
 800699c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069aa:	d118      	bne.n	80069de <USB_DevInit+0x162>
    {
      if (i == 0U)
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10a      	bne.n	80069c8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069be:	461a      	mov	r2, r3
 80069c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	e013      	b.n	80069f0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	015a      	lsls	r2, r3, #5
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	4413      	add	r3, r2
 80069d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d4:	461a      	mov	r2, r3
 80069d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069da:	6013      	str	r3, [r2, #0]
 80069dc:	e008      	b.n	80069f0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	015a      	lsls	r2, r3, #5
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069ea:	461a      	mov	r2, r3
 80069ec:	2300      	movs	r3, #0
 80069ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	015a      	lsls	r2, r3, #5
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	4413      	add	r3, r2
 80069f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069fc:	461a      	mov	r2, r3
 80069fe:	2300      	movs	r3, #0
 8006a00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a0e:	461a      	mov	r2, r3
 8006a10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	613b      	str	r3, [r7, #16]
 8006a1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a20:	461a      	mov	r2, r3
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d3b5      	bcc.n	8006994 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a28:	2300      	movs	r3, #0
 8006a2a:	613b      	str	r3, [r7, #16]
 8006a2c:	e043      	b.n	8006ab6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a44:	d118      	bne.n	8006a78 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10a      	bne.n	8006a62 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a5e:	6013      	str	r3, [r2, #0]
 8006a60:	e013      	b.n	8006a8a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6e:	461a      	mov	r2, r3
 8006a70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	e008      	b.n	8006a8a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	015a      	lsls	r2, r3, #5
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a84:	461a      	mov	r2, r3
 8006a86:	2300      	movs	r3, #0
 8006a88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a96:	461a      	mov	r2, r3
 8006a98:	2300      	movs	r3, #0
 8006a9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	015a      	lsls	r2, r3, #5
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006aae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	613b      	str	r3, [r7, #16]
 8006ab6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aba:	461a      	mov	r2, r3
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d3b5      	bcc.n	8006a2e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ad4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006ae2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ae4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d105      	bne.n	8006af8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	f043 0210 	orr.w	r2, r3, #16
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	699a      	ldr	r2, [r3, #24]
 8006afc:	4b10      	ldr	r3, [pc, #64]	@ (8006b40 <USB_DevInit+0x2c4>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	f043 0208 	orr.w	r2, r3, #8
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d107      	bne.n	8006b30 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	699b      	ldr	r3, [r3, #24]
 8006b24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b28:	f043 0304 	orr.w	r3, r3, #4
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3718      	adds	r7, #24
 8006b36:	46bd      	mov	sp, r7
 8006b38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b3c:	b004      	add	sp, #16
 8006b3e:	4770      	bx	lr
 8006b40:	803c3800 	.word	0x803c3800

08006b44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	3301      	adds	r3, #1
 8006b56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b5e:	d901      	bls.n	8006b64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e01b      	b.n	8006b9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	daf2      	bge.n	8006b52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	019b      	lsls	r3, r3, #6
 8006b74:	f043 0220 	orr.w	r2, r3, #32
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b88:	d901      	bls.n	8006b8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e006      	b.n	8006b9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f003 0320 	and.w	r3, r3, #32
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d0f0      	beq.n	8006b7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3714      	adds	r7, #20
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bc0:	d901      	bls.n	8006bc6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e018      	b.n	8006bf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	daf2      	bge.n	8006bb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2210      	movs	r2, #16
 8006bd6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006be4:	d901      	bls.n	8006bea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e006      	b.n	8006bf8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f003 0310 	and.w	r3, r3, #16
 8006bf2:	2b10      	cmp	r3, #16
 8006bf4:	d0f0      	beq.n	8006bd8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	68f9      	ldr	r1, [r7, #12]
 8006c20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c24:	4313      	orrs	r3, r2
 8006c26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3714      	adds	r7, #20
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c36:	b480      	push	{r7}
 8006c38:	b087      	sub	sp, #28
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 0306 	and.w	r3, r3, #6
 8006c4e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d102      	bne.n	8006c5c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c56:	2300      	movs	r3, #0
 8006c58:	75fb      	strb	r3, [r7, #23]
 8006c5a:	e00a      	b.n	8006c72 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d002      	beq.n	8006c68 <USB_GetDevSpeed+0x32>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2b06      	cmp	r3, #6
 8006c66:	d102      	bne.n	8006c6e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c68:	2302      	movs	r3, #2
 8006c6a:	75fb      	strb	r3, [r7, #23]
 8006c6c:	e001      	b.n	8006c72 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c6e:	230f      	movs	r3, #15
 8006c70:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c72:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	371c      	adds	r7, #28
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	785b      	ldrb	r3, [r3, #1]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d13a      	bne.n	8006d12 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ca2:	69da      	ldr	r2, [r3, #28]
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	2101      	movs	r1, #1
 8006cae:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	68f9      	ldr	r1, [r7, #12]
 8006cb6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d155      	bne.n	8006d80 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	015a      	lsls	r2, r3, #5
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	4413      	add	r3, r2
 8006cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	791b      	ldrb	r3, [r3, #4]
 8006cee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cf0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	059b      	lsls	r3, r3, #22
 8006cf6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	68ba      	ldr	r2, [r7, #8]
 8006cfc:	0151      	lsls	r1, r2, #5
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	440a      	add	r2, r1
 8006d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	e036      	b.n	8006d80 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d18:	69da      	ldr	r2, [r3, #28]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	f003 030f 	and.w	r3, r3, #15
 8006d22:	2101      	movs	r1, #1
 8006d24:	fa01 f303 	lsl.w	r3, r1, r3
 8006d28:	041b      	lsls	r3, r3, #16
 8006d2a:	68f9      	ldr	r1, [r7, #12]
 8006d2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d30:	4313      	orrs	r3, r2
 8006d32:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d11a      	bne.n	8006d80 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	791b      	ldrb	r3, [r3, #4]
 8006d64:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d66:	430b      	orrs	r3, r1
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	0151      	lsls	r1, r2, #5
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	440a      	add	r2, r1
 8006d72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d7e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
	...

08006d90 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	785b      	ldrb	r3, [r3, #1]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d161      	bne.n	8006e70 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dc2:	d11f      	bne.n	8006e04 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	0151      	lsls	r1, r2, #5
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	440a      	add	r2, r1
 8006dda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dde:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006de2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68ba      	ldr	r2, [r7, #8]
 8006df4:	0151      	lsls	r1, r2, #5
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	440a      	add	r2, r1
 8006dfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dfe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	f003 030f 	and.w	r3, r3, #15
 8006e14:	2101      	movs	r1, #1
 8006e16:	fa01 f303 	lsl.w	r3, r1, r3
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	43db      	mvns	r3, r3
 8006e1e:	68f9      	ldr	r1, [r7, #12]
 8006e20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e24:	4013      	ands	r3, r2
 8006e26:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	f003 030f 	and.w	r3, r3, #15
 8006e38:	2101      	movs	r1, #1
 8006e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	43db      	mvns	r3, r3
 8006e42:	68f9      	ldr	r1, [r7, #12]
 8006e44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e48:	4013      	ands	r3, r2
 8006e4a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	0159      	lsls	r1, r3, #5
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	440b      	add	r3, r1
 8006e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e66:	4619      	mov	r1, r3
 8006e68:	4b35      	ldr	r3, [pc, #212]	@ (8006f40 <USB_DeactivateEndpoint+0x1b0>)
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	600b      	str	r3, [r1, #0]
 8006e6e:	e060      	b.n	8006f32 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e86:	d11f      	bne.n	8006ec8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	015a      	lsls	r2, r3, #5
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4413      	add	r3, r2
 8006e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	0151      	lsls	r1, r2, #5
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	440a      	add	r2, r1
 8006e9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ea2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ea6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68ba      	ldr	r2, [r7, #8]
 8006eb8:	0151      	lsls	r1, r2, #5
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	440a      	add	r2, r1
 8006ebe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ec2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ec6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ece:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	f003 030f 	and.w	r3, r3, #15
 8006ed8:	2101      	movs	r1, #1
 8006eda:	fa01 f303 	lsl.w	r3, r1, r3
 8006ede:	041b      	lsls	r3, r3, #16
 8006ee0:	43db      	mvns	r3, r3
 8006ee2:	68f9      	ldr	r1, [r7, #12]
 8006ee4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ee8:	4013      	ands	r3, r2
 8006eea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef2:	69da      	ldr	r2, [r3, #28]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	f003 030f 	and.w	r3, r3, #15
 8006efc:	2101      	movs	r1, #1
 8006efe:	fa01 f303 	lsl.w	r3, r1, r3
 8006f02:	041b      	lsls	r3, r3, #16
 8006f04:	43db      	mvns	r3, r3
 8006f06:	68f9      	ldr	r1, [r7, #12]
 8006f08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	015a      	lsls	r2, r3, #5
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	4413      	add	r3, r2
 8006f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	0159      	lsls	r1, r3, #5
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	440b      	add	r3, r1
 8006f26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	4b05      	ldr	r3, [pc, #20]	@ (8006f44 <USB_DeactivateEndpoint+0x1b4>)
 8006f2e:	4013      	ands	r3, r2
 8006f30:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	ec337800 	.word	0xec337800
 8006f44:	eff37800 	.word	0xeff37800

08006f48 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08a      	sub	sp, #40	@ 0x28
 8006f4c:	af02      	add	r7, sp, #8
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	785b      	ldrb	r3, [r3, #1]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	f040 817f 	bne.w	8007268 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d132      	bne.n	8006fd8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	69ba      	ldr	r2, [r7, #24]
 8006f82:	0151      	lsls	r1, r2, #5
 8006f84:	69fa      	ldr	r2, [r7, #28]
 8006f86:	440a      	add	r2, r1
 8006f88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f8c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f90:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	015a      	lsls	r2, r3, #5
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	0151      	lsls	r1, r2, #5
 8006fa8:	69fa      	ldr	r2, [r7, #28]
 8006faa:	440a      	add	r2, r1
 8006fac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	015a      	lsls	r2, r3, #5
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	69ba      	ldr	r2, [r7, #24]
 8006fc6:	0151      	lsls	r1, r2, #5
 8006fc8:	69fa      	ldr	r2, [r7, #28]
 8006fca:	440a      	add	r2, r1
 8006fcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fd0:	0cdb      	lsrs	r3, r3, #19
 8006fd2:	04db      	lsls	r3, r3, #19
 8006fd4:	6113      	str	r3, [r2, #16]
 8006fd6:	e097      	b.n	8007108 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	69ba      	ldr	r2, [r7, #24]
 8006fe8:	0151      	lsls	r1, r2, #5
 8006fea:	69fa      	ldr	r2, [r7, #28]
 8006fec:	440a      	add	r2, r1
 8006fee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ff2:	0cdb      	lsrs	r3, r3, #19
 8006ff4:	04db      	lsls	r3, r3, #19
 8006ff6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	0151      	lsls	r1, r2, #5
 800700a:	69fa      	ldr	r2, [r7, #28]
 800700c:	440a      	add	r2, r1
 800700e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007012:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007016:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800701a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d11a      	bne.n	8007058 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	691a      	ldr	r2, [r3, #16]
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	429a      	cmp	r2, r3
 800702c:	d903      	bls.n	8007036 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	689a      	ldr	r2, [r3, #8]
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	015a      	lsls	r2, r3, #5
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	4413      	add	r3, r2
 800703e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	69ba      	ldr	r2, [r7, #24]
 8007046:	0151      	lsls	r1, r2, #5
 8007048:	69fa      	ldr	r2, [r7, #28]
 800704a:	440a      	add	r2, r1
 800704c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007050:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007054:	6113      	str	r3, [r2, #16]
 8007056:	e044      	b.n	80070e2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	691a      	ldr	r2, [r3, #16]
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	4413      	add	r3, r2
 8007062:	1e5a      	subs	r2, r3, #1
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	fbb2 f3f3 	udiv	r3, r2, r3
 800706c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	015a      	lsls	r2, r3, #5
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	4413      	add	r3, r2
 8007076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707a:	691a      	ldr	r2, [r3, #16]
 800707c:	8afb      	ldrh	r3, [r7, #22]
 800707e:	04d9      	lsls	r1, r3, #19
 8007080:	4ba4      	ldr	r3, [pc, #656]	@ (8007314 <USB_EPStartXfer+0x3cc>)
 8007082:	400b      	ands	r3, r1
 8007084:	69b9      	ldr	r1, [r7, #24]
 8007086:	0148      	lsls	r0, r1, #5
 8007088:	69f9      	ldr	r1, [r7, #28]
 800708a:	4401      	add	r1, r0
 800708c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007090:	4313      	orrs	r3, r2
 8007092:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	791b      	ldrb	r3, [r3, #4]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d122      	bne.n	80070e2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	69ba      	ldr	r2, [r7, #24]
 80070ac:	0151      	lsls	r1, r2, #5
 80070ae:	69fa      	ldr	r2, [r7, #28]
 80070b0:	440a      	add	r2, r1
 80070b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070b6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80070ba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	015a      	lsls	r2, r3, #5
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	4413      	add	r3, r2
 80070c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070c8:	691a      	ldr	r2, [r3, #16]
 80070ca:	8afb      	ldrh	r3, [r7, #22]
 80070cc:	075b      	lsls	r3, r3, #29
 80070ce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80070d2:	69b9      	ldr	r1, [r7, #24]
 80070d4:	0148      	lsls	r0, r1, #5
 80070d6:	69f9      	ldr	r1, [r7, #28]
 80070d8:	4401      	add	r1, r0
 80070da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070de:	4313      	orrs	r3, r2
 80070e0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ee:	691a      	ldr	r2, [r3, #16]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070f8:	69b9      	ldr	r1, [r7, #24]
 80070fa:	0148      	lsls	r0, r1, #5
 80070fc:	69f9      	ldr	r1, [r7, #28]
 80070fe:	4401      	add	r1, r0
 8007100:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007104:	4313      	orrs	r3, r2
 8007106:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007108:	79fb      	ldrb	r3, [r7, #7]
 800710a:	2b01      	cmp	r3, #1
 800710c:	d14b      	bne.n	80071a6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d009      	beq.n	800712a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007116:	69bb      	ldr	r3, [r7, #24]
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	4413      	add	r3, r2
 800711e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007122:	461a      	mov	r2, r3
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	791b      	ldrb	r3, [r3, #4]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d128      	bne.n	8007184 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800713e:	2b00      	cmp	r3, #0
 8007140:	d110      	bne.n	8007164 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	015a      	lsls	r2, r3, #5
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	4413      	add	r3, r2
 800714a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	69ba      	ldr	r2, [r7, #24]
 8007152:	0151      	lsls	r1, r2, #5
 8007154:	69fa      	ldr	r2, [r7, #28]
 8007156:	440a      	add	r2, r1
 8007158:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800715c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	e00f      	b.n	8007184 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	015a      	lsls	r2, r3, #5
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	4413      	add	r3, r2
 800716c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	0151      	lsls	r1, r2, #5
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	440a      	add	r2, r1
 800717a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800717e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007182:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	015a      	lsls	r2, r3, #5
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	4413      	add	r3, r2
 800718c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	0151      	lsls	r1, r2, #5
 8007196:	69fa      	ldr	r2, [r7, #28]
 8007198:	440a      	add	r2, r1
 800719a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800719e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	e166      	b.n	8007474 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	015a      	lsls	r2, r3, #5
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	4413      	add	r3, r2
 80071ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	69ba      	ldr	r2, [r7, #24]
 80071b6:	0151      	lsls	r1, r2, #5
 80071b8:	69fa      	ldr	r2, [r7, #28]
 80071ba:	440a      	add	r2, r1
 80071bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80071c4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	791b      	ldrb	r3, [r3, #4]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d015      	beq.n	80071fa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f000 814e 	beq.w	8007474 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	f003 030f 	and.w	r3, r3, #15
 80071e8:	2101      	movs	r1, #1
 80071ea:	fa01 f303 	lsl.w	r3, r1, r3
 80071ee:	69f9      	ldr	r1, [r7, #28]
 80071f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071f4:	4313      	orrs	r3, r2
 80071f6:	634b      	str	r3, [r1, #52]	@ 0x34
 80071f8:	e13c      	b.n	8007474 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007206:	2b00      	cmp	r3, #0
 8007208:	d110      	bne.n	800722c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69ba      	ldr	r2, [r7, #24]
 800721a:	0151      	lsls	r1, r2, #5
 800721c:	69fa      	ldr	r2, [r7, #28]
 800721e:	440a      	add	r2, r1
 8007220:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007224:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007228:	6013      	str	r3, [r2, #0]
 800722a:	e00f      	b.n	800724c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	015a      	lsls	r2, r3, #5
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	4413      	add	r3, r2
 8007234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	69ba      	ldr	r2, [r7, #24]
 800723c:	0151      	lsls	r1, r2, #5
 800723e:	69fa      	ldr	r2, [r7, #28]
 8007240:	440a      	add	r2, r1
 8007242:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007246:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800724a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	68d9      	ldr	r1, [r3, #12]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	781a      	ldrb	r2, [r3, #0]
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	b298      	uxth	r0, r3
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	9300      	str	r3, [sp, #0]
 800725e:	4603      	mov	r3, r0
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 f9b9 	bl	80075d8 <USB_WritePacket>
 8007266:	e105      	b.n	8007474 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	69ba      	ldr	r2, [r7, #24]
 8007278:	0151      	lsls	r1, r2, #5
 800727a:	69fa      	ldr	r2, [r7, #28]
 800727c:	440a      	add	r2, r1
 800727e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007282:	0cdb      	lsrs	r3, r3, #19
 8007284:	04db      	lsls	r3, r3, #19
 8007286:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	015a      	lsls	r2, r3, #5
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	4413      	add	r3, r2
 8007290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	69ba      	ldr	r2, [r7, #24]
 8007298:	0151      	lsls	r1, r2, #5
 800729a:	69fa      	ldr	r2, [r7, #28]
 800729c:	440a      	add	r2, r1
 800729e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80072a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80072aa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d132      	bne.n	8007318 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	689a      	ldr	r2, [r3, #8]
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	689a      	ldr	r2, [r3, #8]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	015a      	lsls	r2, r3, #5
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	4413      	add	r3, r2
 80072d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d6:	691a      	ldr	r2, [r3, #16]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	6a1b      	ldr	r3, [r3, #32]
 80072dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072e0:	69b9      	ldr	r1, [r7, #24]
 80072e2:	0148      	lsls	r0, r1, #5
 80072e4:	69f9      	ldr	r1, [r7, #28]
 80072e6:	4401      	add	r1, r0
 80072e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072ec:	4313      	orrs	r3, r2
 80072ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	69ba      	ldr	r2, [r7, #24]
 8007300:	0151      	lsls	r1, r2, #5
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	440a      	add	r2, r1
 8007306:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800730a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800730e:	6113      	str	r3, [r2, #16]
 8007310:	e062      	b.n	80073d8 <USB_EPStartXfer+0x490>
 8007312:	bf00      	nop
 8007314:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d123      	bne.n	8007368 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800732c:	691a      	ldr	r2, [r3, #16]
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007336:	69b9      	ldr	r1, [r7, #24]
 8007338:	0148      	lsls	r0, r1, #5
 800733a:	69f9      	ldr	r1, [r7, #28]
 800733c:	4401      	add	r1, r0
 800733e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007342:	4313      	orrs	r3, r2
 8007344:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	015a      	lsls	r2, r3, #5
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	4413      	add	r3, r2
 800734e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	0151      	lsls	r1, r2, #5
 8007358:	69fa      	ldr	r2, [r7, #28]
 800735a:	440a      	add	r2, r1
 800735c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007360:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007364:	6113      	str	r3, [r2, #16]
 8007366:	e037      	b.n	80073d8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	691a      	ldr	r2, [r3, #16]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	4413      	add	r3, r2
 8007372:	1e5a      	subs	r2, r3, #1
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	fbb2 f3f3 	udiv	r3, r2, r3
 800737c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	8afa      	ldrh	r2, [r7, #22]
 8007384:	fb03 f202 	mul.w	r2, r3, r2
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	015a      	lsls	r2, r3, #5
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	4413      	add	r3, r2
 8007394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	8afb      	ldrh	r3, [r7, #22]
 800739c:	04d9      	lsls	r1, r3, #19
 800739e:	4b38      	ldr	r3, [pc, #224]	@ (8007480 <USB_EPStartXfer+0x538>)
 80073a0:	400b      	ands	r3, r1
 80073a2:	69b9      	ldr	r1, [r7, #24]
 80073a4:	0148      	lsls	r0, r1, #5
 80073a6:	69f9      	ldr	r1, [r7, #28]
 80073a8:	4401      	add	r1, r0
 80073aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80073ae:	4313      	orrs	r3, r2
 80073b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	015a      	lsls	r2, r3, #5
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073be:	691a      	ldr	r2, [r3, #16]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	6a1b      	ldr	r3, [r3, #32]
 80073c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073c8:	69b9      	ldr	r1, [r7, #24]
 80073ca:	0148      	lsls	r0, r1, #5
 80073cc:	69f9      	ldr	r1, [r7, #28]
 80073ce:	4401      	add	r1, r0
 80073d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80073d4:	4313      	orrs	r3, r2
 80073d6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80073d8:	79fb      	ldrb	r3, [r7, #7]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d10d      	bne.n	80073fa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d009      	beq.n	80073fa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	68d9      	ldr	r1, [r3, #12]
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f6:	460a      	mov	r2, r1
 80073f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	791b      	ldrb	r3, [r3, #4]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d128      	bne.n	8007454 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800740e:	2b00      	cmp	r3, #0
 8007410:	d110      	bne.n	8007434 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	015a      	lsls	r2, r3, #5
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	4413      	add	r3, r2
 800741a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	0151      	lsls	r1, r2, #5
 8007424:	69fa      	ldr	r2, [r7, #28]
 8007426:	440a      	add	r2, r1
 8007428:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800742c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007430:	6013      	str	r3, [r2, #0]
 8007432:	e00f      	b.n	8007454 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	0151      	lsls	r1, r2, #5
 8007446:	69fa      	ldr	r2, [r7, #28]
 8007448:	440a      	add	r2, r1
 800744a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800744e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007452:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	4413      	add	r3, r2
 800745c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69ba      	ldr	r2, [r7, #24]
 8007464:	0151      	lsls	r1, r2, #5
 8007466:	69fa      	ldr	r2, [r7, #28]
 8007468:	440a      	add	r2, r1
 800746a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800746e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007472:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	1ff80000 	.word	0x1ff80000

08007484 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800748e:	2300      	movs	r3, #0
 8007490:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007492:	2300      	movs	r3, #0
 8007494:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	785b      	ldrb	r3, [r3, #1]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d14a      	bne.n	8007538 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	015a      	lsls	r2, r3, #5
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	4413      	add	r3, r2
 80074ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074ba:	f040 8086 	bne.w	80075ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	015a      	lsls	r2, r3, #5
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	4413      	add	r3, r2
 80074c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	683a      	ldr	r2, [r7, #0]
 80074d0:	7812      	ldrb	r2, [r2, #0]
 80074d2:	0151      	lsls	r1, r2, #5
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	440a      	add	r2, r1
 80074d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	015a      	lsls	r2, r3, #5
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	4413      	add	r3, r2
 80074ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	683a      	ldr	r2, [r7, #0]
 80074f4:	7812      	ldrb	r2, [r2, #0]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007504:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	3301      	adds	r3, #1
 800750a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007512:	4293      	cmp	r3, r2
 8007514:	d902      	bls.n	800751c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	75fb      	strb	r3, [r7, #23]
          break;
 800751a:	e056      	b.n	80075ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	015a      	lsls	r2, r3, #5
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	4413      	add	r3, r2
 8007526:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007530:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007534:	d0e7      	beq.n	8007506 <USB_EPStopXfer+0x82>
 8007536:	e048      	b.n	80075ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800754c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007550:	d13b      	bne.n	80075ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	015a      	lsls	r2, r3, #5
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	4413      	add	r3, r2
 800755c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	683a      	ldr	r2, [r7, #0]
 8007564:	7812      	ldrb	r2, [r2, #0]
 8007566:	0151      	lsls	r1, r2, #5
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	440a      	add	r2, r1
 800756c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007570:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007574:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	015a      	lsls	r2, r3, #5
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	4413      	add	r3, r2
 8007580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	683a      	ldr	r2, [r7, #0]
 8007588:	7812      	ldrb	r2, [r2, #0]
 800758a:	0151      	lsls	r1, r2, #5
 800758c:	693a      	ldr	r2, [r7, #16]
 800758e:	440a      	add	r2, r1
 8007590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007594:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007598:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	3301      	adds	r3, #1
 800759e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d902      	bls.n	80075b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	75fb      	strb	r3, [r7, #23]
          break;
 80075ae:	e00c      	b.n	80075ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075c8:	d0e7      	beq.n	800759a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80075ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	371c      	adds	r7, #28
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80075d8:	b480      	push	{r7}
 80075da:	b089      	sub	sp, #36	@ 0x24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	4611      	mov	r1, r2
 80075e4:	461a      	mov	r2, r3
 80075e6:	460b      	mov	r3, r1
 80075e8:	71fb      	strb	r3, [r7, #7]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80075f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d123      	bne.n	8007646 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80075fe:	88bb      	ldrh	r3, [r7, #4]
 8007600:	3303      	adds	r3, #3
 8007602:	089b      	lsrs	r3, r3, #2
 8007604:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007606:	2300      	movs	r3, #0
 8007608:	61bb      	str	r3, [r7, #24]
 800760a:	e018      	b.n	800763e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800760c:	79fb      	ldrb	r3, [r7, #7]
 800760e:	031a      	lsls	r2, r3, #12
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	4413      	add	r3, r2
 8007614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007618:	461a      	mov	r2, r3
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	3301      	adds	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	3301      	adds	r3, #1
 800762a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	3301      	adds	r3, #1
 8007630:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	3301      	adds	r3, #1
 8007636:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	3301      	adds	r3, #1
 800763c:	61bb      	str	r3, [r7, #24]
 800763e:	69ba      	ldr	r2, [r7, #24]
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	429a      	cmp	r2, r3
 8007644:	d3e2      	bcc.n	800760c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3724      	adds	r7, #36	@ 0x24
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007654:	b480      	push	{r7}
 8007656:	b08b      	sub	sp, #44	@ 0x2c
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	4613      	mov	r3, r2
 8007660:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	089b      	lsrs	r3, r3, #2
 800766e:	b29b      	uxth	r3, r3
 8007670:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007672:	88fb      	ldrh	r3, [r7, #6]
 8007674:	f003 0303 	and.w	r3, r3, #3
 8007678:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800767a:	2300      	movs	r3, #0
 800767c:	623b      	str	r3, [r7, #32]
 800767e:	e014      	b.n	80076aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768a:	601a      	str	r2, [r3, #0]
    pDest++;
 800768c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768e:	3301      	adds	r3, #1
 8007690:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	3301      	adds	r3, #1
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769a:	3301      	adds	r3, #1
 800769c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a0:	3301      	adds	r3, #1
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	3301      	adds	r3, #1
 80076a8:	623b      	str	r3, [r7, #32]
 80076aa:	6a3a      	ldr	r2, [r7, #32]
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d3e6      	bcc.n	8007680 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80076b2:	8bfb      	ldrh	r3, [r7, #30]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d01e      	beq.n	80076f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80076b8:	2300      	movs	r3, #0
 80076ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076c2:	461a      	mov	r2, r3
 80076c4:	f107 0310 	add.w	r3, r7, #16
 80076c8:	6812      	ldr	r2, [r2, #0]
 80076ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	00db      	lsls	r3, r3, #3
 80076d4:	fa22 f303 	lsr.w	r3, r2, r3
 80076d8:	b2da      	uxtb	r2, r3
 80076da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076dc:	701a      	strb	r2, [r3, #0]
      i++;
 80076de:	6a3b      	ldr	r3, [r7, #32]
 80076e0:	3301      	adds	r3, #1
 80076e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80076e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e6:	3301      	adds	r3, #1
 80076e8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80076ea:	8bfb      	ldrh	r3, [r7, #30]
 80076ec:	3b01      	subs	r3, #1
 80076ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80076f0:	8bfb      	ldrh	r3, [r7, #30]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1ea      	bne.n	80076cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	372c      	adds	r7, #44	@ 0x2c
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	785b      	ldrb	r3, [r3, #1]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d12c      	bne.n	800777a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	015a      	lsls	r2, r3, #5
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	4413      	add	r3, r2
 8007728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	db12      	blt.n	8007758 <USB_EPSetStall+0x54>
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00f      	beq.n	8007758 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	0151      	lsls	r1, r2, #5
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	440a      	add	r2, r1
 800774e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007752:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007756:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	015a      	lsls	r2, r3, #5
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4413      	add	r3, r2
 8007760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	0151      	lsls	r1, r2, #5
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	440a      	add	r2, r1
 800776e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007772:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007776:	6013      	str	r3, [r2, #0]
 8007778:	e02b      	b.n	80077d2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	015a      	lsls	r2, r3, #5
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	4413      	add	r3, r2
 8007782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	db12      	blt.n	80077b2 <USB_EPSetStall+0xae>
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00f      	beq.n	80077b2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	015a      	lsls	r2, r3, #5
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	4413      	add	r3, r2
 800779a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	0151      	lsls	r1, r2, #5
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	440a      	add	r2, r1
 80077a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077b0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	015a      	lsls	r2, r3, #5
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	4413      	add	r3, r2
 80077ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	0151      	lsls	r1, r2, #5
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	440a      	add	r2, r1
 80077c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80077d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3714      	adds	r7, #20
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b085      	sub	sp, #20
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	785b      	ldrb	r3, [r3, #1]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d128      	bne.n	800784e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	015a      	lsls	r2, r3, #5
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	4413      	add	r3, r2
 8007804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68ba      	ldr	r2, [r7, #8]
 800780c:	0151      	lsls	r1, r2, #5
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	440a      	add	r2, r1
 8007812:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007816:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800781a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	791b      	ldrb	r3, [r3, #4]
 8007820:	2b03      	cmp	r3, #3
 8007822:	d003      	beq.n	800782c <USB_EPClearStall+0x4c>
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	791b      	ldrb	r3, [r3, #4]
 8007828:	2b02      	cmp	r3, #2
 800782a:	d138      	bne.n	800789e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	4413      	add	r3, r2
 8007834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	0151      	lsls	r1, r2, #5
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	440a      	add	r2, r1
 8007842:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007846:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	e027      	b.n	800789e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	015a      	lsls	r2, r3, #5
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	4413      	add	r3, r2
 8007856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	0151      	lsls	r1, r2, #5
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	440a      	add	r2, r1
 8007864:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007868:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800786c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	791b      	ldrb	r3, [r3, #4]
 8007872:	2b03      	cmp	r3, #3
 8007874:	d003      	beq.n	800787e <USB_EPClearStall+0x9e>
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	791b      	ldrb	r3, [r3, #4]
 800787a:	2b02      	cmp	r3, #2
 800787c:	d10f      	bne.n	800789e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	0151      	lsls	r1, r2, #5
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	440a      	add	r2, r1
 8007894:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800789c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078ca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80078ce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	78fb      	ldrb	r3, [r7, #3]
 80078da:	011b      	lsls	r3, r3, #4
 80078dc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80078e0:	68f9      	ldr	r1, [r7, #12]
 80078e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078e6:	4313      	orrs	r3, r2
 80078e8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007912:	f023 0303 	bic.w	r3, r3, #3
 8007916:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007926:	f023 0302 	bic.w	r3, r3, #2
 800792a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007954:	f023 0303 	bic.w	r3, r3, #3
 8007958:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007968:	f043 0302 	orr.w	r3, r3, #2
 800796c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4013      	ands	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007994:	68fb      	ldr	r3, [r7, #12]
}
 8007996:	4618      	mov	r0, r3
 8007998:	3714      	adds	r7, #20
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80079a2:	b480      	push	{r7}
 80079a4:	b085      	sub	sp, #20
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079b4:	699b      	ldr	r3, [r3, #24]
 80079b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	4013      	ands	r3, r2
 80079c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	0c1b      	lsrs	r3, r3, #16
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80079d6:	b480      	push	{r7}
 80079d8:	b085      	sub	sp, #20
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079e8:	699b      	ldr	r3, [r3, #24]
 80079ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079f2:	69db      	ldr	r3, [r3, #28]
 80079f4:	68ba      	ldr	r2, [r7, #8]
 80079f6:	4013      	ands	r3, r2
 80079f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	b29b      	uxth	r3, r3
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3714      	adds	r7, #20
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007a0a:	b480      	push	{r7}
 8007a0c:	b085      	sub	sp, #20
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
 8007a12:	460b      	mov	r3, r1
 8007a14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007a1a:	78fb      	ldrb	r3, [r7, #3]
 8007a1c:	015a      	lsls	r2, r3, #5
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	4413      	add	r3, r2
 8007a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	4013      	ands	r3, r2
 8007a36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a38:	68bb      	ldr	r3, [r7, #8]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3714      	adds	r7, #20
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr

08007a46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b087      	sub	sp, #28
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	460b      	mov	r3, r1
 8007a50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	f003 030f 	and.w	r3, r3, #15
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	fa22 f303 	lsr.w	r3, r2, r3
 8007a76:	01db      	lsls	r3, r3, #7
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	693a      	ldr	r2, [r7, #16]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a80:	78fb      	ldrb	r3, [r7, #3]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	4013      	ands	r3, r2
 8007a92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a94:	68bb      	ldr	r3, [r7, #8]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	f003 0301 	and.w	r3, r3, #1
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b085      	sub	sp, #20
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ad8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007adc:	f023 0307 	bic.w	r3, r3, #7
 8007ae0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007af4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b087      	sub	sp, #28
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	607a      	str	r2, [r7, #4]
 8007b10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	333c      	adds	r3, #60	@ 0x3c
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	4a26      	ldr	r2, [pc, #152]	@ (8007bbc <USB_EP0_OutStart+0xb8>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d90a      	bls.n	8007b3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b38:	d101      	bne.n	8007b3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	e037      	b.n	8007bae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b44:	461a      	mov	r2, r3
 8007b46:	2300      	movs	r3, #0
 8007b48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	697a      	ldr	r2, [r7, #20]
 8007b54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b6c:	f043 0318 	orr.w	r3, r3, #24
 8007b70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b80:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007b84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007b86:	7afb      	ldrb	r3, [r7, #11]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d10f      	bne.n	8007bac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b92:	461a      	mov	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ba6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007baa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	4f54300a 	.word	0x4f54300a

08007bc0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bd8:	d901      	bls.n	8007bde <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e01b      	b.n	8007c16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	daf2      	bge.n	8007bcc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	691b      	ldr	r3, [r3, #16]
 8007bee:	f043 0201 	orr.w	r2, r3, #1
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c02:	d901      	bls.n	8007c08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e006      	b.n	8007c16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d0f0      	beq.n	8007bf6 <USB_CoreReset+0x36>

  return HAL_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
	...

08007c24 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007c30:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007c34:	f002 fcac 	bl	800a590 <USBD_static_malloc>
 8007c38:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d109      	bne.n	8007c54 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	32b0      	adds	r2, #176	@ 0xb0
 8007c4a:	2100      	movs	r1, #0
 8007c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007c50:	2302      	movs	r3, #2
 8007c52:	e0d4      	b.n	8007dfe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007c54:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007c58:	2100      	movs	r1, #0
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f002 fd10 	bl	800a680 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	32b0      	adds	r2, #176	@ 0xb0
 8007c6a:	68f9      	ldr	r1, [r7, #12]
 8007c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	32b0      	adds	r2, #176	@ 0xb0
 8007c7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	7c1b      	ldrb	r3, [r3, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d138      	bne.n	8007cfe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c8c:	4b5e      	ldr	r3, [pc, #376]	@ (8007e08 <USBD_CDC_Init+0x1e4>)
 8007c8e:	7819      	ldrb	r1, [r3, #0]
 8007c90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c94:	2202      	movs	r2, #2
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f002 fb57 	bl	800a34a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c9c:	4b5a      	ldr	r3, [pc, #360]	@ (8007e08 <USBD_CDC_Init+0x1e4>)
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	f003 020f 	and.w	r2, r3, #15
 8007ca4:	6879      	ldr	r1, [r7, #4]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4413      	add	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	440b      	add	r3, r1
 8007cb0:	3324      	adds	r3, #36	@ 0x24
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007cb6:	4b55      	ldr	r3, [pc, #340]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007cb8:	7819      	ldrb	r1, [r3, #0]
 8007cba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f002 fb42 	bl	800a34a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007cc6:	4b51      	ldr	r3, [pc, #324]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	f003 020f 	and.w	r2, r3, #15
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007cde:	2201      	movs	r2, #1
 8007ce0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8007e10 <USBD_CDC_Init+0x1ec>)
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	f003 020f 	and.w	r2, r3, #15
 8007cea:	6879      	ldr	r1, [r7, #4]
 8007cec:	4613      	mov	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	3326      	adds	r3, #38	@ 0x26
 8007cf8:	2210      	movs	r2, #16
 8007cfa:	801a      	strh	r2, [r3, #0]
 8007cfc:	e035      	b.n	8007d6a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007cfe:	4b42      	ldr	r3, [pc, #264]	@ (8007e08 <USBD_CDC_Init+0x1e4>)
 8007d00:	7819      	ldrb	r1, [r3, #0]
 8007d02:	2340      	movs	r3, #64	@ 0x40
 8007d04:	2202      	movs	r2, #2
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f002 fb1f 	bl	800a34a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007d0c:	4b3e      	ldr	r3, [pc, #248]	@ (8007e08 <USBD_CDC_Init+0x1e4>)
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	f003 020f 	and.w	r2, r3, #15
 8007d14:	6879      	ldr	r1, [r7, #4]
 8007d16:	4613      	mov	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	440b      	add	r3, r1
 8007d20:	3324      	adds	r3, #36	@ 0x24
 8007d22:	2201      	movs	r2, #1
 8007d24:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007d26:	4b39      	ldr	r3, [pc, #228]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007d28:	7819      	ldrb	r1, [r3, #0]
 8007d2a:	2340      	movs	r3, #64	@ 0x40
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f002 fb0b 	bl	800a34a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007d34:	4b35      	ldr	r3, [pc, #212]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	f003 020f 	and.w	r2, r3, #15
 8007d3c:	6879      	ldr	r1, [r7, #4]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	440b      	add	r3, r1
 8007d48:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d50:	4b2f      	ldr	r3, [pc, #188]	@ (8007e10 <USBD_CDC_Init+0x1ec>)
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	f003 020f 	and.w	r2, r3, #15
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	440b      	add	r3, r1
 8007d64:	3326      	adds	r3, #38	@ 0x26
 8007d66:	2210      	movs	r2, #16
 8007d68:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d6a:	4b29      	ldr	r3, [pc, #164]	@ (8007e10 <USBD_CDC_Init+0x1ec>)
 8007d6c:	7819      	ldrb	r1, [r3, #0]
 8007d6e:	2308      	movs	r3, #8
 8007d70:	2203      	movs	r2, #3
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f002 fae9 	bl	800a34a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007d78:	4b25      	ldr	r3, [pc, #148]	@ (8007e10 <USBD_CDC_Init+0x1ec>)
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	f003 020f 	and.w	r2, r3, #15
 8007d80:	6879      	ldr	r1, [r7, #4]
 8007d82:	4613      	mov	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	440b      	add	r3, r1
 8007d8c:	3324      	adds	r3, #36	@ 0x24
 8007d8e:	2201      	movs	r2, #1
 8007d90:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	33b0      	adds	r3, #176	@ 0xb0
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007dc8:	2302      	movs	r3, #2
 8007dca:	e018      	b.n	8007dfe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	7c1b      	ldrb	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10a      	bne.n	8007dea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007dd6:	7819      	ldrb	r1, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f002 fba0 	bl	800a528 <USBD_LL_PrepareReceive>
 8007de8:	e008      	b.n	8007dfc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007dea:	4b08      	ldr	r3, [pc, #32]	@ (8007e0c <USBD_CDC_Init+0x1e8>)
 8007dec:	7819      	ldrb	r1, [r3, #0]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007df4:	2340      	movs	r3, #64	@ 0x40
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f002 fb96 	bl	800a528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20000093 	.word	0x20000093
 8007e0c:	20000094 	.word	0x20000094
 8007e10:	20000095 	.word	0x20000095

08007e14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007e20:	4b3a      	ldr	r3, [pc, #232]	@ (8007f0c <USBD_CDC_DeInit+0xf8>)
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	4619      	mov	r1, r3
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f002 fab5 	bl	800a396 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007e2c:	4b37      	ldr	r3, [pc, #220]	@ (8007f0c <USBD_CDC_DeInit+0xf8>)
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	f003 020f 	and.w	r2, r3, #15
 8007e34:	6879      	ldr	r1, [r7, #4]
 8007e36:	4613      	mov	r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	440b      	add	r3, r1
 8007e40:	3324      	adds	r3, #36	@ 0x24
 8007e42:	2200      	movs	r2, #0
 8007e44:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007e46:	4b32      	ldr	r3, [pc, #200]	@ (8007f10 <USBD_CDC_DeInit+0xfc>)
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f002 faa2 	bl	800a396 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007e52:	4b2f      	ldr	r3, [pc, #188]	@ (8007f10 <USBD_CDC_DeInit+0xfc>)
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	f003 020f 	and.w	r2, r3, #15
 8007e5a:	6879      	ldr	r1, [r7, #4]
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	440b      	add	r3, r1
 8007e66:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007e6e:	4b29      	ldr	r3, [pc, #164]	@ (8007f14 <USBD_CDC_DeInit+0x100>)
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	4619      	mov	r1, r3
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f002 fa8e 	bl	800a396 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007e7a:	4b26      	ldr	r3, [pc, #152]	@ (8007f14 <USBD_CDC_DeInit+0x100>)
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	f003 020f 	and.w	r2, r3, #15
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	4613      	mov	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	4413      	add	r3, r2
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	440b      	add	r3, r1
 8007e8e:	3324      	adds	r3, #36	@ 0x24
 8007e90:	2200      	movs	r2, #0
 8007e92:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007e94:	4b1f      	ldr	r3, [pc, #124]	@ (8007f14 <USBD_CDC_DeInit+0x100>)
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	f003 020f 	and.w	r2, r3, #15
 8007e9c:	6879      	ldr	r1, [r7, #4]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	3326      	adds	r3, #38	@ 0x26
 8007eaa:	2200      	movs	r2, #0
 8007eac:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	32b0      	adds	r2, #176	@ 0xb0
 8007eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d01f      	beq.n	8007f00 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	33b0      	adds	r3, #176	@ 0xb0
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	32b0      	adds	r2, #176	@ 0xb0
 8007ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f002 fb62 	bl	800a5ac <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	32b0      	adds	r2, #176	@ 0xb0
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20000093 	.word	0x20000093
 8007f10:	20000094 	.word	0x20000094
 8007f14:	20000095 	.word	0x20000095

08007f18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b086      	sub	sp, #24
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	32b0      	adds	r2, #176	@ 0xb0
 8007f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007f32:	2300      	movs	r3, #0
 8007f34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e0bf      	b.n	80080c8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d050      	beq.n	8007ff6 <USBD_CDC_Setup+0xde>
 8007f54:	2b20      	cmp	r3, #32
 8007f56:	f040 80af 	bne.w	80080b8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	88db      	ldrh	r3, [r3, #6]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d03a      	beq.n	8007fd8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	b25b      	sxtb	r3, r3
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	da1b      	bge.n	8007fa4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	33b0      	adds	r3, #176	@ 0xb0
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007f82:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	88d2      	ldrh	r2, [r2, #6]
 8007f88:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	88db      	ldrh	r3, [r3, #6]
 8007f8e:	2b07      	cmp	r3, #7
 8007f90:	bf28      	it	cs
 8007f92:	2307      	movcs	r3, #7
 8007f94:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	89fa      	ldrh	r2, [r7, #14]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f001 fd93 	bl	8009ac8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007fa2:	e090      	b.n	80080c6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	785a      	ldrb	r2, [r3, #1]
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	88db      	ldrh	r3, [r3, #6]
 8007fb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8007fb4:	d803      	bhi.n	8007fbe <USBD_CDC_Setup+0xa6>
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	88db      	ldrh	r3, [r3, #6]
 8007fba:	b2da      	uxtb	r2, r3
 8007fbc:	e000      	b.n	8007fc0 <USBD_CDC_Setup+0xa8>
 8007fbe:	2240      	movs	r2, #64	@ 0x40
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007fc6:	6939      	ldr	r1, [r7, #16]
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f001 fda5 	bl	8009b20 <USBD_CtlPrepareRx>
      break;
 8007fd6:	e076      	b.n	80080c6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	33b0      	adds	r3, #176	@ 0xb0
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	4413      	add	r3, r2
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	7850      	ldrb	r0, [r2, #1]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	6839      	ldr	r1, [r7, #0]
 8007ff2:	4798      	blx	r3
      break;
 8007ff4:	e067      	b.n	80080c6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	785b      	ldrb	r3, [r3, #1]
 8007ffa:	2b0b      	cmp	r3, #11
 8007ffc:	d851      	bhi.n	80080a2 <USBD_CDC_Setup+0x18a>
 8007ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8008004 <USBD_CDC_Setup+0xec>)
 8008000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008004:	08008035 	.word	0x08008035
 8008008:	080080b1 	.word	0x080080b1
 800800c:	080080a3 	.word	0x080080a3
 8008010:	080080a3 	.word	0x080080a3
 8008014:	080080a3 	.word	0x080080a3
 8008018:	080080a3 	.word	0x080080a3
 800801c:	080080a3 	.word	0x080080a3
 8008020:	080080a3 	.word	0x080080a3
 8008024:	080080a3 	.word	0x080080a3
 8008028:	080080a3 	.word	0x080080a3
 800802c:	0800805f 	.word	0x0800805f
 8008030:	08008089 	.word	0x08008089
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800803a:	b2db      	uxtb	r3, r3
 800803c:	2b03      	cmp	r3, #3
 800803e:	d107      	bne.n	8008050 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008040:	f107 030a 	add.w	r3, r7, #10
 8008044:	2202      	movs	r2, #2
 8008046:	4619      	mov	r1, r3
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f001 fd3d 	bl	8009ac8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800804e:	e032      	b.n	80080b6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008050:	6839      	ldr	r1, [r7, #0]
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f001 fcbb 	bl	80099ce <USBD_CtlError>
            ret = USBD_FAIL;
 8008058:	2303      	movs	r3, #3
 800805a:	75fb      	strb	r3, [r7, #23]
          break;
 800805c:	e02b      	b.n	80080b6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b03      	cmp	r3, #3
 8008068:	d107      	bne.n	800807a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800806a:	f107 030d 	add.w	r3, r7, #13
 800806e:	2201      	movs	r2, #1
 8008070:	4619      	mov	r1, r3
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f001 fd28 	bl	8009ac8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008078:	e01d      	b.n	80080b6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f001 fca6 	bl	80099ce <USBD_CtlError>
            ret = USBD_FAIL;
 8008082:	2303      	movs	r3, #3
 8008084:	75fb      	strb	r3, [r7, #23]
          break;
 8008086:	e016      	b.n	80080b6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b03      	cmp	r3, #3
 8008092:	d00f      	beq.n	80080b4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008094:	6839      	ldr	r1, [r7, #0]
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f001 fc99 	bl	80099ce <USBD_CtlError>
            ret = USBD_FAIL;
 800809c:	2303      	movs	r3, #3
 800809e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80080a0:	e008      	b.n	80080b4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80080a2:	6839      	ldr	r1, [r7, #0]
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 fc92 	bl	80099ce <USBD_CtlError>
          ret = USBD_FAIL;
 80080aa:	2303      	movs	r3, #3
 80080ac:	75fb      	strb	r3, [r7, #23]
          break;
 80080ae:	e002      	b.n	80080b6 <USBD_CDC_Setup+0x19e>
          break;
 80080b0:	bf00      	nop
 80080b2:	e008      	b.n	80080c6 <USBD_CDC_Setup+0x1ae>
          break;
 80080b4:	bf00      	nop
      }
      break;
 80080b6:	e006      	b.n	80080c6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f001 fc87 	bl	80099ce <USBD_CtlError>
      ret = USBD_FAIL;
 80080c0:	2303      	movs	r3, #3
 80080c2:	75fb      	strb	r3, [r7, #23]
      break;
 80080c4:	bf00      	nop
  }

  return (uint8_t)ret;
 80080c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3718      	adds	r7, #24
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	460b      	mov	r3, r1
 80080da:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80080e2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	32b0      	adds	r2, #176	@ 0xb0
 80080ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e065      	b.n	80081c6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	32b0      	adds	r2, #176	@ 0xb0
 8008104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008108:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800810a:	78fb      	ldrb	r3, [r7, #3]
 800810c:	f003 020f 	and.w	r2, r3, #15
 8008110:	6879      	ldr	r1, [r7, #4]
 8008112:	4613      	mov	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	440b      	add	r3, r1
 800811c:	3318      	adds	r3, #24
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d02f      	beq.n	8008184 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008124:	78fb      	ldrb	r3, [r7, #3]
 8008126:	f003 020f 	and.w	r2, r3, #15
 800812a:	6879      	ldr	r1, [r7, #4]
 800812c:	4613      	mov	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	440b      	add	r3, r1
 8008136:	3318      	adds	r3, #24
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	f003 010f 	and.w	r1, r3, #15
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	460b      	mov	r3, r1
 8008144:	00db      	lsls	r3, r3, #3
 8008146:	440b      	add	r3, r1
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	4403      	add	r3, r0
 800814c:	331c      	adds	r3, #28
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	fbb2 f1f3 	udiv	r1, r2, r3
 8008154:	fb01 f303 	mul.w	r3, r1, r3
 8008158:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800815a:	2b00      	cmp	r3, #0
 800815c:	d112      	bne.n	8008184 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800815e:	78fb      	ldrb	r3, [r7, #3]
 8008160:	f003 020f 	and.w	r2, r3, #15
 8008164:	6879      	ldr	r1, [r7, #4]
 8008166:	4613      	mov	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	4413      	add	r3, r2
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	440b      	add	r3, r1
 8008170:	3318      	adds	r3, #24
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008176:	78f9      	ldrb	r1, [r7, #3]
 8008178:	2300      	movs	r3, #0
 800817a:	2200      	movs	r2, #0
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f002 f9b2 	bl	800a4e6 <USBD_LL_Transmit>
 8008182:	e01f      	b.n	80081c4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2200      	movs	r2, #0
 8008188:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	33b0      	adds	r3, #176	@ 0xb0
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4413      	add	r3, r2
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d010      	beq.n	80081c4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	33b0      	adds	r3, #176	@ 0xb0
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	691b      	ldr	r3, [r3, #16]
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80081c0:	78fa      	ldrb	r2, [r7, #3]
 80081c2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3710      	adds	r7, #16
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b084      	sub	sp, #16
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	460b      	mov	r3, r1
 80081d8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	32b0      	adds	r2, #176	@ 0xb0
 80081e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	32b0      	adds	r2, #176	@ 0xb0
 80081f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d101      	bne.n	8008200 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e01a      	b.n	8008236 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	4619      	mov	r1, r3
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f002 f9b0 	bl	800a56a <USBD_LL_GetRxDataSize>
 800820a:	4602      	mov	r2, r0
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	33b0      	adds	r3, #176	@ 0xb0
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008230:	4611      	mov	r1, r2
 8008232:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008234:	2300      	movs	r3, #0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3710      	adds	r7, #16
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}

0800823e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800823e:	b580      	push	{r7, lr}
 8008240:	b084      	sub	sp, #16
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	32b0      	adds	r2, #176	@ 0xb0
 8008250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008254:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d101      	bne.n	8008260 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800825c:	2303      	movs	r3, #3
 800825e:	e024      	b.n	80082aa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	33b0      	adds	r3, #176	@ 0xb0
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d019      	beq.n	80082a8 <USBD_CDC_EP0_RxReady+0x6a>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800827a:	2bff      	cmp	r3, #255	@ 0xff
 800827c:	d014      	beq.n	80082a8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	33b0      	adds	r3, #176	@ 0xb0
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008296:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800829e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	22ff      	movs	r2, #255	@ 0xff
 80082a4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
	...

080082b4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80082bc:	2182      	movs	r1, #130	@ 0x82
 80082be:	4818      	ldr	r0, [pc, #96]	@ (8008320 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082c0:	f000 fd4f 	bl	8008d62 <USBD_GetEpDesc>
 80082c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082c6:	2101      	movs	r1, #1
 80082c8:	4815      	ldr	r0, [pc, #84]	@ (8008320 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082ca:	f000 fd4a 	bl	8008d62 <USBD_GetEpDesc>
 80082ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082d0:	2181      	movs	r1, #129	@ 0x81
 80082d2:	4813      	ldr	r0, [pc, #76]	@ (8008320 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082d4:	f000 fd45 	bl	8008d62 <USBD_GetEpDesc>
 80082d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	2210      	movs	r2, #16
 80082e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d006      	beq.n	80082fa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082f4:	711a      	strb	r2, [r3, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d006      	beq.n	800830e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008308:	711a      	strb	r2, [r3, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2243      	movs	r2, #67	@ 0x43
 8008312:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008314:	4b02      	ldr	r3, [pc, #8]	@ (8008320 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008316:	4618      	mov	r0, r3
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	20000050 	.word	0x20000050

08008324 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800832c:	2182      	movs	r1, #130	@ 0x82
 800832e:	4818      	ldr	r0, [pc, #96]	@ (8008390 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008330:	f000 fd17 	bl	8008d62 <USBD_GetEpDesc>
 8008334:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008336:	2101      	movs	r1, #1
 8008338:	4815      	ldr	r0, [pc, #84]	@ (8008390 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800833a:	f000 fd12 	bl	8008d62 <USBD_GetEpDesc>
 800833e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008340:	2181      	movs	r1, #129	@ 0x81
 8008342:	4813      	ldr	r0, [pc, #76]	@ (8008390 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008344:	f000 fd0d 	bl	8008d62 <USBD_GetEpDesc>
 8008348:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2210      	movs	r2, #16
 8008354:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d006      	beq.n	800836a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	2200      	movs	r2, #0
 8008360:	711a      	strb	r2, [r3, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	f042 0202 	orr.w	r2, r2, #2
 8008368:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d006      	beq.n	800837e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	711a      	strb	r2, [r3, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	f042 0202 	orr.w	r2, r2, #2
 800837c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2243      	movs	r2, #67	@ 0x43
 8008382:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008384:	4b02      	ldr	r3, [pc, #8]	@ (8008390 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008386:	4618      	mov	r0, r3
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	20000050 	.word	0x20000050

08008394 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800839c:	2182      	movs	r1, #130	@ 0x82
 800839e:	4818      	ldr	r0, [pc, #96]	@ (8008400 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083a0:	f000 fcdf 	bl	8008d62 <USBD_GetEpDesc>
 80083a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80083a6:	2101      	movs	r1, #1
 80083a8:	4815      	ldr	r0, [pc, #84]	@ (8008400 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083aa:	f000 fcda 	bl	8008d62 <USBD_GetEpDesc>
 80083ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80083b0:	2181      	movs	r1, #129	@ 0x81
 80083b2:	4813      	ldr	r0, [pc, #76]	@ (8008400 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083b4:	f000 fcd5 	bl	8008d62 <USBD_GetEpDesc>
 80083b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d002      	beq.n	80083c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2210      	movs	r2, #16
 80083c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d006      	beq.n	80083da <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083d4:	711a      	strb	r2, [r3, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d006      	beq.n	80083ee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083e8:	711a      	strb	r2, [r3, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2243      	movs	r2, #67	@ 0x43
 80083f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80083f4:	4b02      	ldr	r3, [pc, #8]	@ (8008400 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3718      	adds	r7, #24
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	20000050 	.word	0x20000050

08008404 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	220a      	movs	r2, #10
 8008410:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008412:	4b03      	ldr	r3, [pc, #12]	@ (8008420 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008414:	4618      	mov	r0, r3
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr
 8008420:	2000000c 	.word	0x2000000c

08008424 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d101      	bne.n	8008438 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008434:	2303      	movs	r3, #3
 8008436:	e009      	b.n	800844c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	33b0      	adds	r3, #176	@ 0xb0
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	4413      	add	r3, r2
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	32b0      	adds	r2, #176	@ 0xb0
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d101      	bne.n	800847e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800847a:	2303      	movs	r3, #3
 800847c:	e008      	b.n	8008490 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	68ba      	ldr	r2, [r7, #8]
 8008482:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	371c      	adds	r7, #28
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	32b0      	adds	r2, #176	@ 0xb0
 80084b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80084bc:	2303      	movs	r3, #3
 80084be:	e004      	b.n	80084ca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
	...

080084d8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	32b0      	adds	r2, #176	@ 0xb0
 80084ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ee:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80084f0:	2301      	movs	r3, #1
 80084f2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d101      	bne.n	80084fe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e025      	b.n	800854a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008504:	2b00      	cmp	r3, #0
 8008506:	d11f      	bne.n	8008548 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	2201      	movs	r2, #1
 800850c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008510:	4b10      	ldr	r3, [pc, #64]	@ (8008554 <USBD_CDC_TransmitPacket+0x7c>)
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	f003 020f 	and.w	r2, r3, #15
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	4613      	mov	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4413      	add	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4403      	add	r3, r0
 800852a:	3318      	adds	r3, #24
 800852c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800852e:	4b09      	ldr	r3, [pc, #36]	@ (8008554 <USBD_CDC_TransmitPacket+0x7c>)
 8008530:	7819      	ldrb	r1, [r3, #0]
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f001 ffd1 	bl	800a4e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008544:	2300      	movs	r3, #0
 8008546:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008548:	7bfb      	ldrb	r3, [r7, #15]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	20000093 	.word	0x20000093

08008558 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	32b0      	adds	r2, #176	@ 0xb0
 800856a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	32b0      	adds	r2, #176	@ 0xb0
 800857a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d101      	bne.n	8008586 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008582:	2303      	movs	r3, #3
 8008584:	e018      	b.n	80085b8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	7c1b      	ldrb	r3, [r3, #16]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10a      	bne.n	80085a4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800858e:	4b0c      	ldr	r3, [pc, #48]	@ (80085c0 <USBD_CDC_ReceivePacket+0x68>)
 8008590:	7819      	ldrb	r1, [r3, #0]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f001 ffc3 	bl	800a528 <USBD_LL_PrepareReceive>
 80085a2:	e008      	b.n	80085b6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80085a4:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <USBD_CDC_ReceivePacket+0x68>)
 80085a6:	7819      	ldrb	r1, [r3, #0]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80085ae:	2340      	movs	r3, #64	@ 0x40
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f001 ffb9 	bl	800a528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	20000094 	.word	0x20000094

080085c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	4613      	mov	r3, r2
 80085d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085d8:	2303      	movs	r3, #3
 80085da:	e01f      	b.n	800861c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2200      	movs	r2, #0
 80085e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	68ba      	ldr	r2, [r7, #8]
 80085fe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2201      	movs	r2, #1
 8008606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	79fa      	ldrb	r2, [r7, #7]
 800860e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008610:	68f8      	ldr	r0, [r7, #12]
 8008612:	f001 fe33 	bl	800a27c <USBD_LL_Init>
 8008616:	4603      	mov	r3, r0
 8008618:	75fb      	strb	r3, [r7, #23]

  return ret;
 800861a:	7dfb      	ldrb	r3, [r7, #23]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800862e:	2300      	movs	r3, #0
 8008630:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d101      	bne.n	800863c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008638:	2303      	movs	r3, #3
 800863a:	e025      	b.n	8008688 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	32ae      	adds	r2, #174	@ 0xae
 800864e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00f      	beq.n	8008678 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	32ae      	adds	r2, #174	@ 0xae
 8008662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008668:	f107 020e 	add.w	r2, r7, #14
 800866c:	4610      	mov	r0, r2
 800866e:	4798      	blx	r3
 8008670:	4602      	mov	r2, r0
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800867e:	1c5a      	adds	r2, r3, #1
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 fe3b 	bl	800a314 <USBD_LL_Start>
 800869e:	4603      	mov	r3, r0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3708      	adds	r7, #8
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086b0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	370c      	adds	r7, #12
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b084      	sub	sp, #16
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
 80086c6:	460b      	mov	r3, r1
 80086c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086ca:	2300      	movs	r3, #0
 80086cc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d009      	beq.n	80086ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	4611      	mov	r1, r2
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	4798      	blx	r3
 80086e8:	4603      	mov	r3, r0
 80086ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b084      	sub	sp, #16
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	460b      	mov	r3, r1
 8008700:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008702:	2300      	movs	r3, #0
 8008704:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	78fa      	ldrb	r2, [r7, #3]
 8008710:	4611      	mov	r1, r2
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	4798      	blx	r3
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d001      	beq.n	8008720 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800871c:	2303      	movs	r3, #3
 800871e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008720:	7bfb      	ldrb	r3, [r7, #15]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b084      	sub	sp, #16
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800873a:	6839      	ldr	r1, [r7, #0]
 800873c:	4618      	mov	r0, r3
 800873e:	f001 f90c 	bl	800995a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008750:	461a      	mov	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800875e:	f003 031f 	and.w	r3, r3, #31
 8008762:	2b02      	cmp	r3, #2
 8008764:	d01a      	beq.n	800879c <USBD_LL_SetupStage+0x72>
 8008766:	2b02      	cmp	r3, #2
 8008768:	d822      	bhi.n	80087b0 <USBD_LL_SetupStage+0x86>
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <USBD_LL_SetupStage+0x4a>
 800876e:	2b01      	cmp	r3, #1
 8008770:	d00a      	beq.n	8008788 <USBD_LL_SetupStage+0x5e>
 8008772:	e01d      	b.n	80087b0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800877a:	4619      	mov	r1, r3
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fb63 	bl	8008e48 <USBD_StdDevReq>
 8008782:	4603      	mov	r3, r0
 8008784:	73fb      	strb	r3, [r7, #15]
      break;
 8008786:	e020      	b.n	80087ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800878e:	4619      	mov	r1, r3
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 fbcb 	bl	8008f2c <USBD_StdItfReq>
 8008796:	4603      	mov	r3, r0
 8008798:	73fb      	strb	r3, [r7, #15]
      break;
 800879a:	e016      	b.n	80087ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80087a2:	4619      	mov	r1, r3
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 fc2d 	bl	8009004 <USBD_StdEPReq>
 80087aa:	4603      	mov	r3, r0
 80087ac:	73fb      	strb	r3, [r7, #15]
      break;
 80087ae:	e00c      	b.n	80087ca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80087b6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	4619      	mov	r1, r3
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f001 fe08 	bl	800a3d4 <USBD_LL_StallEP>
 80087c4:	4603      	mov	r3, r0
 80087c6:	73fb      	strb	r3, [r7, #15]
      break;
 80087c8:	bf00      	nop
  }

  return ret;
 80087ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3710      	adds	r7, #16
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b086      	sub	sp, #24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	460b      	mov	r3, r1
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80087e6:	7afb      	ldrb	r3, [r7, #11]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d16e      	bne.n	80088ca <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80087f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80087fa:	2b03      	cmp	r3, #3
 80087fc:	f040 8098 	bne.w	8008930 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	689a      	ldr	r2, [r3, #8]
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	429a      	cmp	r2, r3
 800880a:	d913      	bls.n	8008834 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	689a      	ldr	r2, [r3, #8]
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	1ad2      	subs	r2, r2, r3
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	68da      	ldr	r2, [r3, #12]
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	4293      	cmp	r3, r2
 8008824:	bf28      	it	cs
 8008826:	4613      	movcs	r3, r2
 8008828:	461a      	mov	r2, r3
 800882a:	6879      	ldr	r1, [r7, #4]
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f001 f994 	bl	8009b5a <USBD_CtlContinueRx>
 8008832:	e07d      	b.n	8008930 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800883a:	f003 031f 	and.w	r3, r3, #31
 800883e:	2b02      	cmp	r3, #2
 8008840:	d014      	beq.n	800886c <USBD_LL_DataOutStage+0x98>
 8008842:	2b02      	cmp	r3, #2
 8008844:	d81d      	bhi.n	8008882 <USBD_LL_DataOutStage+0xae>
 8008846:	2b00      	cmp	r3, #0
 8008848:	d002      	beq.n	8008850 <USBD_LL_DataOutStage+0x7c>
 800884a:	2b01      	cmp	r3, #1
 800884c:	d003      	beq.n	8008856 <USBD_LL_DataOutStage+0x82>
 800884e:	e018      	b.n	8008882 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008850:	2300      	movs	r3, #0
 8008852:	75bb      	strb	r3, [r7, #22]
            break;
 8008854:	e018      	b.n	8008888 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800885c:	b2db      	uxtb	r3, r3
 800885e:	4619      	mov	r1, r3
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f000 fa64 	bl	8008d2e <USBD_CoreFindIF>
 8008866:	4603      	mov	r3, r0
 8008868:	75bb      	strb	r3, [r7, #22]
            break;
 800886a:	e00d      	b.n	8008888 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008872:	b2db      	uxtb	r3, r3
 8008874:	4619      	mov	r1, r3
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 fa66 	bl	8008d48 <USBD_CoreFindEP>
 800887c:	4603      	mov	r3, r0
 800887e:	75bb      	strb	r3, [r7, #22]
            break;
 8008880:	e002      	b.n	8008888 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008882:	2300      	movs	r3, #0
 8008884:	75bb      	strb	r3, [r7, #22]
            break;
 8008886:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008888:	7dbb      	ldrb	r3, [r7, #22]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d119      	bne.n	80088c2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b03      	cmp	r3, #3
 8008898:	d113      	bne.n	80088c2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800889a:	7dba      	ldrb	r2, [r7, #22]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	32ae      	adds	r2, #174	@ 0xae
 80088a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00b      	beq.n	80088c2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80088aa:	7dba      	ldrb	r2, [r7, #22]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80088b2:	7dba      	ldrb	r2, [r7, #22]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	32ae      	adds	r2, #174	@ 0xae
 80088b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088bc:	691b      	ldr	r3, [r3, #16]
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f001 f95a 	bl	8009b7c <USBD_CtlSendStatus>
 80088c8:	e032      	b.n	8008930 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80088ca:	7afb      	ldrb	r3, [r7, #11]
 80088cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	4619      	mov	r1, r3
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 fa37 	bl	8008d48 <USBD_CoreFindEP>
 80088da:	4603      	mov	r3, r0
 80088dc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088de:	7dbb      	ldrb	r3, [r7, #22]
 80088e0:	2bff      	cmp	r3, #255	@ 0xff
 80088e2:	d025      	beq.n	8008930 <USBD_LL_DataOutStage+0x15c>
 80088e4:	7dbb      	ldrb	r3, [r7, #22]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d122      	bne.n	8008930 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	2b03      	cmp	r3, #3
 80088f4:	d117      	bne.n	8008926 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80088f6:	7dba      	ldrb	r2, [r7, #22]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	32ae      	adds	r2, #174	@ 0xae
 80088fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00f      	beq.n	8008926 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008906:	7dba      	ldrb	r2, [r7, #22]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800890e:	7dba      	ldrb	r2, [r7, #22]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	32ae      	adds	r2, #174	@ 0xae
 8008914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	7afa      	ldrb	r2, [r7, #11]
 800891c:	4611      	mov	r1, r2
 800891e:	68f8      	ldr	r0, [r7, #12]
 8008920:	4798      	blx	r3
 8008922:	4603      	mov	r3, r0
 8008924:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008926:	7dfb      	ldrb	r3, [r7, #23]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d001      	beq.n	8008930 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800892c:	7dfb      	ldrb	r3, [r7, #23]
 800892e:	e000      	b.n	8008932 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008930:	2300      	movs	r3, #0
}
 8008932:	4618      	mov	r0, r3
 8008934:	3718      	adds	r7, #24
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b086      	sub	sp, #24
 800893e:	af00      	add	r7, sp, #0
 8008940:	60f8      	str	r0, [r7, #12]
 8008942:	460b      	mov	r3, r1
 8008944:	607a      	str	r2, [r7, #4]
 8008946:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008948:	7afb      	ldrb	r3, [r7, #11]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d16f      	bne.n	8008a2e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	3314      	adds	r3, #20
 8008952:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800895a:	2b02      	cmp	r3, #2
 800895c:	d15a      	bne.n	8008a14 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	689a      	ldr	r2, [r3, #8]
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	429a      	cmp	r2, r3
 8008968:	d914      	bls.n	8008994 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	689a      	ldr	r2, [r3, #8]
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	1ad2      	subs	r2, r2, r3
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	461a      	mov	r2, r3
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f001 f8bc 	bl	8009afe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008986:	2300      	movs	r3, #0
 8008988:	2200      	movs	r2, #0
 800898a:	2100      	movs	r1, #0
 800898c:	68f8      	ldr	r0, [r7, #12]
 800898e:	f001 fdcb 	bl	800a528 <USBD_LL_PrepareReceive>
 8008992:	e03f      	b.n	8008a14 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	68da      	ldr	r2, [r3, #12]
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	429a      	cmp	r2, r3
 800899e:	d11c      	bne.n	80089da <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	685a      	ldr	r2, [r3, #4]
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d316      	bcc.n	80089da <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d20f      	bcs.n	80089da <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80089ba:	2200      	movs	r2, #0
 80089bc:	2100      	movs	r1, #0
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f001 f89d 	bl	8009afe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089cc:	2300      	movs	r3, #0
 80089ce:	2200      	movs	r2, #0
 80089d0:	2100      	movs	r1, #0
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f001 fda8 	bl	800a528 <USBD_LL_PrepareReceive>
 80089d8:	e01c      	b.n	8008a14 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	2b03      	cmp	r3, #3
 80089e4:	d10f      	bne.n	8008a06 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d009      	beq.n	8008a06 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	68f8      	ldr	r0, [r7, #12]
 8008a04:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a06:	2180      	movs	r1, #128	@ 0x80
 8008a08:	68f8      	ldr	r0, [r7, #12]
 8008a0a:	f001 fce3 	bl	800a3d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008a0e:	68f8      	ldr	r0, [r7, #12]
 8008a10:	f001 f8c7 	bl	8009ba2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d03a      	beq.n	8008a94 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008a1e:	68f8      	ldr	r0, [r7, #12]
 8008a20:	f7ff fe42 	bl	80086a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008a2c:	e032      	b.n	8008a94 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008a2e:	7afb      	ldrb	r3, [r7, #11]
 8008a30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	4619      	mov	r1, r3
 8008a38:	68f8      	ldr	r0, [r7, #12]
 8008a3a:	f000 f985 	bl	8008d48 <USBD_CoreFindEP>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a42:	7dfb      	ldrb	r3, [r7, #23]
 8008a44:	2bff      	cmp	r3, #255	@ 0xff
 8008a46:	d025      	beq.n	8008a94 <USBD_LL_DataInStage+0x15a>
 8008a48:	7dfb      	ldrb	r3, [r7, #23]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d122      	bne.n	8008a94 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	2b03      	cmp	r3, #3
 8008a58:	d11c      	bne.n	8008a94 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008a5a:	7dfa      	ldrb	r2, [r7, #23]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	32ae      	adds	r2, #174	@ 0xae
 8008a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a64:	695b      	ldr	r3, [r3, #20]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d014      	beq.n	8008a94 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008a6a:	7dfa      	ldrb	r2, [r7, #23]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008a72:	7dfa      	ldrb	r2, [r7, #23]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	32ae      	adds	r2, #174	@ 0xae
 8008a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a7c:	695b      	ldr	r3, [r3, #20]
 8008a7e:	7afa      	ldrb	r2, [r7, #11]
 8008a80:	4611      	mov	r1, r2
 8008a82:	68f8      	ldr	r0, [r7, #12]
 8008a84:	4798      	blx	r3
 8008a86:	4603      	mov	r3, r0
 8008a88:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008a8a:	7dbb      	ldrb	r3, [r7, #22]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d001      	beq.n	8008a94 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008a90:	7dbb      	ldrb	r3, [r7, #22]
 8008a92:	e000      	b.n	8008a96 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3718      	adds	r7, #24
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}

08008a9e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b084      	sub	sp, #16
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d014      	beq.n	8008b04 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00e      	beq.n	8008b04 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	6852      	ldr	r2, [r2, #4]
 8008af2:	b2d2      	uxtb	r2, r2
 8008af4:	4611      	mov	r1, r2
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	4798      	blx	r3
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d001      	beq.n	8008b04 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008b00:	2303      	movs	r3, #3
 8008b02:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b04:	2340      	movs	r3, #64	@ 0x40
 8008b06:	2200      	movs	r2, #0
 8008b08:	2100      	movs	r1, #0
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f001 fc1d 	bl	800a34a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2240      	movs	r2, #64	@ 0x40
 8008b1c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b20:	2340      	movs	r3, #64	@ 0x40
 8008b22:	2200      	movs	r2, #0
 8008b24:	2180      	movs	r1, #128	@ 0x80
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f001 fc0f 	bl	800a34a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2240      	movs	r2, #64	@ 0x40
 8008b36:	621a      	str	r2, [r3, #32]

  return ret;
 8008b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	78fa      	ldrb	r2, [r7, #3]
 8008b52:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	370c      	adds	r7, #12
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr

08008b62 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b083      	sub	sp, #12
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b04      	cmp	r3, #4
 8008b74:	d006      	beq.n	8008b84 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b7c:	b2da      	uxtb	r2, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2204      	movs	r2, #4
 8008b88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b083      	sub	sp, #12
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	2b04      	cmp	r3, #4
 8008bac:	d106      	bne.n	8008bbc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008bb4:	b2da      	uxtb	r2, r3
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	370c      	adds	r7, #12
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b03      	cmp	r3, #3
 8008bdc:	d110      	bne.n	8008c00 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00b      	beq.n	8008c00 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bee:	69db      	ldr	r3, [r3, #28]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d005      	beq.n	8008c00 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bfa:	69db      	ldr	r3, [r3, #28]
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3708      	adds	r7, #8
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b082      	sub	sp, #8
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	460b      	mov	r3, r1
 8008c14:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	32ae      	adds	r2, #174	@ 0xae
 8008c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d101      	bne.n	8008c2c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	e01c      	b.n	8008c66 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	2b03      	cmp	r3, #3
 8008c36:	d115      	bne.n	8008c64 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	32ae      	adds	r2, #174	@ 0xae
 8008c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c46:	6a1b      	ldr	r3, [r3, #32]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00b      	beq.n	8008c64 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	32ae      	adds	r2, #174	@ 0xae
 8008c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
 8008c5c:	78fa      	ldrb	r2, [r7, #3]
 8008c5e:	4611      	mov	r1, r2
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b082      	sub	sp, #8
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	460b      	mov	r3, r1
 8008c78:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	32ae      	adds	r2, #174	@ 0xae
 8008c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d101      	bne.n	8008c90 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c8c:	2303      	movs	r3, #3
 8008c8e:	e01c      	b.n	8008cca <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	2b03      	cmp	r3, #3
 8008c9a:	d115      	bne.n	8008cc8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	32ae      	adds	r2, #174	@ 0xae
 8008ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d00b      	beq.n	8008cc8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	32ae      	adds	r2, #174	@ 0xae
 8008cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc0:	78fa      	ldrb	r2, [r7, #3]
 8008cc2:	4611      	mov	r1, r2
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3708      	adds	r7, #8
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b083      	sub	sp, #12
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cda:	2300      	movs	r3, #0
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d00e      	beq.n	8008d24 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	6852      	ldr	r2, [r2, #4]
 8008d12:	b2d2      	uxtb	r2, r2
 8008d14:	4611      	mov	r1, r2
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	4798      	blx	r3
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008d20:	2303      	movs	r3, #3
 8008d22:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b083      	sub	sp, #12
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
 8008d36:	460b      	mov	r3, r1
 8008d38:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d3a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d54:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	370c      	adds	r7, #12
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr

08008d62 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b086      	sub	sp, #24
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008d76:	2300      	movs	r3, #0
 8008d78:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	885b      	ldrh	r3, [r3, #2]
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	7812      	ldrb	r2, [r2, #0]
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d91f      	bls.n	8008dc8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008d8e:	e013      	b.n	8008db8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008d90:	f107 030a 	add.w	r3, r7, #10
 8008d94:	4619      	mov	r1, r3
 8008d96:	6978      	ldr	r0, [r7, #20]
 8008d98:	f000 f81b 	bl	8008dd2 <USBD_GetNextDesc>
 8008d9c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	785b      	ldrb	r3, [r3, #1]
 8008da2:	2b05      	cmp	r3, #5
 8008da4:	d108      	bne.n	8008db8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	789b      	ldrb	r3, [r3, #2]
 8008dae:	78fa      	ldrb	r2, [r7, #3]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d008      	beq.n	8008dc6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008db4:	2300      	movs	r3, #0
 8008db6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	885b      	ldrh	r3, [r3, #2]
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	897b      	ldrh	r3, [r7, #10]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d8e5      	bhi.n	8008d90 <USBD_GetEpDesc+0x2e>
 8008dc4:	e000      	b.n	8008dc8 <USBD_GetEpDesc+0x66>
          break;
 8008dc6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008dc8:	693b      	ldr	r3, [r7, #16]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3718      	adds	r7, #24
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008dd2:	b480      	push	{r7}
 8008dd4:	b085      	sub	sp, #20
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	881b      	ldrh	r3, [r3, #0]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	7812      	ldrb	r2, [r2, #0]
 8008de8:	4413      	add	r3, r2
 8008dea:	b29a      	uxth	r2, r3
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	461a      	mov	r2, r3
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4413      	add	r3, r2
 8008dfa:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3714      	adds	r7, #20
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b087      	sub	sp, #28
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008e28:	8a3b      	ldrh	r3, [r7, #16]
 8008e2a:	021b      	lsls	r3, r3, #8
 8008e2c:	b21a      	sxth	r2, r3
 8008e2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	b21b      	sxth	r3, r3
 8008e36:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008e38:	89fb      	ldrh	r3, [r7, #14]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	371c      	adds	r7, #28
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
	...

08008e48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e52:	2300      	movs	r3, #0
 8008e54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e5e:	2b40      	cmp	r3, #64	@ 0x40
 8008e60:	d005      	beq.n	8008e6e <USBD_StdDevReq+0x26>
 8008e62:	2b40      	cmp	r3, #64	@ 0x40
 8008e64:	d857      	bhi.n	8008f16 <USBD_StdDevReq+0xce>
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00f      	beq.n	8008e8a <USBD_StdDevReq+0x42>
 8008e6a:	2b20      	cmp	r3, #32
 8008e6c:	d153      	bne.n	8008f16 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	32ae      	adds	r2, #174	@ 0xae
 8008e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	6839      	ldr	r1, [r7, #0]
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	4798      	blx	r3
 8008e84:	4603      	mov	r3, r0
 8008e86:	73fb      	strb	r3, [r7, #15]
      break;
 8008e88:	e04a      	b.n	8008f20 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	785b      	ldrb	r3, [r3, #1]
 8008e8e:	2b09      	cmp	r3, #9
 8008e90:	d83b      	bhi.n	8008f0a <USBD_StdDevReq+0xc2>
 8008e92:	a201      	add	r2, pc, #4	@ (adr r2, 8008e98 <USBD_StdDevReq+0x50>)
 8008e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e98:	08008eed 	.word	0x08008eed
 8008e9c:	08008f01 	.word	0x08008f01
 8008ea0:	08008f0b 	.word	0x08008f0b
 8008ea4:	08008ef7 	.word	0x08008ef7
 8008ea8:	08008f0b 	.word	0x08008f0b
 8008eac:	08008ecb 	.word	0x08008ecb
 8008eb0:	08008ec1 	.word	0x08008ec1
 8008eb4:	08008f0b 	.word	0x08008f0b
 8008eb8:	08008ee3 	.word	0x08008ee3
 8008ebc:	08008ed5 	.word	0x08008ed5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fa3c 	bl	8009340 <USBD_GetDescriptor>
          break;
 8008ec8:	e024      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008eca:	6839      	ldr	r1, [r7, #0]
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 fba1 	bl	8009614 <USBD_SetAddress>
          break;
 8008ed2:	e01f      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fbe0 	bl	800969c <USBD_SetConfig>
 8008edc:	4603      	mov	r3, r0
 8008ede:	73fb      	strb	r3, [r7, #15]
          break;
 8008ee0:	e018      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008ee2:	6839      	ldr	r1, [r7, #0]
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fc83 	bl	80097f0 <USBD_GetConfig>
          break;
 8008eea:	e013      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fcb4 	bl	800985c <USBD_GetStatus>
          break;
 8008ef4:	e00e      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008ef6:	6839      	ldr	r1, [r7, #0]
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 fce3 	bl	80098c4 <USBD_SetFeature>
          break;
 8008efe:	e009      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008f00:	6839      	ldr	r1, [r7, #0]
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 fd07 	bl	8009916 <USBD_ClrFeature>
          break;
 8008f08:	e004      	b.n	8008f14 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008f0a:	6839      	ldr	r1, [r7, #0]
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fd5e 	bl	80099ce <USBD_CtlError>
          break;
 8008f12:	bf00      	nop
      }
      break;
 8008f14:	e004      	b.n	8008f20 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008f16:	6839      	ldr	r1, [r7, #0]
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fd58 	bl	80099ce <USBD_CtlError>
      break;
 8008f1e:	bf00      	nop
  }

  return ret;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop

08008f2c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f42:	2b40      	cmp	r3, #64	@ 0x40
 8008f44:	d005      	beq.n	8008f52 <USBD_StdItfReq+0x26>
 8008f46:	2b40      	cmp	r3, #64	@ 0x40
 8008f48:	d852      	bhi.n	8008ff0 <USBD_StdItfReq+0xc4>
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <USBD_StdItfReq+0x26>
 8008f4e:	2b20      	cmp	r3, #32
 8008f50:	d14e      	bne.n	8008ff0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d840      	bhi.n	8008fe2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	889b      	ldrh	r3, [r3, #4]
 8008f64:	b2db      	uxtb	r3, r3
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d836      	bhi.n	8008fd8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	889b      	ldrh	r3, [r3, #4]
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	4619      	mov	r1, r3
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff fedb 	bl	8008d2e <USBD_CoreFindIF>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f7c:	7bbb      	ldrb	r3, [r7, #14]
 8008f7e:	2bff      	cmp	r3, #255	@ 0xff
 8008f80:	d01d      	beq.n	8008fbe <USBD_StdItfReq+0x92>
 8008f82:	7bbb      	ldrb	r3, [r7, #14]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d11a      	bne.n	8008fbe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008f88:	7bba      	ldrb	r2, [r7, #14]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	32ae      	adds	r2, #174	@ 0xae
 8008f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00f      	beq.n	8008fb8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008f98:	7bba      	ldrb	r2, [r7, #14]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008fa0:	7bba      	ldrb	r2, [r7, #14]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	32ae      	adds	r2, #174	@ 0xae
 8008fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	6839      	ldr	r1, [r7, #0]
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	4798      	blx	r3
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008fb6:	e004      	b.n	8008fc2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008fbc:	e001      	b.n	8008fc2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	88db      	ldrh	r3, [r3, #6]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d110      	bne.n	8008fec <USBD_StdItfReq+0xc0>
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10d      	bne.n	8008fec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 fdd3 	bl	8009b7c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008fd6:	e009      	b.n	8008fec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008fd8:	6839      	ldr	r1, [r7, #0]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fcf7 	bl	80099ce <USBD_CtlError>
          break;
 8008fe0:	e004      	b.n	8008fec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008fe2:	6839      	ldr	r1, [r7, #0]
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f000 fcf2 	bl	80099ce <USBD_CtlError>
          break;
 8008fea:	e000      	b.n	8008fee <USBD_StdItfReq+0xc2>
          break;
 8008fec:	bf00      	nop
      }
      break;
 8008fee:	e004      	b.n	8008ffa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fceb 	bl	80099ce <USBD_CtlError>
      break;
 8008ff8:	bf00      	nop
  }

  return ret;
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800900e:	2300      	movs	r3, #0
 8009010:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	889b      	ldrh	r3, [r3, #4]
 8009016:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009020:	2b40      	cmp	r3, #64	@ 0x40
 8009022:	d007      	beq.n	8009034 <USBD_StdEPReq+0x30>
 8009024:	2b40      	cmp	r3, #64	@ 0x40
 8009026:	f200 817f 	bhi.w	8009328 <USBD_StdEPReq+0x324>
 800902a:	2b00      	cmp	r3, #0
 800902c:	d02a      	beq.n	8009084 <USBD_StdEPReq+0x80>
 800902e:	2b20      	cmp	r3, #32
 8009030:	f040 817a 	bne.w	8009328 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009034:	7bbb      	ldrb	r3, [r7, #14]
 8009036:	4619      	mov	r1, r3
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f7ff fe85 	bl	8008d48 <USBD_CoreFindEP>
 800903e:	4603      	mov	r3, r0
 8009040:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009042:	7b7b      	ldrb	r3, [r7, #13]
 8009044:	2bff      	cmp	r3, #255	@ 0xff
 8009046:	f000 8174 	beq.w	8009332 <USBD_StdEPReq+0x32e>
 800904a:	7b7b      	ldrb	r3, [r7, #13]
 800904c:	2b00      	cmp	r3, #0
 800904e:	f040 8170 	bne.w	8009332 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009052:	7b7a      	ldrb	r2, [r7, #13]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800905a:	7b7a      	ldrb	r2, [r7, #13]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	32ae      	adds	r2, #174	@ 0xae
 8009060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	2b00      	cmp	r3, #0
 8009068:	f000 8163 	beq.w	8009332 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800906c:	7b7a      	ldrb	r2, [r7, #13]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	32ae      	adds	r2, #174	@ 0xae
 8009072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	6839      	ldr	r1, [r7, #0]
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	4798      	blx	r3
 800907e:	4603      	mov	r3, r0
 8009080:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009082:	e156      	b.n	8009332 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	785b      	ldrb	r3, [r3, #1]
 8009088:	2b03      	cmp	r3, #3
 800908a:	d008      	beq.n	800909e <USBD_StdEPReq+0x9a>
 800908c:	2b03      	cmp	r3, #3
 800908e:	f300 8145 	bgt.w	800931c <USBD_StdEPReq+0x318>
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 809b 	beq.w	80091ce <USBD_StdEPReq+0x1ca>
 8009098:	2b01      	cmp	r3, #1
 800909a:	d03c      	beq.n	8009116 <USBD_StdEPReq+0x112>
 800909c:	e13e      	b.n	800931c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b02      	cmp	r3, #2
 80090a8:	d002      	beq.n	80090b0 <USBD_StdEPReq+0xac>
 80090aa:	2b03      	cmp	r3, #3
 80090ac:	d016      	beq.n	80090dc <USBD_StdEPReq+0xd8>
 80090ae:	e02c      	b.n	800910a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090b0:	7bbb      	ldrb	r3, [r7, #14]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00d      	beq.n	80090d2 <USBD_StdEPReq+0xce>
 80090b6:	7bbb      	ldrb	r3, [r7, #14]
 80090b8:	2b80      	cmp	r3, #128	@ 0x80
 80090ba:	d00a      	beq.n	80090d2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80090bc:	7bbb      	ldrb	r3, [r7, #14]
 80090be:	4619      	mov	r1, r3
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f001 f987 	bl	800a3d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090c6:	2180      	movs	r1, #128	@ 0x80
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f001 f983 	bl	800a3d4 <USBD_LL_StallEP>
 80090ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80090d0:	e020      	b.n	8009114 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fc7a 	bl	80099ce <USBD_CtlError>
              break;
 80090da:	e01b      	b.n	8009114 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	885b      	ldrh	r3, [r3, #2]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10e      	bne.n	8009102 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80090e4:	7bbb      	ldrb	r3, [r7, #14]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00b      	beq.n	8009102 <USBD_StdEPReq+0xfe>
 80090ea:	7bbb      	ldrb	r3, [r7, #14]
 80090ec:	2b80      	cmp	r3, #128	@ 0x80
 80090ee:	d008      	beq.n	8009102 <USBD_StdEPReq+0xfe>
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	88db      	ldrh	r3, [r3, #6]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d104      	bne.n	8009102 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80090f8:	7bbb      	ldrb	r3, [r7, #14]
 80090fa:	4619      	mov	r1, r3
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f001 f969 	bl	800a3d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 fd3a 	bl	8009b7c <USBD_CtlSendStatus>

              break;
 8009108:	e004      	b.n	8009114 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fc5e 	bl	80099ce <USBD_CtlError>
              break;
 8009112:	bf00      	nop
          }
          break;
 8009114:	e107      	b.n	8009326 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800911c:	b2db      	uxtb	r3, r3
 800911e:	2b02      	cmp	r3, #2
 8009120:	d002      	beq.n	8009128 <USBD_StdEPReq+0x124>
 8009122:	2b03      	cmp	r3, #3
 8009124:	d016      	beq.n	8009154 <USBD_StdEPReq+0x150>
 8009126:	e04b      	b.n	80091c0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009128:	7bbb      	ldrb	r3, [r7, #14]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00d      	beq.n	800914a <USBD_StdEPReq+0x146>
 800912e:	7bbb      	ldrb	r3, [r7, #14]
 8009130:	2b80      	cmp	r3, #128	@ 0x80
 8009132:	d00a      	beq.n	800914a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009134:	7bbb      	ldrb	r3, [r7, #14]
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f001 f94b 	bl	800a3d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800913e:	2180      	movs	r1, #128	@ 0x80
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f001 f947 	bl	800a3d4 <USBD_LL_StallEP>
 8009146:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009148:	e040      	b.n	80091cc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800914a:	6839      	ldr	r1, [r7, #0]
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fc3e 	bl	80099ce <USBD_CtlError>
              break;
 8009152:	e03b      	b.n	80091cc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	885b      	ldrh	r3, [r3, #2]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d136      	bne.n	80091ca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800915c:	7bbb      	ldrb	r3, [r7, #14]
 800915e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009162:	2b00      	cmp	r3, #0
 8009164:	d004      	beq.n	8009170 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009166:	7bbb      	ldrb	r3, [r7, #14]
 8009168:	4619      	mov	r1, r3
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 f951 	bl	800a412 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 fd03 	bl	8009b7c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009176:	7bbb      	ldrb	r3, [r7, #14]
 8009178:	4619      	mov	r1, r3
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f7ff fde4 	bl	8008d48 <USBD_CoreFindEP>
 8009180:	4603      	mov	r3, r0
 8009182:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009184:	7b7b      	ldrb	r3, [r7, #13]
 8009186:	2bff      	cmp	r3, #255	@ 0xff
 8009188:	d01f      	beq.n	80091ca <USBD_StdEPReq+0x1c6>
 800918a:	7b7b      	ldrb	r3, [r7, #13]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d11c      	bne.n	80091ca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009190:	7b7a      	ldrb	r2, [r7, #13]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009198:	7b7a      	ldrb	r2, [r7, #13]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	32ae      	adds	r2, #174	@ 0xae
 800919e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d010      	beq.n	80091ca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80091a8:	7b7a      	ldrb	r2, [r7, #13]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	32ae      	adds	r2, #174	@ 0xae
 80091ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	6839      	ldr	r1, [r7, #0]
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	4798      	blx	r3
 80091ba:	4603      	mov	r3, r0
 80091bc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80091be:	e004      	b.n	80091ca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80091c0:	6839      	ldr	r1, [r7, #0]
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fc03 	bl	80099ce <USBD_CtlError>
              break;
 80091c8:	e000      	b.n	80091cc <USBD_StdEPReq+0x1c8>
              break;
 80091ca:	bf00      	nop
          }
          break;
 80091cc:	e0ab      	b.n	8009326 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	d002      	beq.n	80091e0 <USBD_StdEPReq+0x1dc>
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d032      	beq.n	8009244 <USBD_StdEPReq+0x240>
 80091de:	e097      	b.n	8009310 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091e0:	7bbb      	ldrb	r3, [r7, #14]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d007      	beq.n	80091f6 <USBD_StdEPReq+0x1f2>
 80091e6:	7bbb      	ldrb	r3, [r7, #14]
 80091e8:	2b80      	cmp	r3, #128	@ 0x80
 80091ea:	d004      	beq.n	80091f6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80091ec:	6839      	ldr	r1, [r7, #0]
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fbed 	bl	80099ce <USBD_CtlError>
                break;
 80091f4:	e091      	b.n	800931a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	da0b      	bge.n	8009216 <USBD_StdEPReq+0x212>
 80091fe:	7bbb      	ldrb	r3, [r7, #14]
 8009200:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009204:	4613      	mov	r3, r2
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	3310      	adds	r3, #16
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	4413      	add	r3, r2
 8009212:	3304      	adds	r3, #4
 8009214:	e00b      	b.n	800922e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009216:	7bbb      	ldrb	r3, [r7, #14]
 8009218:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	4413      	add	r3, r2
 800922c:	3304      	adds	r3, #4
 800922e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	2200      	movs	r2, #0
 8009234:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	2202      	movs	r2, #2
 800923a:	4619      	mov	r1, r3
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 fc43 	bl	8009ac8 <USBD_CtlSendData>
              break;
 8009242:	e06a      	b.n	800931a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009244:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009248:	2b00      	cmp	r3, #0
 800924a:	da11      	bge.n	8009270 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800924c:	7bbb      	ldrb	r3, [r7, #14]
 800924e:	f003 020f 	and.w	r2, r3, #15
 8009252:	6879      	ldr	r1, [r7, #4]
 8009254:	4613      	mov	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	440b      	add	r3, r1
 800925e:	3324      	adds	r3, #36	@ 0x24
 8009260:	881b      	ldrh	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d117      	bne.n	8009296 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009266:	6839      	ldr	r1, [r7, #0]
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f000 fbb0 	bl	80099ce <USBD_CtlError>
                  break;
 800926e:	e054      	b.n	800931a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009270:	7bbb      	ldrb	r3, [r7, #14]
 8009272:	f003 020f 	and.w	r2, r3, #15
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	4613      	mov	r3, r2
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	4413      	add	r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	440b      	add	r3, r1
 8009282:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009286:	881b      	ldrh	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d104      	bne.n	8009296 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800928c:	6839      	ldr	r1, [r7, #0]
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fb9d 	bl	80099ce <USBD_CtlError>
                  break;
 8009294:	e041      	b.n	800931a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009296:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800929a:	2b00      	cmp	r3, #0
 800929c:	da0b      	bge.n	80092b6 <USBD_StdEPReq+0x2b2>
 800929e:	7bbb      	ldrb	r3, [r7, #14]
 80092a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80092a4:	4613      	mov	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	3310      	adds	r3, #16
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	4413      	add	r3, r2
 80092b2:	3304      	adds	r3, #4
 80092b4:	e00b      	b.n	80092ce <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80092b6:	7bbb      	ldrb	r3, [r7, #14]
 80092b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092bc:	4613      	mov	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	4413      	add	r3, r2
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	4413      	add	r3, r2
 80092cc:	3304      	adds	r3, #4
 80092ce:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80092d0:	7bbb      	ldrb	r3, [r7, #14]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d002      	beq.n	80092dc <USBD_StdEPReq+0x2d8>
 80092d6:	7bbb      	ldrb	r3, [r7, #14]
 80092d8:	2b80      	cmp	r3, #128	@ 0x80
 80092da:	d103      	bne.n	80092e4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	2200      	movs	r2, #0
 80092e0:	601a      	str	r2, [r3, #0]
 80092e2:	e00e      	b.n	8009302 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80092e4:	7bbb      	ldrb	r3, [r7, #14]
 80092e6:	4619      	mov	r1, r3
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f001 f8b1 	bl	800a450 <USBD_LL_IsStallEP>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d003      	beq.n	80092fc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	2201      	movs	r2, #1
 80092f8:	601a      	str	r2, [r3, #0]
 80092fa:	e002      	b.n	8009302 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2200      	movs	r2, #0
 8009300:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	2202      	movs	r2, #2
 8009306:	4619      	mov	r1, r3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fbdd 	bl	8009ac8 <USBD_CtlSendData>
              break;
 800930e:	e004      	b.n	800931a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009310:	6839      	ldr	r1, [r7, #0]
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fb5b 	bl	80099ce <USBD_CtlError>
              break;
 8009318:	bf00      	nop
          }
          break;
 800931a:	e004      	b.n	8009326 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fb55 	bl	80099ce <USBD_CtlError>
          break;
 8009324:	bf00      	nop
      }
      break;
 8009326:	e005      	b.n	8009334 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fb4f 	bl	80099ce <USBD_CtlError>
      break;
 8009330:	e000      	b.n	8009334 <USBD_StdEPReq+0x330>
      break;
 8009332:	bf00      	nop
  }

  return ret;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
	...

08009340 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b084      	sub	sp, #16
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800934a:	2300      	movs	r3, #0
 800934c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800934e:	2300      	movs	r3, #0
 8009350:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	885b      	ldrh	r3, [r3, #2]
 800935a:	0a1b      	lsrs	r3, r3, #8
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b01      	subs	r3, #1
 8009360:	2b06      	cmp	r3, #6
 8009362:	f200 8128 	bhi.w	80095b6 <USBD_GetDescriptor+0x276>
 8009366:	a201      	add	r2, pc, #4	@ (adr r2, 800936c <USBD_GetDescriptor+0x2c>)
 8009368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800936c:	08009389 	.word	0x08009389
 8009370:	080093a1 	.word	0x080093a1
 8009374:	080093e1 	.word	0x080093e1
 8009378:	080095b7 	.word	0x080095b7
 800937c:	080095b7 	.word	0x080095b7
 8009380:	08009557 	.word	0x08009557
 8009384:	08009583 	.word	0x08009583
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	7c12      	ldrb	r2, [r2, #16]
 8009394:	f107 0108 	add.w	r1, r7, #8
 8009398:	4610      	mov	r0, r2
 800939a:	4798      	blx	r3
 800939c:	60f8      	str	r0, [r7, #12]
      break;
 800939e:	e112      	b.n	80095c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	7c1b      	ldrb	r3, [r3, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d10d      	bne.n	80093c4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b0:	f107 0208 	add.w	r2, r7, #8
 80093b4:	4610      	mov	r0, r2
 80093b6:	4798      	blx	r3
 80093b8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	3301      	adds	r3, #1
 80093be:	2202      	movs	r2, #2
 80093c0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80093c2:	e100      	b.n	80095c6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093cc:	f107 0208 	add.w	r2, r7, #8
 80093d0:	4610      	mov	r0, r2
 80093d2:	4798      	blx	r3
 80093d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	3301      	adds	r3, #1
 80093da:	2202      	movs	r2, #2
 80093dc:	701a      	strb	r2, [r3, #0]
      break;
 80093de:	e0f2      	b.n	80095c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	885b      	ldrh	r3, [r3, #2]
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	2b05      	cmp	r3, #5
 80093e8:	f200 80ac 	bhi.w	8009544 <USBD_GetDescriptor+0x204>
 80093ec:	a201      	add	r2, pc, #4	@ (adr r2, 80093f4 <USBD_GetDescriptor+0xb4>)
 80093ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f2:	bf00      	nop
 80093f4:	0800940d 	.word	0x0800940d
 80093f8:	08009441 	.word	0x08009441
 80093fc:	08009475 	.word	0x08009475
 8009400:	080094a9 	.word	0x080094a9
 8009404:	080094dd 	.word	0x080094dd
 8009408:	08009511 	.word	0x08009511
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00b      	beq.n	8009430 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	7c12      	ldrb	r2, [r2, #16]
 8009424:	f107 0108 	add.w	r1, r7, #8
 8009428:	4610      	mov	r0, r2
 800942a:	4798      	blx	r3
 800942c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800942e:	e091      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 facb 	bl	80099ce <USBD_CtlError>
            err++;
 8009438:	7afb      	ldrb	r3, [r7, #11]
 800943a:	3301      	adds	r3, #1
 800943c:	72fb      	strb	r3, [r7, #11]
          break;
 800943e:	e089      	b.n	8009554 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00b      	beq.n	8009464 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	7c12      	ldrb	r2, [r2, #16]
 8009458:	f107 0108 	add.w	r1, r7, #8
 800945c:	4610      	mov	r0, r2
 800945e:	4798      	blx	r3
 8009460:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009462:	e077      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fab1 	bl	80099ce <USBD_CtlError>
            err++;
 800946c:	7afb      	ldrb	r3, [r7, #11]
 800946e:	3301      	adds	r3, #1
 8009470:	72fb      	strb	r3, [r7, #11]
          break;
 8009472:	e06f      	b.n	8009554 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00b      	beq.n	8009498 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	7c12      	ldrb	r2, [r2, #16]
 800948c:	f107 0108 	add.w	r1, r7, #8
 8009490:	4610      	mov	r0, r2
 8009492:	4798      	blx	r3
 8009494:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009496:	e05d      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009498:	6839      	ldr	r1, [r7, #0]
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 fa97 	bl	80099ce <USBD_CtlError>
            err++;
 80094a0:	7afb      	ldrb	r3, [r7, #11]
 80094a2:	3301      	adds	r3, #1
 80094a4:	72fb      	strb	r3, [r7, #11]
          break;
 80094a6:	e055      	b.n	8009554 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ae:	691b      	ldr	r3, [r3, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00b      	beq.n	80094cc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	7c12      	ldrb	r2, [r2, #16]
 80094c0:	f107 0108 	add.w	r1, r7, #8
 80094c4:	4610      	mov	r0, r2
 80094c6:	4798      	blx	r3
 80094c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094ca:	e043      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 fa7d 	bl	80099ce <USBD_CtlError>
            err++;
 80094d4:	7afb      	ldrb	r3, [r7, #11]
 80094d6:	3301      	adds	r3, #1
 80094d8:	72fb      	strb	r3, [r7, #11]
          break;
 80094da:	e03b      	b.n	8009554 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00b      	beq.n	8009500 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	687a      	ldr	r2, [r7, #4]
 80094f2:	7c12      	ldrb	r2, [r2, #16]
 80094f4:	f107 0108 	add.w	r1, r7, #8
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
 80094fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094fe:	e029      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009500:	6839      	ldr	r1, [r7, #0]
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fa63 	bl	80099ce <USBD_CtlError>
            err++;
 8009508:	7afb      	ldrb	r3, [r7, #11]
 800950a:	3301      	adds	r3, #1
 800950c:	72fb      	strb	r3, [r7, #11]
          break;
 800950e:	e021      	b.n	8009554 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009516:	699b      	ldr	r3, [r3, #24]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d00b      	beq.n	8009534 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009522:	699b      	ldr	r3, [r3, #24]
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	7c12      	ldrb	r2, [r2, #16]
 8009528:	f107 0108 	add.w	r1, r7, #8
 800952c:	4610      	mov	r0, r2
 800952e:	4798      	blx	r3
 8009530:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009532:	e00f      	b.n	8009554 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 fa49 	bl	80099ce <USBD_CtlError>
            err++;
 800953c:	7afb      	ldrb	r3, [r7, #11]
 800953e:	3301      	adds	r3, #1
 8009540:	72fb      	strb	r3, [r7, #11]
          break;
 8009542:	e007      	b.n	8009554 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fa41 	bl	80099ce <USBD_CtlError>
          err++;
 800954c:	7afb      	ldrb	r3, [r7, #11]
 800954e:	3301      	adds	r3, #1
 8009550:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009552:	bf00      	nop
      }
      break;
 8009554:	e037      	b.n	80095c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	7c1b      	ldrb	r3, [r3, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d109      	bne.n	8009572 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009566:	f107 0208 	add.w	r2, r7, #8
 800956a:	4610      	mov	r0, r2
 800956c:	4798      	blx	r3
 800956e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009570:	e029      	b.n	80095c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 fa2a 	bl	80099ce <USBD_CtlError>
        err++;
 800957a:	7afb      	ldrb	r3, [r7, #11]
 800957c:	3301      	adds	r3, #1
 800957e:	72fb      	strb	r3, [r7, #11]
      break;
 8009580:	e021      	b.n	80095c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	7c1b      	ldrb	r3, [r3, #16]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d10d      	bne.n	80095a6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009592:	f107 0208 	add.w	r2, r7, #8
 8009596:	4610      	mov	r0, r2
 8009598:	4798      	blx	r3
 800959a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	3301      	adds	r3, #1
 80095a0:	2207      	movs	r2, #7
 80095a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095a4:	e00f      	b.n	80095c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80095a6:	6839      	ldr	r1, [r7, #0]
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 fa10 	bl	80099ce <USBD_CtlError>
        err++;
 80095ae:	7afb      	ldrb	r3, [r7, #11]
 80095b0:	3301      	adds	r3, #1
 80095b2:	72fb      	strb	r3, [r7, #11]
      break;
 80095b4:	e007      	b.n	80095c6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80095b6:	6839      	ldr	r1, [r7, #0]
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fa08 	bl	80099ce <USBD_CtlError>
      err++;
 80095be:	7afb      	ldrb	r3, [r7, #11]
 80095c0:	3301      	adds	r3, #1
 80095c2:	72fb      	strb	r3, [r7, #11]
      break;
 80095c4:	bf00      	nop
  }

  if (err != 0U)
 80095c6:	7afb      	ldrb	r3, [r7, #11]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d11e      	bne.n	800960a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	88db      	ldrh	r3, [r3, #6]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d016      	beq.n	8009602 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80095d4:	893b      	ldrh	r3, [r7, #8]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00e      	beq.n	80095f8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	88da      	ldrh	r2, [r3, #6]
 80095de:	893b      	ldrh	r3, [r7, #8]
 80095e0:	4293      	cmp	r3, r2
 80095e2:	bf28      	it	cs
 80095e4:	4613      	movcs	r3, r2
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80095ea:	893b      	ldrh	r3, [r7, #8]
 80095ec:	461a      	mov	r2, r3
 80095ee:	68f9      	ldr	r1, [r7, #12]
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 fa69 	bl	8009ac8 <USBD_CtlSendData>
 80095f6:	e009      	b.n	800960c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80095f8:	6839      	ldr	r1, [r7, #0]
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 f9e7 	bl	80099ce <USBD_CtlError>
 8009600:	e004      	b.n	800960c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 faba 	bl	8009b7c <USBD_CtlSendStatus>
 8009608:	e000      	b.n	800960c <USBD_GetDescriptor+0x2cc>
    return;
 800960a:	bf00      	nop
  }
}
 800960c:	3710      	adds	r7, #16
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop

08009614 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	889b      	ldrh	r3, [r3, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d131      	bne.n	800968a <USBD_SetAddress+0x76>
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	88db      	ldrh	r3, [r3, #6]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d12d      	bne.n	800968a <USBD_SetAddress+0x76>
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	885b      	ldrh	r3, [r3, #2]
 8009632:	2b7f      	cmp	r3, #127	@ 0x7f
 8009634:	d829      	bhi.n	800968a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	885b      	ldrh	r3, [r3, #2]
 800963a:	b2db      	uxtb	r3, r3
 800963c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009640:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009648:	b2db      	uxtb	r3, r3
 800964a:	2b03      	cmp	r3, #3
 800964c:	d104      	bne.n	8009658 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800964e:	6839      	ldr	r1, [r7, #0]
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 f9bc 	bl	80099ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009656:	e01d      	b.n	8009694 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	7bfa      	ldrb	r2, [r7, #15]
 800965c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009660:	7bfb      	ldrb	r3, [r7, #15]
 8009662:	4619      	mov	r1, r3
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 ff1f 	bl	800a4a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f000 fa86 	bl	8009b7c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d004      	beq.n	8009680 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2202      	movs	r2, #2
 800967a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800967e:	e009      	b.n	8009694 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009688:	e004      	b.n	8009694 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800968a:	6839      	ldr	r1, [r7, #0]
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f99e 	bl	80099ce <USBD_CtlError>
  }
}
 8009692:	bf00      	nop
 8009694:	bf00      	nop
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096a6:	2300      	movs	r3, #0
 80096a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	885b      	ldrh	r3, [r3, #2]
 80096ae:	b2da      	uxtb	r2, r3
 80096b0:	4b4e      	ldr	r3, [pc, #312]	@ (80097ec <USBD_SetConfig+0x150>)
 80096b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80096b4:	4b4d      	ldr	r3, [pc, #308]	@ (80097ec <USBD_SetConfig+0x150>)
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d905      	bls.n	80096c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80096bc:	6839      	ldr	r1, [r7, #0]
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 f985 	bl	80099ce <USBD_CtlError>
    return USBD_FAIL;
 80096c4:	2303      	movs	r3, #3
 80096c6:	e08c      	b.n	80097e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b02      	cmp	r3, #2
 80096d2:	d002      	beq.n	80096da <USBD_SetConfig+0x3e>
 80096d4:	2b03      	cmp	r3, #3
 80096d6:	d029      	beq.n	800972c <USBD_SetConfig+0x90>
 80096d8:	e075      	b.n	80097c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80096da:	4b44      	ldr	r3, [pc, #272]	@ (80097ec <USBD_SetConfig+0x150>)
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d020      	beq.n	8009724 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80096e2:	4b42      	ldr	r3, [pc, #264]	@ (80097ec <USBD_SetConfig+0x150>)
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	461a      	mov	r2, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80096ec:	4b3f      	ldr	r3, [pc, #252]	@ (80097ec <USBD_SetConfig+0x150>)
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	4619      	mov	r1, r3
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7fe ffe3 	bl	80086be <USBD_SetClassConfig>
 80096f8:	4603      	mov	r3, r0
 80096fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d008      	beq.n	8009714 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009702:	6839      	ldr	r1, [r7, #0]
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 f962 	bl	80099ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2202      	movs	r2, #2
 800970e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009712:	e065      	b.n	80097e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 fa31 	bl	8009b7c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2203      	movs	r2, #3
 800971e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009722:	e05d      	b.n	80097e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fa29 	bl	8009b7c <USBD_CtlSendStatus>
      break;
 800972a:	e059      	b.n	80097e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800972c:	4b2f      	ldr	r3, [pc, #188]	@ (80097ec <USBD_SetConfig+0x150>)
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d112      	bne.n	800975a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2202      	movs	r2, #2
 8009738:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800973c:	4b2b      	ldr	r3, [pc, #172]	@ (80097ec <USBD_SetConfig+0x150>)
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	461a      	mov	r2, r3
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009746:	4b29      	ldr	r3, [pc, #164]	@ (80097ec <USBD_SetConfig+0x150>)
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f7fe ffd2 	bl	80086f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f000 fa12 	bl	8009b7c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009758:	e042      	b.n	80097e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800975a:	4b24      	ldr	r3, [pc, #144]	@ (80097ec <USBD_SetConfig+0x150>)
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	461a      	mov	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	429a      	cmp	r2, r3
 8009766:	d02a      	beq.n	80097be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	b2db      	uxtb	r3, r3
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f7fe ffc0 	bl	80086f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009776:	4b1d      	ldr	r3, [pc, #116]	@ (80097ec <USBD_SetConfig+0x150>)
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009780:	4b1a      	ldr	r3, [pc, #104]	@ (80097ec <USBD_SetConfig+0x150>)
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	4619      	mov	r1, r3
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f7fe ff99 	bl	80086be <USBD_SetClassConfig>
 800978c:	4603      	mov	r3, r0
 800978e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009790:	7bfb      	ldrb	r3, [r7, #15]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d00f      	beq.n	80097b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009796:	6839      	ldr	r1, [r7, #0]
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 f918 	bl	80099ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7fe ffa5 	bl	80086f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2202      	movs	r2, #2
 80097b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80097b4:	e014      	b.n	80097e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 f9e0 	bl	8009b7c <USBD_CtlSendStatus>
      break;
 80097bc:	e010      	b.n	80097e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f9dc 	bl	8009b7c <USBD_CtlSendStatus>
      break;
 80097c4:	e00c      	b.n	80097e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80097c6:	6839      	ldr	r1, [r7, #0]
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f900 	bl	80099ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80097ce:	4b07      	ldr	r3, [pc, #28]	@ (80097ec <USBD_SetConfig+0x150>)
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	4619      	mov	r1, r3
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f7fe ff8e 	bl	80086f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80097da:	2303      	movs	r3, #3
 80097dc:	73fb      	strb	r3, [r7, #15]
      break;
 80097de:	bf00      	nop
  }

  return ret;
 80097e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	200003b4 	.word	0x200003b4

080097f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	88db      	ldrh	r3, [r3, #6]
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d004      	beq.n	800980c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009802:	6839      	ldr	r1, [r7, #0]
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 f8e2 	bl	80099ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800980a:	e023      	b.n	8009854 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009812:	b2db      	uxtb	r3, r3
 8009814:	2b02      	cmp	r3, #2
 8009816:	dc02      	bgt.n	800981e <USBD_GetConfig+0x2e>
 8009818:	2b00      	cmp	r3, #0
 800981a:	dc03      	bgt.n	8009824 <USBD_GetConfig+0x34>
 800981c:	e015      	b.n	800984a <USBD_GetConfig+0x5a>
 800981e:	2b03      	cmp	r3, #3
 8009820:	d00b      	beq.n	800983a <USBD_GetConfig+0x4a>
 8009822:	e012      	b.n	800984a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	3308      	adds	r3, #8
 800982e:	2201      	movs	r2, #1
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 f948 	bl	8009ac8 <USBD_CtlSendData>
        break;
 8009838:	e00c      	b.n	8009854 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	3304      	adds	r3, #4
 800983e:	2201      	movs	r2, #1
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f940 	bl	8009ac8 <USBD_CtlSendData>
        break;
 8009848:	e004      	b.n	8009854 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 f8be 	bl	80099ce <USBD_CtlError>
        break;
 8009852:	bf00      	nop
}
 8009854:	bf00      	nop
 8009856:	3708      	adds	r7, #8
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800986c:	b2db      	uxtb	r3, r3
 800986e:	3b01      	subs	r3, #1
 8009870:	2b02      	cmp	r3, #2
 8009872:	d81e      	bhi.n	80098b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	88db      	ldrh	r3, [r3, #6]
 8009878:	2b02      	cmp	r3, #2
 800987a:	d004      	beq.n	8009886 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800987c:	6839      	ldr	r1, [r7, #0]
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 f8a5 	bl	80099ce <USBD_CtlError>
        break;
 8009884:	e01a      	b.n	80098bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	f043 0202 	orr.w	r2, r3, #2
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	330c      	adds	r3, #12
 80098a6:	2202      	movs	r2, #2
 80098a8:	4619      	mov	r1, r3
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f90c 	bl	8009ac8 <USBD_CtlSendData>
      break;
 80098b0:	e004      	b.n	80098bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80098b2:	6839      	ldr	r1, [r7, #0]
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f88a 	bl	80099ce <USBD_CtlError>
      break;
 80098ba:	bf00      	nop
  }
}
 80098bc:	bf00      	nop
 80098be:	3708      	adds	r7, #8
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	885b      	ldrh	r3, [r3, #2]
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d107      	bne.n	80098e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f94c 	bl	8009b7c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80098e4:	e013      	b.n	800990e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	885b      	ldrh	r3, [r3, #2]
 80098ea:	2b02      	cmp	r3, #2
 80098ec:	d10b      	bne.n	8009906 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	889b      	ldrh	r3, [r3, #4]
 80098f2:	0a1b      	lsrs	r3, r3, #8
 80098f4:	b29b      	uxth	r3, r3
 80098f6:	b2da      	uxtb	r2, r3
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 f93c 	bl	8009b7c <USBD_CtlSendStatus>
}
 8009904:	e003      	b.n	800990e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009906:	6839      	ldr	r1, [r7, #0]
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 f860 	bl	80099ce <USBD_CtlError>
}
 800990e:	bf00      	nop
 8009910:	3708      	adds	r7, #8
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b082      	sub	sp, #8
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
 800991e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009926:	b2db      	uxtb	r3, r3
 8009928:	3b01      	subs	r3, #1
 800992a:	2b02      	cmp	r3, #2
 800992c:	d80b      	bhi.n	8009946 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	885b      	ldrh	r3, [r3, #2]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d10c      	bne.n	8009950 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 f91c 	bl	8009b7c <USBD_CtlSendStatus>
      }
      break;
 8009944:	e004      	b.n	8009950 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009946:	6839      	ldr	r1, [r7, #0]
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 f840 	bl	80099ce <USBD_CtlError>
      break;
 800994e:	e000      	b.n	8009952 <USBD_ClrFeature+0x3c>
      break;
 8009950:	bf00      	nop
  }
}
 8009952:	bf00      	nop
 8009954:	3708      	adds	r7, #8
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	781a      	ldrb	r2, [r3, #0]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	3301      	adds	r3, #1
 8009974:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	781a      	ldrb	r2, [r3, #0]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	3301      	adds	r3, #1
 8009982:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f7ff fa40 	bl	8008e0a <SWAPBYTE>
 800998a:	4603      	mov	r3, r0
 800998c:	461a      	mov	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	3301      	adds	r3, #1
 8009996:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	3301      	adds	r3, #1
 800999c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f7ff fa33 	bl	8008e0a <SWAPBYTE>
 80099a4:	4603      	mov	r3, r0
 80099a6:	461a      	mov	r2, r3
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	3301      	adds	r3, #1
 80099b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3301      	adds	r3, #1
 80099b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f7ff fa26 	bl	8008e0a <SWAPBYTE>
 80099be:	4603      	mov	r3, r0
 80099c0:	461a      	mov	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	80da      	strh	r2, [r3, #6]
}
 80099c6:	bf00      	nop
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b082      	sub	sp, #8
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
 80099d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80099d8:	2180      	movs	r1, #128	@ 0x80
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 fcfa 	bl	800a3d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80099e0:	2100      	movs	r1, #0
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 fcf6 	bl	800a3d4 <USBD_LL_StallEP>
}
 80099e8:	bf00      	nop
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d042      	beq.n	8009a8c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009a0a:	6938      	ldr	r0, [r7, #16]
 8009a0c:	f000 f842 	bl	8009a94 <USBD_GetLen>
 8009a10:	4603      	mov	r3, r0
 8009a12:	3301      	adds	r3, #1
 8009a14:	005b      	lsls	r3, r3, #1
 8009a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a1a:	d808      	bhi.n	8009a2e <USBD_GetString+0x3e>
 8009a1c:	6938      	ldr	r0, [r7, #16]
 8009a1e:	f000 f839 	bl	8009a94 <USBD_GetLen>
 8009a22:	4603      	mov	r3, r0
 8009a24:	3301      	adds	r3, #1
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	005b      	lsls	r3, r3, #1
 8009a2a:	b29a      	uxth	r2, r3
 8009a2c:	e001      	b.n	8009a32 <USBD_GetString+0x42>
 8009a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a36:	7dfb      	ldrb	r3, [r7, #23]
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	7812      	ldrb	r2, [r2, #0]
 8009a40:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a42:	7dfb      	ldrb	r3, [r7, #23]
 8009a44:	3301      	adds	r3, #1
 8009a46:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a48:	7dfb      	ldrb	r3, [r7, #23]
 8009a4a:	68ba      	ldr	r2, [r7, #8]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	2203      	movs	r2, #3
 8009a50:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	3301      	adds	r3, #1
 8009a56:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009a58:	e013      	b.n	8009a82 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009a5a:	7dfb      	ldrb	r3, [r7, #23]
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	4413      	add	r3, r2
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	7812      	ldrb	r2, [r2, #0]
 8009a64:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	613b      	str	r3, [r7, #16]
    idx++;
 8009a6c:	7dfb      	ldrb	r3, [r7, #23]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009a72:	7dfb      	ldrb	r3, [r7, #23]
 8009a74:	68ba      	ldr	r2, [r7, #8]
 8009a76:	4413      	add	r3, r2
 8009a78:	2200      	movs	r2, #0
 8009a7a:	701a      	strb	r2, [r3, #0]
    idx++;
 8009a7c:	7dfb      	ldrb	r3, [r7, #23]
 8009a7e:	3301      	adds	r3, #1
 8009a80:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e7      	bne.n	8009a5a <USBD_GetString+0x6a>
 8009a8a:	e000      	b.n	8009a8e <USBD_GetString+0x9e>
    return;
 8009a8c:	bf00      	nop
  }
}
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b085      	sub	sp, #20
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009aa4:	e005      	b.n	8009ab2 <USBD_GetLen+0x1e>
  {
    len++;
 8009aa6:	7bfb      	ldrb	r3, [r7, #15]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	3301      	adds	r3, #1
 8009ab0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1f5      	bne.n	8009aa6 <USBD_GetLen+0x12>
  }

  return len;
 8009aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3714      	adds	r7, #20
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b084      	sub	sp, #16
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2202      	movs	r2, #2
 8009ad8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	68ba      	ldr	r2, [r7, #8]
 8009aec:	2100      	movs	r1, #0
 8009aee:	68f8      	ldr	r0, [r7, #12]
 8009af0:	f000 fcf9 	bl	800a4e6 <USBD_LL_Transmit>

  return USBD_OK;
 8009af4:	2300      	movs	r3, #0
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}

08009afe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009afe:	b580      	push	{r7, lr}
 8009b00:	b084      	sub	sp, #16
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	60f8      	str	r0, [r7, #12]
 8009b06:	60b9      	str	r1, [r7, #8]
 8009b08:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	2100      	movs	r1, #0
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f000 fce8 	bl	800a4e6 <USBD_LL_Transmit>

  return USBD_OK;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2203      	movs	r2, #3
 8009b30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	2100      	movs	r1, #0
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f000 fcec 	bl	800a528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b084      	sub	sp, #16
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	60f8      	str	r0, [r7, #12]
 8009b62:	60b9      	str	r1, [r7, #8]
 8009b64:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 fcdb 	bl	800a528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3710      	adds	r7, #16
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}

08009b7c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2204      	movs	r2, #4
 8009b88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	2200      	movs	r2, #0
 8009b90:	2100      	movs	r1, #0
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f000 fca7 	bl	800a4e6 <USBD_LL_Transmit>

  return USBD_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b082      	sub	sp, #8
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2205      	movs	r2, #5
 8009bae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	2100      	movs	r1, #0
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 fcb5 	bl	800a528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009bcc:	2200      	movs	r2, #0
 8009bce:	4912      	ldr	r1, [pc, #72]	@ (8009c18 <MX_USB_DEVICE_Init+0x50>)
 8009bd0:	4812      	ldr	r0, [pc, #72]	@ (8009c1c <MX_USB_DEVICE_Init+0x54>)
 8009bd2:	f7fe fcf7 	bl	80085c4 <USBD_Init>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d001      	beq.n	8009be0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009bdc:	f7f7 fb7c 	bl	80012d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009be0:	490f      	ldr	r1, [pc, #60]	@ (8009c20 <MX_USB_DEVICE_Init+0x58>)
 8009be2:	480e      	ldr	r0, [pc, #56]	@ (8009c1c <MX_USB_DEVICE_Init+0x54>)
 8009be4:	f7fe fd1e 	bl	8008624 <USBD_RegisterClass>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009bee:	f7f7 fb73 	bl	80012d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009bf2:	490c      	ldr	r1, [pc, #48]	@ (8009c24 <MX_USB_DEVICE_Init+0x5c>)
 8009bf4:	4809      	ldr	r0, [pc, #36]	@ (8009c1c <MX_USB_DEVICE_Init+0x54>)
 8009bf6:	f7fe fc15 	bl	8008424 <USBD_CDC_RegisterInterface>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d001      	beq.n	8009c04 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009c00:	f7f7 fb6a 	bl	80012d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009c04:	4805      	ldr	r0, [pc, #20]	@ (8009c1c <MX_USB_DEVICE_Init+0x54>)
 8009c06:	f7fe fd43 	bl	8008690 <USBD_Start>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d001      	beq.n	8009c14 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009c10:	f7f7 fb62 	bl	80012d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009c14:	bf00      	nop
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	200000ac 	.word	0x200000ac
 8009c1c:	200003b8 	.word	0x200003b8
 8009c20:	20000018 	.word	0x20000018
 8009c24:	20000098 	.word	0x20000098

08009c28 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	4905      	ldr	r1, [pc, #20]	@ (8009c44 <CDC_Init_FS+0x1c>)
 8009c30:	4805      	ldr	r0, [pc, #20]	@ (8009c48 <CDC_Init_FS+0x20>)
 8009c32:	f7fe fc11 	bl	8008458 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009c36:	4905      	ldr	r1, [pc, #20]	@ (8009c4c <CDC_Init_FS+0x24>)
 8009c38:	4803      	ldr	r0, [pc, #12]	@ (8009c48 <CDC_Init_FS+0x20>)
 8009c3a:	f7fe fc2f 	bl	800849c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009c3e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	20000e94 	.word	0x20000e94
 8009c48:	200003b8 	.word	0x200003b8
 8009c4c:	20000694 	.word	0x20000694

08009c50 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009c50:	b480      	push	{r7}
 8009c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009c54:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr

08009c60 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	4603      	mov	r3, r0
 8009c68:	6039      	str	r1, [r7, #0]
 8009c6a:	71fb      	strb	r3, [r7, #7]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009c70:	79fb      	ldrb	r3, [r7, #7]
 8009c72:	2b23      	cmp	r3, #35	@ 0x23
 8009c74:	d84a      	bhi.n	8009d0c <CDC_Control_FS+0xac>
 8009c76:	a201      	add	r2, pc, #4	@ (adr r2, 8009c7c <CDC_Control_FS+0x1c>)
 8009c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7c:	08009d0d 	.word	0x08009d0d
 8009c80:	08009d0d 	.word	0x08009d0d
 8009c84:	08009d0d 	.word	0x08009d0d
 8009c88:	08009d0d 	.word	0x08009d0d
 8009c8c:	08009d0d 	.word	0x08009d0d
 8009c90:	08009d0d 	.word	0x08009d0d
 8009c94:	08009d0d 	.word	0x08009d0d
 8009c98:	08009d0d 	.word	0x08009d0d
 8009c9c:	08009d0d 	.word	0x08009d0d
 8009ca0:	08009d0d 	.word	0x08009d0d
 8009ca4:	08009d0d 	.word	0x08009d0d
 8009ca8:	08009d0d 	.word	0x08009d0d
 8009cac:	08009d0d 	.word	0x08009d0d
 8009cb0:	08009d0d 	.word	0x08009d0d
 8009cb4:	08009d0d 	.word	0x08009d0d
 8009cb8:	08009d0d 	.word	0x08009d0d
 8009cbc:	08009d0d 	.word	0x08009d0d
 8009cc0:	08009d0d 	.word	0x08009d0d
 8009cc4:	08009d0d 	.word	0x08009d0d
 8009cc8:	08009d0d 	.word	0x08009d0d
 8009ccc:	08009d0d 	.word	0x08009d0d
 8009cd0:	08009d0d 	.word	0x08009d0d
 8009cd4:	08009d0d 	.word	0x08009d0d
 8009cd8:	08009d0d 	.word	0x08009d0d
 8009cdc:	08009d0d 	.word	0x08009d0d
 8009ce0:	08009d0d 	.word	0x08009d0d
 8009ce4:	08009d0d 	.word	0x08009d0d
 8009ce8:	08009d0d 	.word	0x08009d0d
 8009cec:	08009d0d 	.word	0x08009d0d
 8009cf0:	08009d0d 	.word	0x08009d0d
 8009cf4:	08009d0d 	.word	0x08009d0d
 8009cf8:	08009d0d 	.word	0x08009d0d
 8009cfc:	08009d0d 	.word	0x08009d0d
 8009d00:	08009d0d 	.word	0x08009d0d
 8009d04:	08009d0d 	.word	0x08009d0d
 8009d08:	08009d0d 	.word	0x08009d0d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009d0c:	bf00      	nop
  }

  return (USBD_OK);
 8009d0e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b082      	sub	sp, #8
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	4805      	ldr	r0, [pc, #20]	@ (8009d40 <CDC_Receive_FS+0x24>)
 8009d2a:	f7fe fbb7 	bl	800849c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009d2e:	4804      	ldr	r0, [pc, #16]	@ (8009d40 <CDC_Receive_FS+0x24>)
 8009d30:	f7fe fc12 	bl	8008558 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009d34:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3708      	adds	r7, #8
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	200003b8 	.word	0x200003b8

08009d44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009d50:	2300      	movs	r3, #0
 8009d52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009d54:	4b0d      	ldr	r3, [pc, #52]	@ (8009d8c <CDC_Transmit_FS+0x48>)
 8009d56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d001      	beq.n	8009d6a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e00b      	b.n	8009d82 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009d6a:	887b      	ldrh	r3, [r7, #2]
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	6879      	ldr	r1, [r7, #4]
 8009d70:	4806      	ldr	r0, [pc, #24]	@ (8009d8c <CDC_Transmit_FS+0x48>)
 8009d72:	f7fe fb71 	bl	8008458 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009d76:	4805      	ldr	r0, [pc, #20]	@ (8009d8c <CDC_Transmit_FS+0x48>)
 8009d78:	f7fe fbae 	bl	80084d8 <USBD_CDC_TransmitPacket>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3710      	adds	r7, #16
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	200003b8 	.word	0x200003b8

08009d90 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b087      	sub	sp, #28
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	60f8      	str	r0, [r7, #12]
 8009d98:	60b9      	str	r1, [r7, #8]
 8009d9a:	4613      	mov	r3, r2
 8009d9c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009da2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	371c      	adds	r7, #28
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
	...

08009db4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	4603      	mov	r3, r0
 8009dbc:	6039      	str	r1, [r7, #0]
 8009dbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	2212      	movs	r2, #18
 8009dc4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009dc6:	4b03      	ldr	r3, [pc, #12]	@ (8009dd4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	200000c8 	.word	0x200000c8

08009dd8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	4603      	mov	r3, r0
 8009de0:	6039      	str	r1, [r7, #0]
 8009de2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	2204      	movs	r2, #4
 8009de8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009dea:	4b03      	ldr	r3, [pc, #12]	@ (8009df8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr
 8009df8:	200000dc 	.word	0x200000dc

08009dfc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	4603      	mov	r3, r0
 8009e04:	6039      	str	r1, [r7, #0]
 8009e06:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e08:	79fb      	ldrb	r3, [r7, #7]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d105      	bne.n	8009e1a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e0e:	683a      	ldr	r2, [r7, #0]
 8009e10:	4907      	ldr	r1, [pc, #28]	@ (8009e30 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e12:	4808      	ldr	r0, [pc, #32]	@ (8009e34 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e14:	f7ff fdec 	bl	80099f0 <USBD_GetString>
 8009e18:	e004      	b.n	8009e24 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	4904      	ldr	r1, [pc, #16]	@ (8009e30 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e1e:	4805      	ldr	r0, [pc, #20]	@ (8009e34 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e20:	f7ff fde6 	bl	80099f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e24:	4b02      	ldr	r3, [pc, #8]	@ (8009e30 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3708      	adds	r7, #8
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	20001694 	.word	0x20001694
 8009e34:	0800af9c 	.word	0x0800af9c

08009e38 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	4603      	mov	r3, r0
 8009e40:	6039      	str	r1, [r7, #0]
 8009e42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009e44:	683a      	ldr	r2, [r7, #0]
 8009e46:	4904      	ldr	r1, [pc, #16]	@ (8009e58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009e48:	4804      	ldr	r0, [pc, #16]	@ (8009e5c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009e4a:	f7ff fdd1 	bl	80099f0 <USBD_GetString>
  return USBD_StrDesc;
 8009e4e:	4b02      	ldr	r3, [pc, #8]	@ (8009e58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	20001694 	.word	0x20001694
 8009e5c:	0800afb4 	.word	0x0800afb4

08009e60 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	4603      	mov	r3, r0
 8009e68:	6039      	str	r1, [r7, #0]
 8009e6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	221a      	movs	r2, #26
 8009e70:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009e72:	f000 f843 	bl	8009efc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009e76:	4b02      	ldr	r3, [pc, #8]	@ (8009e80 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	200000e0 	.word	0x200000e0

08009e84 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b082      	sub	sp, #8
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	6039      	str	r1, [r7, #0]
 8009e8e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009e90:	79fb      	ldrb	r3, [r7, #7]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d105      	bne.n	8009ea2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	4907      	ldr	r1, [pc, #28]	@ (8009eb8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009e9a:	4808      	ldr	r0, [pc, #32]	@ (8009ebc <USBD_FS_ConfigStrDescriptor+0x38>)
 8009e9c:	f7ff fda8 	bl	80099f0 <USBD_GetString>
 8009ea0:	e004      	b.n	8009eac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	4904      	ldr	r1, [pc, #16]	@ (8009eb8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009ea6:	4805      	ldr	r0, [pc, #20]	@ (8009ebc <USBD_FS_ConfigStrDescriptor+0x38>)
 8009ea8:	f7ff fda2 	bl	80099f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009eac:	4b02      	ldr	r3, [pc, #8]	@ (8009eb8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	20001694 	.word	0x20001694
 8009ebc:	0800afc8 	.word	0x0800afc8

08009ec0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	6039      	str	r1, [r7, #0]
 8009eca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009ecc:	79fb      	ldrb	r3, [r7, #7]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d105      	bne.n	8009ede <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009ed2:	683a      	ldr	r2, [r7, #0]
 8009ed4:	4907      	ldr	r1, [pc, #28]	@ (8009ef4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009ed6:	4808      	ldr	r0, [pc, #32]	@ (8009ef8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009ed8:	f7ff fd8a 	bl	80099f0 <USBD_GetString>
 8009edc:	e004      	b.n	8009ee8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009ede:	683a      	ldr	r2, [r7, #0]
 8009ee0:	4904      	ldr	r1, [pc, #16]	@ (8009ef4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009ee2:	4805      	ldr	r0, [pc, #20]	@ (8009ef8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009ee4:	f7ff fd84 	bl	80099f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ee8:	4b02      	ldr	r3, [pc, #8]	@ (8009ef4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3708      	adds	r7, #8
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	20001694 	.word	0x20001694
 8009ef8:	0800afd4 	.word	0x0800afd4

08009efc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009f02:	4b0f      	ldr	r3, [pc, #60]	@ (8009f40 <Get_SerialNum+0x44>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009f08:	4b0e      	ldr	r3, [pc, #56]	@ (8009f44 <Get_SerialNum+0x48>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f48 <Get_SerialNum+0x4c>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4413      	add	r3, r2
 8009f1a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d009      	beq.n	8009f36 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009f22:	2208      	movs	r2, #8
 8009f24:	4909      	ldr	r1, [pc, #36]	@ (8009f4c <Get_SerialNum+0x50>)
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f000 f814 	bl	8009f54 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009f2c:	2204      	movs	r2, #4
 8009f2e:	4908      	ldr	r1, [pc, #32]	@ (8009f50 <Get_SerialNum+0x54>)
 8009f30:	68b8      	ldr	r0, [r7, #8]
 8009f32:	f000 f80f 	bl	8009f54 <IntToUnicode>
  }
}
 8009f36:	bf00      	nop
 8009f38:	3710      	adds	r7, #16
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	1fff7a10 	.word	0x1fff7a10
 8009f44:	1fff7a14 	.word	0x1fff7a14
 8009f48:	1fff7a18 	.word	0x1fff7a18
 8009f4c:	200000e2 	.word	0x200000e2
 8009f50:	200000f2 	.word	0x200000f2

08009f54 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b087      	sub	sp, #28
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	4613      	mov	r3, r2
 8009f60:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009f62:	2300      	movs	r3, #0
 8009f64:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009f66:	2300      	movs	r3, #0
 8009f68:	75fb      	strb	r3, [r7, #23]
 8009f6a:	e027      	b.n	8009fbc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	0f1b      	lsrs	r3, r3, #28
 8009f70:	2b09      	cmp	r3, #9
 8009f72:	d80b      	bhi.n	8009f8c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	0f1b      	lsrs	r3, r3, #28
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	7dfb      	ldrb	r3, [r7, #23]
 8009f7c:	005b      	lsls	r3, r3, #1
 8009f7e:	4619      	mov	r1, r3
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	440b      	add	r3, r1
 8009f84:	3230      	adds	r2, #48	@ 0x30
 8009f86:	b2d2      	uxtb	r2, r2
 8009f88:	701a      	strb	r2, [r3, #0]
 8009f8a:	e00a      	b.n	8009fa2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	0f1b      	lsrs	r3, r3, #28
 8009f90:	b2da      	uxtb	r2, r3
 8009f92:	7dfb      	ldrb	r3, [r7, #23]
 8009f94:	005b      	lsls	r3, r3, #1
 8009f96:	4619      	mov	r1, r3
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	440b      	add	r3, r1
 8009f9c:	3237      	adds	r2, #55	@ 0x37
 8009f9e:	b2d2      	uxtb	r2, r2
 8009fa0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	011b      	lsls	r3, r3, #4
 8009fa6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009fa8:	7dfb      	ldrb	r3, [r7, #23]
 8009faa:	005b      	lsls	r3, r3, #1
 8009fac:	3301      	adds	r3, #1
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009fb6:	7dfb      	ldrb	r3, [r7, #23]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	75fb      	strb	r3, [r7, #23]
 8009fbc:	7dfa      	ldrb	r2, [r7, #23]
 8009fbe:	79fb      	ldrb	r3, [r7, #7]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d3d3      	bcc.n	8009f6c <IntToUnicode+0x18>
  }
}
 8009fc4:	bf00      	nop
 8009fc6:	bf00      	nop
 8009fc8:	371c      	adds	r7, #28
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr
	...

08009fd4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b08a      	sub	sp, #40	@ 0x28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fdc:	f107 0314 	add.w	r3, r7, #20
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	601a      	str	r2, [r3, #0]
 8009fe4:	605a      	str	r2, [r3, #4]
 8009fe6:	609a      	str	r2, [r3, #8]
 8009fe8:	60da      	str	r2, [r3, #12]
 8009fea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ff4:	d147      	bne.n	800a086 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	613b      	str	r3, [r7, #16]
 8009ffa:	4b25      	ldr	r3, [pc, #148]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 8009ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ffe:	4a24      	ldr	r2, [pc, #144]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a000:	f043 0301 	orr.w	r3, r3, #1
 800a004:	6313      	str	r3, [r2, #48]	@ 0x30
 800a006:	4b22      	ldr	r3, [pc, #136]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	613b      	str	r3, [r7, #16]
 800a010:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a012:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a018:	2300      	movs	r3, #0
 800a01a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a01c:	2300      	movs	r3, #0
 800a01e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a020:	f107 0314 	add.w	r3, r7, #20
 800a024:	4619      	mov	r1, r3
 800a026:	481b      	ldr	r0, [pc, #108]	@ (800a094 <HAL_PCD_MspInit+0xc0>)
 800a028:	f7f8 fed0 	bl	8002dcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a02c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a032:	2302      	movs	r3, #2
 800a034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a036:	2300      	movs	r3, #0
 800a038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a03a:	2303      	movs	r3, #3
 800a03c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a03e:	230a      	movs	r3, #10
 800a040:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a042:	f107 0314 	add.w	r3, r7, #20
 800a046:	4619      	mov	r1, r3
 800a048:	4812      	ldr	r0, [pc, #72]	@ (800a094 <HAL_PCD_MspInit+0xc0>)
 800a04a:	f7f8 febf 	bl	8002dcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a04e:	4b10      	ldr	r3, [pc, #64]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a052:	4a0f      	ldr	r2, [pc, #60]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a058:	6353      	str	r3, [r2, #52]	@ 0x34
 800a05a:	2300      	movs	r3, #0
 800a05c:	60fb      	str	r3, [r7, #12]
 800a05e:	4b0c      	ldr	r3, [pc, #48]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a062:	4a0b      	ldr	r2, [pc, #44]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a068:	6453      	str	r3, [r2, #68]	@ 0x44
 800a06a:	4b09      	ldr	r3, [pc, #36]	@ (800a090 <HAL_PCD_MspInit+0xbc>)
 800a06c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a06e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a072:	60fb      	str	r3, [r7, #12]
 800a074:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a076:	2200      	movs	r2, #0
 800a078:	2100      	movs	r1, #0
 800a07a:	2043      	movs	r0, #67	@ 0x43
 800a07c:	f7f8 f901 	bl	8002282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a080:	2043      	movs	r0, #67	@ 0x43
 800a082:	f7f8 f91a 	bl	80022ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a086:	bf00      	nop
 800a088:	3728      	adds	r7, #40	@ 0x28
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	40023800 	.word	0x40023800
 800a094:	40020000 	.word	0x40020000

0800a098 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	4610      	mov	r0, r2
 800a0b0:	f7fe fb3b 	bl	800872a <USBD_LL_SetupStage>
}
 800a0b4:	bf00      	nop
 800a0b6:	3708      	adds	r7, #8
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b082      	sub	sp, #8
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a0ce:	78fa      	ldrb	r2, [r7, #3]
 800a0d0:	6879      	ldr	r1, [r7, #4]
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	00db      	lsls	r3, r3, #3
 800a0d6:	4413      	add	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	440b      	add	r3, r1
 800a0dc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	78fb      	ldrb	r3, [r7, #3]
 800a0e4:	4619      	mov	r1, r3
 800a0e6:	f7fe fb75 	bl	80087d4 <USBD_LL_DataOutStage>
}
 800a0ea:	bf00      	nop
 800a0ec:	3708      	adds	r7, #8
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b082      	sub	sp, #8
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a104:	78fa      	ldrb	r2, [r7, #3]
 800a106:	6879      	ldr	r1, [r7, #4]
 800a108:	4613      	mov	r3, r2
 800a10a:	00db      	lsls	r3, r3, #3
 800a10c:	4413      	add	r3, r2
 800a10e:	009b      	lsls	r3, r3, #2
 800a110:	440b      	add	r3, r1
 800a112:	3320      	adds	r3, #32
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	78fb      	ldrb	r3, [r7, #3]
 800a118:	4619      	mov	r1, r3
 800a11a:	f7fe fc0e 	bl	800893a <USBD_LL_DataInStage>
}
 800a11e:	bf00      	nop
 800a120:	3708      	adds	r7, #8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a126:	b580      	push	{r7, lr}
 800a128:	b082      	sub	sp, #8
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a134:	4618      	mov	r0, r3
 800a136:	f7fe fd48 	bl	8008bca <USBD_LL_SOF>
}
 800a13a:	bf00      	nop
 800a13c:	3708      	adds	r7, #8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a142:	b580      	push	{r7, lr}
 800a144:	b084      	sub	sp, #16
 800a146:	af00      	add	r7, sp, #0
 800a148:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a14a:	2301      	movs	r3, #1
 800a14c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	79db      	ldrb	r3, [r3, #7]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d102      	bne.n	800a15c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a156:	2300      	movs	r3, #0
 800a158:	73fb      	strb	r3, [r7, #15]
 800a15a:	e008      	b.n	800a16e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	79db      	ldrb	r3, [r3, #7]
 800a160:	2b02      	cmp	r3, #2
 800a162:	d102      	bne.n	800a16a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a164:	2301      	movs	r3, #1
 800a166:	73fb      	strb	r3, [r7, #15]
 800a168:	e001      	b.n	800a16e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a16a:	f7f7 f8b5 	bl	80012d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a174:	7bfa      	ldrb	r2, [r7, #15]
 800a176:	4611      	mov	r1, r2
 800a178:	4618      	mov	r0, r3
 800a17a:	f7fe fce2 	bl	8008b42 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a184:	4618      	mov	r0, r3
 800a186:	f7fe fc8a 	bl	8008a9e <USBD_LL_Reset>
}
 800a18a:	bf00      	nop
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
	...

0800a194 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f7fe fcdd 	bl	8008b62 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	6812      	ldr	r2, [r2, #0]
 800a1b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a1ba:	f043 0301 	orr.w	r3, r3, #1
 800a1be:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	7adb      	ldrb	r3, [r3, #11]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d005      	beq.n	800a1d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a1c8:	4b04      	ldr	r3, [pc, #16]	@ (800a1dc <HAL_PCD_SuspendCallback+0x48>)
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	4a03      	ldr	r2, [pc, #12]	@ (800a1dc <HAL_PCD_SuspendCallback+0x48>)
 800a1ce:	f043 0306 	orr.w	r3, r3, #6
 800a1d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a1d4:	bf00      	nop
 800a1d6:	3708      	adds	r7, #8
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	e000ed00 	.word	0xe000ed00

0800a1e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b082      	sub	sp, #8
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f7fe fcd3 	bl	8008b9a <USBD_LL_Resume>
}
 800a1f4:	bf00      	nop
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	460b      	mov	r3, r1
 800a206:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a20e:	78fa      	ldrb	r2, [r7, #3]
 800a210:	4611      	mov	r1, r2
 800a212:	4618      	mov	r0, r3
 800a214:	f7fe fd2b 	bl	8008c6e <USBD_LL_IsoOUTIncomplete>
}
 800a218:	bf00      	nop
 800a21a:	3708      	adds	r7, #8
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	460b      	mov	r3, r1
 800a22a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a232:	78fa      	ldrb	r2, [r7, #3]
 800a234:	4611      	mov	r1, r2
 800a236:	4618      	mov	r0, r3
 800a238:	f7fe fce7 	bl	8008c0a <USBD_LL_IsoINIncomplete>
}
 800a23c:	bf00      	nop
 800a23e:	3708      	adds	r7, #8
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a252:	4618      	mov	r0, r3
 800a254:	f7fe fd3d 	bl	8008cd2 <USBD_LL_DevConnected>
}
 800a258:	bf00      	nop
 800a25a:	3708      	adds	r7, #8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a26e:	4618      	mov	r0, r3
 800a270:	f7fe fd3a 	bl	8008ce8 <USBD_LL_DevDisconnected>
}
 800a274:	bf00      	nop
 800a276:	3708      	adds	r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b082      	sub	sp, #8
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d13c      	bne.n	800a306 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a28c:	4a20      	ldr	r2, [pc, #128]	@ (800a310 <USBD_LL_Init+0x94>)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a1e      	ldr	r2, [pc, #120]	@ (800a310 <USBD_LL_Init+0x94>)
 800a298:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a29c:	4b1c      	ldr	r3, [pc, #112]	@ (800a310 <USBD_LL_Init+0x94>)
 800a29e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a2a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a2a4:	4b1a      	ldr	r3, [pc, #104]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2a6:	2204      	movs	r2, #4
 800a2a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a2aa:	4b19      	ldr	r3, [pc, #100]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2ac:	2202      	movs	r2, #2
 800a2ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a2b0:	4b17      	ldr	r3, [pc, #92]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a2b6:	4b16      	ldr	r3, [pc, #88]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2b8:	2202      	movs	r2, #2
 800a2ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a2bc:	4b14      	ldr	r3, [pc, #80]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2be:	2200      	movs	r2, #0
 800a2c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a2c2:	4b13      	ldr	r3, [pc, #76]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a2c8:	4b11      	ldr	r3, [pc, #68]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a2ce:	4b10      	ldr	r3, [pc, #64]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2d0:	2201      	movs	r2, #1
 800a2d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a2d4:	4b0e      	ldr	r3, [pc, #56]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a2da:	480d      	ldr	r0, [pc, #52]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2dc:	f7f9 f8a0 	bl	8003420 <HAL_PCD_Init>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d001      	beq.n	800a2ea <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a2e6:	f7f6 fff7 	bl	80012d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a2ea:	2180      	movs	r1, #128	@ 0x80
 800a2ec:	4808      	ldr	r0, [pc, #32]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2ee:	f7fa facc 	bl	800488a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a2f2:	2240      	movs	r2, #64	@ 0x40
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	4806      	ldr	r0, [pc, #24]	@ (800a310 <USBD_LL_Init+0x94>)
 800a2f8:	f7fa fa80 	bl	80047fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a2fc:	2280      	movs	r2, #128	@ 0x80
 800a2fe:	2101      	movs	r1, #1
 800a300:	4803      	ldr	r0, [pc, #12]	@ (800a310 <USBD_LL_Init+0x94>)
 800a302:	f7fa fa7b 	bl	80047fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a306:	2300      	movs	r3, #0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3708      	adds	r7, #8
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}
 800a310:	20001894 	.word	0x20001894

0800a314 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b084      	sub	sp, #16
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a31c:	2300      	movs	r3, #0
 800a31e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a320:	2300      	movs	r3, #0
 800a322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7f9 f987 	bl	800363e <HAL_PCD_Start>
 800a330:	4603      	mov	r3, r0
 800a332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	4618      	mov	r0, r3
 800a338:	f000 f942 	bl	800a5c0 <USBD_Get_USB_Status>
 800a33c:	4603      	mov	r3, r0
 800a33e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a340:	7bbb      	ldrb	r3, [r7, #14]
}
 800a342:	4618      	mov	r0, r3
 800a344:	3710      	adds	r7, #16
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b084      	sub	sp, #16
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
 800a352:	4608      	mov	r0, r1
 800a354:	4611      	mov	r1, r2
 800a356:	461a      	mov	r2, r3
 800a358:	4603      	mov	r3, r0
 800a35a:	70fb      	strb	r3, [r7, #3]
 800a35c:	460b      	mov	r3, r1
 800a35e:	70bb      	strb	r3, [r7, #2]
 800a360:	4613      	mov	r3, r2
 800a362:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a368:	2300      	movs	r3, #0
 800a36a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a372:	78bb      	ldrb	r3, [r7, #2]
 800a374:	883a      	ldrh	r2, [r7, #0]
 800a376:	78f9      	ldrb	r1, [r7, #3]
 800a378:	f7f9 fe5b 	bl	8004032 <HAL_PCD_EP_Open>
 800a37c:	4603      	mov	r3, r0
 800a37e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a380:	7bfb      	ldrb	r3, [r7, #15]
 800a382:	4618      	mov	r0, r3
 800a384:	f000 f91c 	bl	800a5c0 <USBD_Get_USB_Status>
 800a388:	4603      	mov	r3, r0
 800a38a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a38c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3710      	adds	r7, #16
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b084      	sub	sp, #16
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
 800a39e:	460b      	mov	r3, r1
 800a3a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3b0:	78fa      	ldrb	r2, [r7, #3]
 800a3b2:	4611      	mov	r1, r2
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f7f9 fea6 	bl	8004106 <HAL_PCD_EP_Close>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3be:	7bfb      	ldrb	r3, [r7, #15]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f000 f8fd 	bl	800a5c0 <USBD_Get_USB_Status>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3710      	adds	r7, #16
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3ee:	78fa      	ldrb	r2, [r7, #3]
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7f9 ff5e 	bl	80042b4 <HAL_PCD_EP_SetStall>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3fc:	7bfb      	ldrb	r3, [r7, #15]
 800a3fe:	4618      	mov	r0, r3
 800a400:	f000 f8de 	bl	800a5c0 <USBD_Get_USB_Status>
 800a404:	4603      	mov	r3, r0
 800a406:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a408:	7bbb      	ldrb	r3, [r7, #14]
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}

0800a412 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b084      	sub	sp, #16
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	460b      	mov	r3, r1
 800a41c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a41e:	2300      	movs	r3, #0
 800a420:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a422:	2300      	movs	r3, #0
 800a424:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a42c:	78fa      	ldrb	r2, [r7, #3]
 800a42e:	4611      	mov	r1, r2
 800a430:	4618      	mov	r0, r3
 800a432:	f7f9 ffa2 	bl	800437a <HAL_PCD_EP_ClrStall>
 800a436:	4603      	mov	r3, r0
 800a438:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
 800a43c:	4618      	mov	r0, r3
 800a43e:	f000 f8bf 	bl	800a5c0 <USBD_Get_USB_Status>
 800a442:	4603      	mov	r3, r0
 800a444:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a446:	7bbb      	ldrb	r3, [r7, #14]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a462:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	da0b      	bge.n	800a484 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a46c:	78fb      	ldrb	r3, [r7, #3]
 800a46e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a472:	68f9      	ldr	r1, [r7, #12]
 800a474:	4613      	mov	r3, r2
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	4413      	add	r3, r2
 800a47a:	009b      	lsls	r3, r3, #2
 800a47c:	440b      	add	r3, r1
 800a47e:	3316      	adds	r3, #22
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	e00b      	b.n	800a49c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a484:	78fb      	ldrb	r3, [r7, #3]
 800a486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a48a:	68f9      	ldr	r1, [r7, #12]
 800a48c:	4613      	mov	r3, r2
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	4413      	add	r3, r2
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	440b      	add	r3, r1
 800a496:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a49a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4c2:	78fa      	ldrb	r2, [r7, #3]
 800a4c4:	4611      	mov	r1, r2
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f7f9 fd8f 	bl	8003fea <HAL_PCD_SetAddress>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4d0:	7bfb      	ldrb	r3, [r7, #15]
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f000 f874 	bl	800a5c0 <USBD_Get_USB_Status>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b086      	sub	sp, #24
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	60f8      	str	r0, [r7, #12]
 800a4ee:	607a      	str	r2, [r7, #4]
 800a4f0:	603b      	str	r3, [r7, #0]
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a504:	7af9      	ldrb	r1, [r7, #11]
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	f7f9 fe99 	bl	8004240 <HAL_PCD_EP_Transmit>
 800a50e:	4603      	mov	r3, r0
 800a510:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a512:	7dfb      	ldrb	r3, [r7, #23]
 800a514:	4618      	mov	r0, r3
 800a516:	f000 f853 	bl	800a5c0 <USBD_Get_USB_Status>
 800a51a:	4603      	mov	r3, r0
 800a51c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a51e:	7dbb      	ldrb	r3, [r7, #22]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3718      	adds	r7, #24
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b086      	sub	sp, #24
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	607a      	str	r2, [r7, #4]
 800a532:	603b      	str	r3, [r7, #0]
 800a534:	460b      	mov	r3, r1
 800a536:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a538:	2300      	movs	r3, #0
 800a53a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a53c:	2300      	movs	r3, #0
 800a53e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a546:	7af9      	ldrb	r1, [r7, #11]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	687a      	ldr	r2, [r7, #4]
 800a54c:	f7f9 fe25 	bl	800419a <HAL_PCD_EP_Receive>
 800a550:	4603      	mov	r3, r0
 800a552:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a554:	7dfb      	ldrb	r3, [r7, #23]
 800a556:	4618      	mov	r0, r3
 800a558:	f000 f832 	bl	800a5c0 <USBD_Get_USB_Status>
 800a55c:	4603      	mov	r3, r0
 800a55e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a560:	7dbb      	ldrb	r3, [r7, #22]
}
 800a562:	4618      	mov	r0, r3
 800a564:	3718      	adds	r7, #24
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b082      	sub	sp, #8
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	460b      	mov	r3, r1
 800a574:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a57c:	78fa      	ldrb	r2, [r7, #3]
 800a57e:	4611      	mov	r1, r2
 800a580:	4618      	mov	r0, r3
 800a582:	f7f9 fe45 	bl	8004210 <HAL_PCD_EP_GetRxCount>
 800a586:	4603      	mov	r3, r0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a590:	b480      	push	{r7}
 800a592:	b083      	sub	sp, #12
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a598:	4b03      	ldr	r3, [pc, #12]	@ (800a5a8 <USBD_static_malloc+0x18>)
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	370c      	adds	r7, #12
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	20001d78 	.word	0x20001d78

0800a5ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]

}
 800a5b4:	bf00      	nop
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a5ce:	79fb      	ldrb	r3, [r7, #7]
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d817      	bhi.n	800a604 <USBD_Get_USB_Status+0x44>
 800a5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a5dc <USBD_Get_USB_Status+0x1c>)
 800a5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5da:	bf00      	nop
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a5f3 	.word	0x0800a5f3
 800a5e4:	0800a5f9 	.word	0x0800a5f9
 800a5e8:	0800a5ff 	.word	0x0800a5ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800a5f0:	e00b      	b.n	800a60a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a5f2:	2303      	movs	r3, #3
 800a5f4:	73fb      	strb	r3, [r7, #15]
    break;
 800a5f6:	e008      	b.n	800a60a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800a5fc:	e005      	b.n	800a60a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a5fe:	2303      	movs	r3, #3
 800a600:	73fb      	strb	r3, [r7, #15]
    break;
 800a602:	e002      	b.n	800a60a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a604:	2303      	movs	r3, #3
 800a606:	73fb      	strb	r3, [r7, #15]
    break;
 800a608:	bf00      	nop
  }
  return usb_status;
 800a60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <sniprintf>:
 800a618:	b40c      	push	{r2, r3}
 800a61a:	b530      	push	{r4, r5, lr}
 800a61c:	4b17      	ldr	r3, [pc, #92]	@ (800a67c <sniprintf+0x64>)
 800a61e:	1e0c      	subs	r4, r1, #0
 800a620:	681d      	ldr	r5, [r3, #0]
 800a622:	b09d      	sub	sp, #116	@ 0x74
 800a624:	da08      	bge.n	800a638 <sniprintf+0x20>
 800a626:	238b      	movs	r3, #139	@ 0x8b
 800a628:	602b      	str	r3, [r5, #0]
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	b01d      	add	sp, #116	@ 0x74
 800a630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a634:	b002      	add	sp, #8
 800a636:	4770      	bx	lr
 800a638:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a63c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a640:	bf14      	ite	ne
 800a642:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a646:	4623      	moveq	r3, r4
 800a648:	9304      	str	r3, [sp, #16]
 800a64a:	9307      	str	r3, [sp, #28]
 800a64c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a650:	9002      	str	r0, [sp, #8]
 800a652:	9006      	str	r0, [sp, #24]
 800a654:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a658:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a65a:	ab21      	add	r3, sp, #132	@ 0x84
 800a65c:	a902      	add	r1, sp, #8
 800a65e:	4628      	mov	r0, r5
 800a660:	9301      	str	r3, [sp, #4]
 800a662:	f000 f9a3 	bl	800a9ac <_svfiprintf_r>
 800a666:	1c43      	adds	r3, r0, #1
 800a668:	bfbc      	itt	lt
 800a66a:	238b      	movlt	r3, #139	@ 0x8b
 800a66c:	602b      	strlt	r3, [r5, #0]
 800a66e:	2c00      	cmp	r4, #0
 800a670:	d0dd      	beq.n	800a62e <sniprintf+0x16>
 800a672:	9b02      	ldr	r3, [sp, #8]
 800a674:	2200      	movs	r2, #0
 800a676:	701a      	strb	r2, [r3, #0]
 800a678:	e7d9      	b.n	800a62e <sniprintf+0x16>
 800a67a:	bf00      	nop
 800a67c:	200000fc 	.word	0x200000fc

0800a680 <memset>:
 800a680:	4402      	add	r2, r0
 800a682:	4603      	mov	r3, r0
 800a684:	4293      	cmp	r3, r2
 800a686:	d100      	bne.n	800a68a <memset+0xa>
 800a688:	4770      	bx	lr
 800a68a:	f803 1b01 	strb.w	r1, [r3], #1
 800a68e:	e7f9      	b.n	800a684 <memset+0x4>

0800a690 <__errno>:
 800a690:	4b01      	ldr	r3, [pc, #4]	@ (800a698 <__errno+0x8>)
 800a692:	6818      	ldr	r0, [r3, #0]
 800a694:	4770      	bx	lr
 800a696:	bf00      	nop
 800a698:	200000fc 	.word	0x200000fc

0800a69c <__libc_init_array>:
 800a69c:	b570      	push	{r4, r5, r6, lr}
 800a69e:	4d0d      	ldr	r5, [pc, #52]	@ (800a6d4 <__libc_init_array+0x38>)
 800a6a0:	4c0d      	ldr	r4, [pc, #52]	@ (800a6d8 <__libc_init_array+0x3c>)
 800a6a2:	1b64      	subs	r4, r4, r5
 800a6a4:	10a4      	asrs	r4, r4, #2
 800a6a6:	2600      	movs	r6, #0
 800a6a8:	42a6      	cmp	r6, r4
 800a6aa:	d109      	bne.n	800a6c0 <__libc_init_array+0x24>
 800a6ac:	4d0b      	ldr	r5, [pc, #44]	@ (800a6dc <__libc_init_array+0x40>)
 800a6ae:	4c0c      	ldr	r4, [pc, #48]	@ (800a6e0 <__libc_init_array+0x44>)
 800a6b0:	f000 fc66 	bl	800af80 <_init>
 800a6b4:	1b64      	subs	r4, r4, r5
 800a6b6:	10a4      	asrs	r4, r4, #2
 800a6b8:	2600      	movs	r6, #0
 800a6ba:	42a6      	cmp	r6, r4
 800a6bc:	d105      	bne.n	800a6ca <__libc_init_array+0x2e>
 800a6be:	bd70      	pop	{r4, r5, r6, pc}
 800a6c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6c4:	4798      	blx	r3
 800a6c6:	3601      	adds	r6, #1
 800a6c8:	e7ee      	b.n	800a6a8 <__libc_init_array+0xc>
 800a6ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ce:	4798      	blx	r3
 800a6d0:	3601      	adds	r6, #1
 800a6d2:	e7f2      	b.n	800a6ba <__libc_init_array+0x1e>
 800a6d4:	0800b040 	.word	0x0800b040
 800a6d8:	0800b040 	.word	0x0800b040
 800a6dc:	0800b040 	.word	0x0800b040
 800a6e0:	0800b044 	.word	0x0800b044

0800a6e4 <__retarget_lock_acquire_recursive>:
 800a6e4:	4770      	bx	lr

0800a6e6 <__retarget_lock_release_recursive>:
 800a6e6:	4770      	bx	lr

0800a6e8 <memcpy>:
 800a6e8:	440a      	add	r2, r1
 800a6ea:	4291      	cmp	r1, r2
 800a6ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6f0:	d100      	bne.n	800a6f4 <memcpy+0xc>
 800a6f2:	4770      	bx	lr
 800a6f4:	b510      	push	{r4, lr}
 800a6f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6fe:	4291      	cmp	r1, r2
 800a700:	d1f9      	bne.n	800a6f6 <memcpy+0xe>
 800a702:	bd10      	pop	{r4, pc}

0800a704 <_free_r>:
 800a704:	b538      	push	{r3, r4, r5, lr}
 800a706:	4605      	mov	r5, r0
 800a708:	2900      	cmp	r1, #0
 800a70a:	d041      	beq.n	800a790 <_free_r+0x8c>
 800a70c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a710:	1f0c      	subs	r4, r1, #4
 800a712:	2b00      	cmp	r3, #0
 800a714:	bfb8      	it	lt
 800a716:	18e4      	addlt	r4, r4, r3
 800a718:	f000 f8e0 	bl	800a8dc <__malloc_lock>
 800a71c:	4a1d      	ldr	r2, [pc, #116]	@ (800a794 <_free_r+0x90>)
 800a71e:	6813      	ldr	r3, [r2, #0]
 800a720:	b933      	cbnz	r3, 800a730 <_free_r+0x2c>
 800a722:	6063      	str	r3, [r4, #4]
 800a724:	6014      	str	r4, [r2, #0]
 800a726:	4628      	mov	r0, r5
 800a728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a72c:	f000 b8dc 	b.w	800a8e8 <__malloc_unlock>
 800a730:	42a3      	cmp	r3, r4
 800a732:	d908      	bls.n	800a746 <_free_r+0x42>
 800a734:	6820      	ldr	r0, [r4, #0]
 800a736:	1821      	adds	r1, r4, r0
 800a738:	428b      	cmp	r3, r1
 800a73a:	bf01      	itttt	eq
 800a73c:	6819      	ldreq	r1, [r3, #0]
 800a73e:	685b      	ldreq	r3, [r3, #4]
 800a740:	1809      	addeq	r1, r1, r0
 800a742:	6021      	streq	r1, [r4, #0]
 800a744:	e7ed      	b.n	800a722 <_free_r+0x1e>
 800a746:	461a      	mov	r2, r3
 800a748:	685b      	ldr	r3, [r3, #4]
 800a74a:	b10b      	cbz	r3, 800a750 <_free_r+0x4c>
 800a74c:	42a3      	cmp	r3, r4
 800a74e:	d9fa      	bls.n	800a746 <_free_r+0x42>
 800a750:	6811      	ldr	r1, [r2, #0]
 800a752:	1850      	adds	r0, r2, r1
 800a754:	42a0      	cmp	r0, r4
 800a756:	d10b      	bne.n	800a770 <_free_r+0x6c>
 800a758:	6820      	ldr	r0, [r4, #0]
 800a75a:	4401      	add	r1, r0
 800a75c:	1850      	adds	r0, r2, r1
 800a75e:	4283      	cmp	r3, r0
 800a760:	6011      	str	r1, [r2, #0]
 800a762:	d1e0      	bne.n	800a726 <_free_r+0x22>
 800a764:	6818      	ldr	r0, [r3, #0]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	6053      	str	r3, [r2, #4]
 800a76a:	4408      	add	r0, r1
 800a76c:	6010      	str	r0, [r2, #0]
 800a76e:	e7da      	b.n	800a726 <_free_r+0x22>
 800a770:	d902      	bls.n	800a778 <_free_r+0x74>
 800a772:	230c      	movs	r3, #12
 800a774:	602b      	str	r3, [r5, #0]
 800a776:	e7d6      	b.n	800a726 <_free_r+0x22>
 800a778:	6820      	ldr	r0, [r4, #0]
 800a77a:	1821      	adds	r1, r4, r0
 800a77c:	428b      	cmp	r3, r1
 800a77e:	bf04      	itt	eq
 800a780:	6819      	ldreq	r1, [r3, #0]
 800a782:	685b      	ldreq	r3, [r3, #4]
 800a784:	6063      	str	r3, [r4, #4]
 800a786:	bf04      	itt	eq
 800a788:	1809      	addeq	r1, r1, r0
 800a78a:	6021      	streq	r1, [r4, #0]
 800a78c:	6054      	str	r4, [r2, #4]
 800a78e:	e7ca      	b.n	800a726 <_free_r+0x22>
 800a790:	bd38      	pop	{r3, r4, r5, pc}
 800a792:	bf00      	nop
 800a794:	200020dc 	.word	0x200020dc

0800a798 <sbrk_aligned>:
 800a798:	b570      	push	{r4, r5, r6, lr}
 800a79a:	4e0f      	ldr	r6, [pc, #60]	@ (800a7d8 <sbrk_aligned+0x40>)
 800a79c:	460c      	mov	r4, r1
 800a79e:	6831      	ldr	r1, [r6, #0]
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	b911      	cbnz	r1, 800a7aa <sbrk_aligned+0x12>
 800a7a4:	f000 fba6 	bl	800aef4 <_sbrk_r>
 800a7a8:	6030      	str	r0, [r6, #0]
 800a7aa:	4621      	mov	r1, r4
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	f000 fba1 	bl	800aef4 <_sbrk_r>
 800a7b2:	1c43      	adds	r3, r0, #1
 800a7b4:	d103      	bne.n	800a7be <sbrk_aligned+0x26>
 800a7b6:	f04f 34ff 	mov.w	r4, #4294967295
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	bd70      	pop	{r4, r5, r6, pc}
 800a7be:	1cc4      	adds	r4, r0, #3
 800a7c0:	f024 0403 	bic.w	r4, r4, #3
 800a7c4:	42a0      	cmp	r0, r4
 800a7c6:	d0f8      	beq.n	800a7ba <sbrk_aligned+0x22>
 800a7c8:	1a21      	subs	r1, r4, r0
 800a7ca:	4628      	mov	r0, r5
 800a7cc:	f000 fb92 	bl	800aef4 <_sbrk_r>
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	d1f2      	bne.n	800a7ba <sbrk_aligned+0x22>
 800a7d4:	e7ef      	b.n	800a7b6 <sbrk_aligned+0x1e>
 800a7d6:	bf00      	nop
 800a7d8:	200020d8 	.word	0x200020d8

0800a7dc <_malloc_r>:
 800a7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7e0:	1ccd      	adds	r5, r1, #3
 800a7e2:	f025 0503 	bic.w	r5, r5, #3
 800a7e6:	3508      	adds	r5, #8
 800a7e8:	2d0c      	cmp	r5, #12
 800a7ea:	bf38      	it	cc
 800a7ec:	250c      	movcc	r5, #12
 800a7ee:	2d00      	cmp	r5, #0
 800a7f0:	4606      	mov	r6, r0
 800a7f2:	db01      	blt.n	800a7f8 <_malloc_r+0x1c>
 800a7f4:	42a9      	cmp	r1, r5
 800a7f6:	d904      	bls.n	800a802 <_malloc_r+0x26>
 800a7f8:	230c      	movs	r3, #12
 800a7fa:	6033      	str	r3, [r6, #0]
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8d8 <_malloc_r+0xfc>
 800a806:	f000 f869 	bl	800a8dc <__malloc_lock>
 800a80a:	f8d8 3000 	ldr.w	r3, [r8]
 800a80e:	461c      	mov	r4, r3
 800a810:	bb44      	cbnz	r4, 800a864 <_malloc_r+0x88>
 800a812:	4629      	mov	r1, r5
 800a814:	4630      	mov	r0, r6
 800a816:	f7ff ffbf 	bl	800a798 <sbrk_aligned>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	4604      	mov	r4, r0
 800a81e:	d158      	bne.n	800a8d2 <_malloc_r+0xf6>
 800a820:	f8d8 4000 	ldr.w	r4, [r8]
 800a824:	4627      	mov	r7, r4
 800a826:	2f00      	cmp	r7, #0
 800a828:	d143      	bne.n	800a8b2 <_malloc_r+0xd6>
 800a82a:	2c00      	cmp	r4, #0
 800a82c:	d04b      	beq.n	800a8c6 <_malloc_r+0xea>
 800a82e:	6823      	ldr	r3, [r4, #0]
 800a830:	4639      	mov	r1, r7
 800a832:	4630      	mov	r0, r6
 800a834:	eb04 0903 	add.w	r9, r4, r3
 800a838:	f000 fb5c 	bl	800aef4 <_sbrk_r>
 800a83c:	4581      	cmp	r9, r0
 800a83e:	d142      	bne.n	800a8c6 <_malloc_r+0xea>
 800a840:	6821      	ldr	r1, [r4, #0]
 800a842:	1a6d      	subs	r5, r5, r1
 800a844:	4629      	mov	r1, r5
 800a846:	4630      	mov	r0, r6
 800a848:	f7ff ffa6 	bl	800a798 <sbrk_aligned>
 800a84c:	3001      	adds	r0, #1
 800a84e:	d03a      	beq.n	800a8c6 <_malloc_r+0xea>
 800a850:	6823      	ldr	r3, [r4, #0]
 800a852:	442b      	add	r3, r5
 800a854:	6023      	str	r3, [r4, #0]
 800a856:	f8d8 3000 	ldr.w	r3, [r8]
 800a85a:	685a      	ldr	r2, [r3, #4]
 800a85c:	bb62      	cbnz	r2, 800a8b8 <_malloc_r+0xdc>
 800a85e:	f8c8 7000 	str.w	r7, [r8]
 800a862:	e00f      	b.n	800a884 <_malloc_r+0xa8>
 800a864:	6822      	ldr	r2, [r4, #0]
 800a866:	1b52      	subs	r2, r2, r5
 800a868:	d420      	bmi.n	800a8ac <_malloc_r+0xd0>
 800a86a:	2a0b      	cmp	r2, #11
 800a86c:	d917      	bls.n	800a89e <_malloc_r+0xc2>
 800a86e:	1961      	adds	r1, r4, r5
 800a870:	42a3      	cmp	r3, r4
 800a872:	6025      	str	r5, [r4, #0]
 800a874:	bf18      	it	ne
 800a876:	6059      	strne	r1, [r3, #4]
 800a878:	6863      	ldr	r3, [r4, #4]
 800a87a:	bf08      	it	eq
 800a87c:	f8c8 1000 	streq.w	r1, [r8]
 800a880:	5162      	str	r2, [r4, r5]
 800a882:	604b      	str	r3, [r1, #4]
 800a884:	4630      	mov	r0, r6
 800a886:	f000 f82f 	bl	800a8e8 <__malloc_unlock>
 800a88a:	f104 000b 	add.w	r0, r4, #11
 800a88e:	1d23      	adds	r3, r4, #4
 800a890:	f020 0007 	bic.w	r0, r0, #7
 800a894:	1ac2      	subs	r2, r0, r3
 800a896:	bf1c      	itt	ne
 800a898:	1a1b      	subne	r3, r3, r0
 800a89a:	50a3      	strne	r3, [r4, r2]
 800a89c:	e7af      	b.n	800a7fe <_malloc_r+0x22>
 800a89e:	6862      	ldr	r2, [r4, #4]
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	bf0c      	ite	eq
 800a8a4:	f8c8 2000 	streq.w	r2, [r8]
 800a8a8:	605a      	strne	r2, [r3, #4]
 800a8aa:	e7eb      	b.n	800a884 <_malloc_r+0xa8>
 800a8ac:	4623      	mov	r3, r4
 800a8ae:	6864      	ldr	r4, [r4, #4]
 800a8b0:	e7ae      	b.n	800a810 <_malloc_r+0x34>
 800a8b2:	463c      	mov	r4, r7
 800a8b4:	687f      	ldr	r7, [r7, #4]
 800a8b6:	e7b6      	b.n	800a826 <_malloc_r+0x4a>
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	42a3      	cmp	r3, r4
 800a8be:	d1fb      	bne.n	800a8b8 <_malloc_r+0xdc>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	6053      	str	r3, [r2, #4]
 800a8c4:	e7de      	b.n	800a884 <_malloc_r+0xa8>
 800a8c6:	230c      	movs	r3, #12
 800a8c8:	6033      	str	r3, [r6, #0]
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f000 f80c 	bl	800a8e8 <__malloc_unlock>
 800a8d0:	e794      	b.n	800a7fc <_malloc_r+0x20>
 800a8d2:	6005      	str	r5, [r0, #0]
 800a8d4:	e7d6      	b.n	800a884 <_malloc_r+0xa8>
 800a8d6:	bf00      	nop
 800a8d8:	200020dc 	.word	0x200020dc

0800a8dc <__malloc_lock>:
 800a8dc:	4801      	ldr	r0, [pc, #4]	@ (800a8e4 <__malloc_lock+0x8>)
 800a8de:	f7ff bf01 	b.w	800a6e4 <__retarget_lock_acquire_recursive>
 800a8e2:	bf00      	nop
 800a8e4:	200020d4 	.word	0x200020d4

0800a8e8 <__malloc_unlock>:
 800a8e8:	4801      	ldr	r0, [pc, #4]	@ (800a8f0 <__malloc_unlock+0x8>)
 800a8ea:	f7ff befc 	b.w	800a6e6 <__retarget_lock_release_recursive>
 800a8ee:	bf00      	nop
 800a8f0:	200020d4 	.word	0x200020d4

0800a8f4 <__ssputs_r>:
 800a8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8f8:	688e      	ldr	r6, [r1, #8]
 800a8fa:	461f      	mov	r7, r3
 800a8fc:	42be      	cmp	r6, r7
 800a8fe:	680b      	ldr	r3, [r1, #0]
 800a900:	4682      	mov	sl, r0
 800a902:	460c      	mov	r4, r1
 800a904:	4690      	mov	r8, r2
 800a906:	d82d      	bhi.n	800a964 <__ssputs_r+0x70>
 800a908:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a90c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a910:	d026      	beq.n	800a960 <__ssputs_r+0x6c>
 800a912:	6965      	ldr	r5, [r4, #20]
 800a914:	6909      	ldr	r1, [r1, #16]
 800a916:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a91a:	eba3 0901 	sub.w	r9, r3, r1
 800a91e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a922:	1c7b      	adds	r3, r7, #1
 800a924:	444b      	add	r3, r9
 800a926:	106d      	asrs	r5, r5, #1
 800a928:	429d      	cmp	r5, r3
 800a92a:	bf38      	it	cc
 800a92c:	461d      	movcc	r5, r3
 800a92e:	0553      	lsls	r3, r2, #21
 800a930:	d527      	bpl.n	800a982 <__ssputs_r+0x8e>
 800a932:	4629      	mov	r1, r5
 800a934:	f7ff ff52 	bl	800a7dc <_malloc_r>
 800a938:	4606      	mov	r6, r0
 800a93a:	b360      	cbz	r0, 800a996 <__ssputs_r+0xa2>
 800a93c:	6921      	ldr	r1, [r4, #16]
 800a93e:	464a      	mov	r2, r9
 800a940:	f7ff fed2 	bl	800a6e8 <memcpy>
 800a944:	89a3      	ldrh	r3, [r4, #12]
 800a946:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a94a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a94e:	81a3      	strh	r3, [r4, #12]
 800a950:	6126      	str	r6, [r4, #16]
 800a952:	6165      	str	r5, [r4, #20]
 800a954:	444e      	add	r6, r9
 800a956:	eba5 0509 	sub.w	r5, r5, r9
 800a95a:	6026      	str	r6, [r4, #0]
 800a95c:	60a5      	str	r5, [r4, #8]
 800a95e:	463e      	mov	r6, r7
 800a960:	42be      	cmp	r6, r7
 800a962:	d900      	bls.n	800a966 <__ssputs_r+0x72>
 800a964:	463e      	mov	r6, r7
 800a966:	6820      	ldr	r0, [r4, #0]
 800a968:	4632      	mov	r2, r6
 800a96a:	4641      	mov	r1, r8
 800a96c:	f000 faa8 	bl	800aec0 <memmove>
 800a970:	68a3      	ldr	r3, [r4, #8]
 800a972:	1b9b      	subs	r3, r3, r6
 800a974:	60a3      	str	r3, [r4, #8]
 800a976:	6823      	ldr	r3, [r4, #0]
 800a978:	4433      	add	r3, r6
 800a97a:	6023      	str	r3, [r4, #0]
 800a97c:	2000      	movs	r0, #0
 800a97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a982:	462a      	mov	r2, r5
 800a984:	f000 fac6 	bl	800af14 <_realloc_r>
 800a988:	4606      	mov	r6, r0
 800a98a:	2800      	cmp	r0, #0
 800a98c:	d1e0      	bne.n	800a950 <__ssputs_r+0x5c>
 800a98e:	6921      	ldr	r1, [r4, #16]
 800a990:	4650      	mov	r0, sl
 800a992:	f7ff feb7 	bl	800a704 <_free_r>
 800a996:	230c      	movs	r3, #12
 800a998:	f8ca 3000 	str.w	r3, [sl]
 800a99c:	89a3      	ldrh	r3, [r4, #12]
 800a99e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9a2:	81a3      	strh	r3, [r4, #12]
 800a9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a8:	e7e9      	b.n	800a97e <__ssputs_r+0x8a>
	...

0800a9ac <_svfiprintf_r>:
 800a9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b0:	4698      	mov	r8, r3
 800a9b2:	898b      	ldrh	r3, [r1, #12]
 800a9b4:	061b      	lsls	r3, r3, #24
 800a9b6:	b09d      	sub	sp, #116	@ 0x74
 800a9b8:	4607      	mov	r7, r0
 800a9ba:	460d      	mov	r5, r1
 800a9bc:	4614      	mov	r4, r2
 800a9be:	d510      	bpl.n	800a9e2 <_svfiprintf_r+0x36>
 800a9c0:	690b      	ldr	r3, [r1, #16]
 800a9c2:	b973      	cbnz	r3, 800a9e2 <_svfiprintf_r+0x36>
 800a9c4:	2140      	movs	r1, #64	@ 0x40
 800a9c6:	f7ff ff09 	bl	800a7dc <_malloc_r>
 800a9ca:	6028      	str	r0, [r5, #0]
 800a9cc:	6128      	str	r0, [r5, #16]
 800a9ce:	b930      	cbnz	r0, 800a9de <_svfiprintf_r+0x32>
 800a9d0:	230c      	movs	r3, #12
 800a9d2:	603b      	str	r3, [r7, #0]
 800a9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d8:	b01d      	add	sp, #116	@ 0x74
 800a9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9de:	2340      	movs	r3, #64	@ 0x40
 800a9e0:	616b      	str	r3, [r5, #20]
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9e6:	2320      	movs	r3, #32
 800a9e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9f0:	2330      	movs	r3, #48	@ 0x30
 800a9f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ab90 <_svfiprintf_r+0x1e4>
 800a9f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9fa:	f04f 0901 	mov.w	r9, #1
 800a9fe:	4623      	mov	r3, r4
 800aa00:	469a      	mov	sl, r3
 800aa02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa06:	b10a      	cbz	r2, 800aa0c <_svfiprintf_r+0x60>
 800aa08:	2a25      	cmp	r2, #37	@ 0x25
 800aa0a:	d1f9      	bne.n	800aa00 <_svfiprintf_r+0x54>
 800aa0c:	ebba 0b04 	subs.w	fp, sl, r4
 800aa10:	d00b      	beq.n	800aa2a <_svfiprintf_r+0x7e>
 800aa12:	465b      	mov	r3, fp
 800aa14:	4622      	mov	r2, r4
 800aa16:	4629      	mov	r1, r5
 800aa18:	4638      	mov	r0, r7
 800aa1a:	f7ff ff6b 	bl	800a8f4 <__ssputs_r>
 800aa1e:	3001      	adds	r0, #1
 800aa20:	f000 80a7 	beq.w	800ab72 <_svfiprintf_r+0x1c6>
 800aa24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa26:	445a      	add	r2, fp
 800aa28:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa2a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 809f 	beq.w	800ab72 <_svfiprintf_r+0x1c6>
 800aa34:	2300      	movs	r3, #0
 800aa36:	f04f 32ff 	mov.w	r2, #4294967295
 800aa3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa3e:	f10a 0a01 	add.w	sl, sl, #1
 800aa42:	9304      	str	r3, [sp, #16]
 800aa44:	9307      	str	r3, [sp, #28]
 800aa46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa4a:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa4c:	4654      	mov	r4, sl
 800aa4e:	2205      	movs	r2, #5
 800aa50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa54:	484e      	ldr	r0, [pc, #312]	@ (800ab90 <_svfiprintf_r+0x1e4>)
 800aa56:	f7f5 fbc3 	bl	80001e0 <memchr>
 800aa5a:	9a04      	ldr	r2, [sp, #16]
 800aa5c:	b9d8      	cbnz	r0, 800aa96 <_svfiprintf_r+0xea>
 800aa5e:	06d0      	lsls	r0, r2, #27
 800aa60:	bf44      	itt	mi
 800aa62:	2320      	movmi	r3, #32
 800aa64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa68:	0711      	lsls	r1, r2, #28
 800aa6a:	bf44      	itt	mi
 800aa6c:	232b      	movmi	r3, #43	@ 0x2b
 800aa6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa72:	f89a 3000 	ldrb.w	r3, [sl]
 800aa76:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa78:	d015      	beq.n	800aaa6 <_svfiprintf_r+0xfa>
 800aa7a:	9a07      	ldr	r2, [sp, #28]
 800aa7c:	4654      	mov	r4, sl
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f04f 0c0a 	mov.w	ip, #10
 800aa84:	4621      	mov	r1, r4
 800aa86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa8a:	3b30      	subs	r3, #48	@ 0x30
 800aa8c:	2b09      	cmp	r3, #9
 800aa8e:	d94b      	bls.n	800ab28 <_svfiprintf_r+0x17c>
 800aa90:	b1b0      	cbz	r0, 800aac0 <_svfiprintf_r+0x114>
 800aa92:	9207      	str	r2, [sp, #28]
 800aa94:	e014      	b.n	800aac0 <_svfiprintf_r+0x114>
 800aa96:	eba0 0308 	sub.w	r3, r0, r8
 800aa9a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	9304      	str	r3, [sp, #16]
 800aaa2:	46a2      	mov	sl, r4
 800aaa4:	e7d2      	b.n	800aa4c <_svfiprintf_r+0xa0>
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	1d19      	adds	r1, r3, #4
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	9103      	str	r1, [sp, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	bfbb      	ittet	lt
 800aab2:	425b      	neglt	r3, r3
 800aab4:	f042 0202 	orrlt.w	r2, r2, #2
 800aab8:	9307      	strge	r3, [sp, #28]
 800aaba:	9307      	strlt	r3, [sp, #28]
 800aabc:	bfb8      	it	lt
 800aabe:	9204      	strlt	r2, [sp, #16]
 800aac0:	7823      	ldrb	r3, [r4, #0]
 800aac2:	2b2e      	cmp	r3, #46	@ 0x2e
 800aac4:	d10a      	bne.n	800aadc <_svfiprintf_r+0x130>
 800aac6:	7863      	ldrb	r3, [r4, #1]
 800aac8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaca:	d132      	bne.n	800ab32 <_svfiprintf_r+0x186>
 800aacc:	9b03      	ldr	r3, [sp, #12]
 800aace:	1d1a      	adds	r2, r3, #4
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	9203      	str	r2, [sp, #12]
 800aad4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aad8:	3402      	adds	r4, #2
 800aada:	9305      	str	r3, [sp, #20]
 800aadc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aba0 <_svfiprintf_r+0x1f4>
 800aae0:	7821      	ldrb	r1, [r4, #0]
 800aae2:	2203      	movs	r2, #3
 800aae4:	4650      	mov	r0, sl
 800aae6:	f7f5 fb7b 	bl	80001e0 <memchr>
 800aaea:	b138      	cbz	r0, 800aafc <_svfiprintf_r+0x150>
 800aaec:	9b04      	ldr	r3, [sp, #16]
 800aaee:	eba0 000a 	sub.w	r0, r0, sl
 800aaf2:	2240      	movs	r2, #64	@ 0x40
 800aaf4:	4082      	lsls	r2, r0
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	3401      	adds	r4, #1
 800aafa:	9304      	str	r3, [sp, #16]
 800aafc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab00:	4824      	ldr	r0, [pc, #144]	@ (800ab94 <_svfiprintf_r+0x1e8>)
 800ab02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab06:	2206      	movs	r2, #6
 800ab08:	f7f5 fb6a 	bl	80001e0 <memchr>
 800ab0c:	2800      	cmp	r0, #0
 800ab0e:	d036      	beq.n	800ab7e <_svfiprintf_r+0x1d2>
 800ab10:	4b21      	ldr	r3, [pc, #132]	@ (800ab98 <_svfiprintf_r+0x1ec>)
 800ab12:	bb1b      	cbnz	r3, 800ab5c <_svfiprintf_r+0x1b0>
 800ab14:	9b03      	ldr	r3, [sp, #12]
 800ab16:	3307      	adds	r3, #7
 800ab18:	f023 0307 	bic.w	r3, r3, #7
 800ab1c:	3308      	adds	r3, #8
 800ab1e:	9303      	str	r3, [sp, #12]
 800ab20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab22:	4433      	add	r3, r6
 800ab24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab26:	e76a      	b.n	800a9fe <_svfiprintf_r+0x52>
 800ab28:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	2001      	movs	r0, #1
 800ab30:	e7a8      	b.n	800aa84 <_svfiprintf_r+0xd8>
 800ab32:	2300      	movs	r3, #0
 800ab34:	3401      	adds	r4, #1
 800ab36:	9305      	str	r3, [sp, #20]
 800ab38:	4619      	mov	r1, r3
 800ab3a:	f04f 0c0a 	mov.w	ip, #10
 800ab3e:	4620      	mov	r0, r4
 800ab40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab44:	3a30      	subs	r2, #48	@ 0x30
 800ab46:	2a09      	cmp	r2, #9
 800ab48:	d903      	bls.n	800ab52 <_svfiprintf_r+0x1a6>
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d0c6      	beq.n	800aadc <_svfiprintf_r+0x130>
 800ab4e:	9105      	str	r1, [sp, #20]
 800ab50:	e7c4      	b.n	800aadc <_svfiprintf_r+0x130>
 800ab52:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab56:	4604      	mov	r4, r0
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e7f0      	b.n	800ab3e <_svfiprintf_r+0x192>
 800ab5c:	ab03      	add	r3, sp, #12
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	462a      	mov	r2, r5
 800ab62:	4b0e      	ldr	r3, [pc, #56]	@ (800ab9c <_svfiprintf_r+0x1f0>)
 800ab64:	a904      	add	r1, sp, #16
 800ab66:	4638      	mov	r0, r7
 800ab68:	f3af 8000 	nop.w
 800ab6c:	1c42      	adds	r2, r0, #1
 800ab6e:	4606      	mov	r6, r0
 800ab70:	d1d6      	bne.n	800ab20 <_svfiprintf_r+0x174>
 800ab72:	89ab      	ldrh	r3, [r5, #12]
 800ab74:	065b      	lsls	r3, r3, #25
 800ab76:	f53f af2d 	bmi.w	800a9d4 <_svfiprintf_r+0x28>
 800ab7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab7c:	e72c      	b.n	800a9d8 <_svfiprintf_r+0x2c>
 800ab7e:	ab03      	add	r3, sp, #12
 800ab80:	9300      	str	r3, [sp, #0]
 800ab82:	462a      	mov	r2, r5
 800ab84:	4b05      	ldr	r3, [pc, #20]	@ (800ab9c <_svfiprintf_r+0x1f0>)
 800ab86:	a904      	add	r1, sp, #16
 800ab88:	4638      	mov	r0, r7
 800ab8a:	f000 f879 	bl	800ac80 <_printf_i>
 800ab8e:	e7ed      	b.n	800ab6c <_svfiprintf_r+0x1c0>
 800ab90:	0800b004 	.word	0x0800b004
 800ab94:	0800b00e 	.word	0x0800b00e
 800ab98:	00000000 	.word	0x00000000
 800ab9c:	0800a8f5 	.word	0x0800a8f5
 800aba0:	0800b00a 	.word	0x0800b00a

0800aba4 <_printf_common>:
 800aba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aba8:	4616      	mov	r6, r2
 800abaa:	4698      	mov	r8, r3
 800abac:	688a      	ldr	r2, [r1, #8]
 800abae:	690b      	ldr	r3, [r1, #16]
 800abb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abb4:	4293      	cmp	r3, r2
 800abb6:	bfb8      	it	lt
 800abb8:	4613      	movlt	r3, r2
 800abba:	6033      	str	r3, [r6, #0]
 800abbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800abc0:	4607      	mov	r7, r0
 800abc2:	460c      	mov	r4, r1
 800abc4:	b10a      	cbz	r2, 800abca <_printf_common+0x26>
 800abc6:	3301      	adds	r3, #1
 800abc8:	6033      	str	r3, [r6, #0]
 800abca:	6823      	ldr	r3, [r4, #0]
 800abcc:	0699      	lsls	r1, r3, #26
 800abce:	bf42      	ittt	mi
 800abd0:	6833      	ldrmi	r3, [r6, #0]
 800abd2:	3302      	addmi	r3, #2
 800abd4:	6033      	strmi	r3, [r6, #0]
 800abd6:	6825      	ldr	r5, [r4, #0]
 800abd8:	f015 0506 	ands.w	r5, r5, #6
 800abdc:	d106      	bne.n	800abec <_printf_common+0x48>
 800abde:	f104 0a19 	add.w	sl, r4, #25
 800abe2:	68e3      	ldr	r3, [r4, #12]
 800abe4:	6832      	ldr	r2, [r6, #0]
 800abe6:	1a9b      	subs	r3, r3, r2
 800abe8:	42ab      	cmp	r3, r5
 800abea:	dc26      	bgt.n	800ac3a <_printf_common+0x96>
 800abec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800abf0:	6822      	ldr	r2, [r4, #0]
 800abf2:	3b00      	subs	r3, #0
 800abf4:	bf18      	it	ne
 800abf6:	2301      	movne	r3, #1
 800abf8:	0692      	lsls	r2, r2, #26
 800abfa:	d42b      	bmi.n	800ac54 <_printf_common+0xb0>
 800abfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac00:	4641      	mov	r1, r8
 800ac02:	4638      	mov	r0, r7
 800ac04:	47c8      	blx	r9
 800ac06:	3001      	adds	r0, #1
 800ac08:	d01e      	beq.n	800ac48 <_printf_common+0xa4>
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	6922      	ldr	r2, [r4, #16]
 800ac0e:	f003 0306 	and.w	r3, r3, #6
 800ac12:	2b04      	cmp	r3, #4
 800ac14:	bf02      	ittt	eq
 800ac16:	68e5      	ldreq	r5, [r4, #12]
 800ac18:	6833      	ldreq	r3, [r6, #0]
 800ac1a:	1aed      	subeq	r5, r5, r3
 800ac1c:	68a3      	ldr	r3, [r4, #8]
 800ac1e:	bf0c      	ite	eq
 800ac20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac24:	2500      	movne	r5, #0
 800ac26:	4293      	cmp	r3, r2
 800ac28:	bfc4      	itt	gt
 800ac2a:	1a9b      	subgt	r3, r3, r2
 800ac2c:	18ed      	addgt	r5, r5, r3
 800ac2e:	2600      	movs	r6, #0
 800ac30:	341a      	adds	r4, #26
 800ac32:	42b5      	cmp	r5, r6
 800ac34:	d11a      	bne.n	800ac6c <_printf_common+0xc8>
 800ac36:	2000      	movs	r0, #0
 800ac38:	e008      	b.n	800ac4c <_printf_common+0xa8>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	4652      	mov	r2, sl
 800ac3e:	4641      	mov	r1, r8
 800ac40:	4638      	mov	r0, r7
 800ac42:	47c8      	blx	r9
 800ac44:	3001      	adds	r0, #1
 800ac46:	d103      	bne.n	800ac50 <_printf_common+0xac>
 800ac48:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac50:	3501      	adds	r5, #1
 800ac52:	e7c6      	b.n	800abe2 <_printf_common+0x3e>
 800ac54:	18e1      	adds	r1, r4, r3
 800ac56:	1c5a      	adds	r2, r3, #1
 800ac58:	2030      	movs	r0, #48	@ 0x30
 800ac5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac5e:	4422      	add	r2, r4
 800ac60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac68:	3302      	adds	r3, #2
 800ac6a:	e7c7      	b.n	800abfc <_printf_common+0x58>
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	4622      	mov	r2, r4
 800ac70:	4641      	mov	r1, r8
 800ac72:	4638      	mov	r0, r7
 800ac74:	47c8      	blx	r9
 800ac76:	3001      	adds	r0, #1
 800ac78:	d0e6      	beq.n	800ac48 <_printf_common+0xa4>
 800ac7a:	3601      	adds	r6, #1
 800ac7c:	e7d9      	b.n	800ac32 <_printf_common+0x8e>
	...

0800ac80 <_printf_i>:
 800ac80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac84:	7e0f      	ldrb	r7, [r1, #24]
 800ac86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac88:	2f78      	cmp	r7, #120	@ 0x78
 800ac8a:	4691      	mov	r9, r2
 800ac8c:	4680      	mov	r8, r0
 800ac8e:	460c      	mov	r4, r1
 800ac90:	469a      	mov	sl, r3
 800ac92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac96:	d807      	bhi.n	800aca8 <_printf_i+0x28>
 800ac98:	2f62      	cmp	r7, #98	@ 0x62
 800ac9a:	d80a      	bhi.n	800acb2 <_printf_i+0x32>
 800ac9c:	2f00      	cmp	r7, #0
 800ac9e:	f000 80d2 	beq.w	800ae46 <_printf_i+0x1c6>
 800aca2:	2f58      	cmp	r7, #88	@ 0x58
 800aca4:	f000 80b9 	beq.w	800ae1a <_printf_i+0x19a>
 800aca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800acb0:	e03a      	b.n	800ad28 <_printf_i+0xa8>
 800acb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800acb6:	2b15      	cmp	r3, #21
 800acb8:	d8f6      	bhi.n	800aca8 <_printf_i+0x28>
 800acba:	a101      	add	r1, pc, #4	@ (adr r1, 800acc0 <_printf_i+0x40>)
 800acbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acc0:	0800ad19 	.word	0x0800ad19
 800acc4:	0800ad2d 	.word	0x0800ad2d
 800acc8:	0800aca9 	.word	0x0800aca9
 800accc:	0800aca9 	.word	0x0800aca9
 800acd0:	0800aca9 	.word	0x0800aca9
 800acd4:	0800aca9 	.word	0x0800aca9
 800acd8:	0800ad2d 	.word	0x0800ad2d
 800acdc:	0800aca9 	.word	0x0800aca9
 800ace0:	0800aca9 	.word	0x0800aca9
 800ace4:	0800aca9 	.word	0x0800aca9
 800ace8:	0800aca9 	.word	0x0800aca9
 800acec:	0800ae2d 	.word	0x0800ae2d
 800acf0:	0800ad57 	.word	0x0800ad57
 800acf4:	0800ade7 	.word	0x0800ade7
 800acf8:	0800aca9 	.word	0x0800aca9
 800acfc:	0800aca9 	.word	0x0800aca9
 800ad00:	0800ae4f 	.word	0x0800ae4f
 800ad04:	0800aca9 	.word	0x0800aca9
 800ad08:	0800ad57 	.word	0x0800ad57
 800ad0c:	0800aca9 	.word	0x0800aca9
 800ad10:	0800aca9 	.word	0x0800aca9
 800ad14:	0800adef 	.word	0x0800adef
 800ad18:	6833      	ldr	r3, [r6, #0]
 800ad1a:	1d1a      	adds	r2, r3, #4
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	6032      	str	r2, [r6, #0]
 800ad20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e09d      	b.n	800ae68 <_printf_i+0x1e8>
 800ad2c:	6833      	ldr	r3, [r6, #0]
 800ad2e:	6820      	ldr	r0, [r4, #0]
 800ad30:	1d19      	adds	r1, r3, #4
 800ad32:	6031      	str	r1, [r6, #0]
 800ad34:	0606      	lsls	r6, r0, #24
 800ad36:	d501      	bpl.n	800ad3c <_printf_i+0xbc>
 800ad38:	681d      	ldr	r5, [r3, #0]
 800ad3a:	e003      	b.n	800ad44 <_printf_i+0xc4>
 800ad3c:	0645      	lsls	r5, r0, #25
 800ad3e:	d5fb      	bpl.n	800ad38 <_printf_i+0xb8>
 800ad40:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad44:	2d00      	cmp	r5, #0
 800ad46:	da03      	bge.n	800ad50 <_printf_i+0xd0>
 800ad48:	232d      	movs	r3, #45	@ 0x2d
 800ad4a:	426d      	negs	r5, r5
 800ad4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad50:	4859      	ldr	r0, [pc, #356]	@ (800aeb8 <_printf_i+0x238>)
 800ad52:	230a      	movs	r3, #10
 800ad54:	e011      	b.n	800ad7a <_printf_i+0xfa>
 800ad56:	6821      	ldr	r1, [r4, #0]
 800ad58:	6833      	ldr	r3, [r6, #0]
 800ad5a:	0608      	lsls	r0, r1, #24
 800ad5c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad60:	d402      	bmi.n	800ad68 <_printf_i+0xe8>
 800ad62:	0649      	lsls	r1, r1, #25
 800ad64:	bf48      	it	mi
 800ad66:	b2ad      	uxthmi	r5, r5
 800ad68:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad6a:	4853      	ldr	r0, [pc, #332]	@ (800aeb8 <_printf_i+0x238>)
 800ad6c:	6033      	str	r3, [r6, #0]
 800ad6e:	bf14      	ite	ne
 800ad70:	230a      	movne	r3, #10
 800ad72:	2308      	moveq	r3, #8
 800ad74:	2100      	movs	r1, #0
 800ad76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad7a:	6866      	ldr	r6, [r4, #4]
 800ad7c:	60a6      	str	r6, [r4, #8]
 800ad7e:	2e00      	cmp	r6, #0
 800ad80:	bfa2      	ittt	ge
 800ad82:	6821      	ldrge	r1, [r4, #0]
 800ad84:	f021 0104 	bicge.w	r1, r1, #4
 800ad88:	6021      	strge	r1, [r4, #0]
 800ad8a:	b90d      	cbnz	r5, 800ad90 <_printf_i+0x110>
 800ad8c:	2e00      	cmp	r6, #0
 800ad8e:	d04b      	beq.n	800ae28 <_printf_i+0x1a8>
 800ad90:	4616      	mov	r6, r2
 800ad92:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad96:	fb03 5711 	mls	r7, r3, r1, r5
 800ad9a:	5dc7      	ldrb	r7, [r0, r7]
 800ad9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ada0:	462f      	mov	r7, r5
 800ada2:	42bb      	cmp	r3, r7
 800ada4:	460d      	mov	r5, r1
 800ada6:	d9f4      	bls.n	800ad92 <_printf_i+0x112>
 800ada8:	2b08      	cmp	r3, #8
 800adaa:	d10b      	bne.n	800adc4 <_printf_i+0x144>
 800adac:	6823      	ldr	r3, [r4, #0]
 800adae:	07df      	lsls	r7, r3, #31
 800adb0:	d508      	bpl.n	800adc4 <_printf_i+0x144>
 800adb2:	6923      	ldr	r3, [r4, #16]
 800adb4:	6861      	ldr	r1, [r4, #4]
 800adb6:	4299      	cmp	r1, r3
 800adb8:	bfde      	ittt	le
 800adba:	2330      	movle	r3, #48	@ 0x30
 800adbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800adc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800adc4:	1b92      	subs	r2, r2, r6
 800adc6:	6122      	str	r2, [r4, #16]
 800adc8:	f8cd a000 	str.w	sl, [sp]
 800adcc:	464b      	mov	r3, r9
 800adce:	aa03      	add	r2, sp, #12
 800add0:	4621      	mov	r1, r4
 800add2:	4640      	mov	r0, r8
 800add4:	f7ff fee6 	bl	800aba4 <_printf_common>
 800add8:	3001      	adds	r0, #1
 800adda:	d14a      	bne.n	800ae72 <_printf_i+0x1f2>
 800addc:	f04f 30ff 	mov.w	r0, #4294967295
 800ade0:	b004      	add	sp, #16
 800ade2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ade6:	6823      	ldr	r3, [r4, #0]
 800ade8:	f043 0320 	orr.w	r3, r3, #32
 800adec:	6023      	str	r3, [r4, #0]
 800adee:	4833      	ldr	r0, [pc, #204]	@ (800aebc <_printf_i+0x23c>)
 800adf0:	2778      	movs	r7, #120	@ 0x78
 800adf2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800adf6:	6823      	ldr	r3, [r4, #0]
 800adf8:	6831      	ldr	r1, [r6, #0]
 800adfa:	061f      	lsls	r7, r3, #24
 800adfc:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae00:	d402      	bmi.n	800ae08 <_printf_i+0x188>
 800ae02:	065f      	lsls	r7, r3, #25
 800ae04:	bf48      	it	mi
 800ae06:	b2ad      	uxthmi	r5, r5
 800ae08:	6031      	str	r1, [r6, #0]
 800ae0a:	07d9      	lsls	r1, r3, #31
 800ae0c:	bf44      	itt	mi
 800ae0e:	f043 0320 	orrmi.w	r3, r3, #32
 800ae12:	6023      	strmi	r3, [r4, #0]
 800ae14:	b11d      	cbz	r5, 800ae1e <_printf_i+0x19e>
 800ae16:	2310      	movs	r3, #16
 800ae18:	e7ac      	b.n	800ad74 <_printf_i+0xf4>
 800ae1a:	4827      	ldr	r0, [pc, #156]	@ (800aeb8 <_printf_i+0x238>)
 800ae1c:	e7e9      	b.n	800adf2 <_printf_i+0x172>
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	f023 0320 	bic.w	r3, r3, #32
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	e7f6      	b.n	800ae16 <_printf_i+0x196>
 800ae28:	4616      	mov	r6, r2
 800ae2a:	e7bd      	b.n	800ada8 <_printf_i+0x128>
 800ae2c:	6833      	ldr	r3, [r6, #0]
 800ae2e:	6825      	ldr	r5, [r4, #0]
 800ae30:	6961      	ldr	r1, [r4, #20]
 800ae32:	1d18      	adds	r0, r3, #4
 800ae34:	6030      	str	r0, [r6, #0]
 800ae36:	062e      	lsls	r6, r5, #24
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	d501      	bpl.n	800ae40 <_printf_i+0x1c0>
 800ae3c:	6019      	str	r1, [r3, #0]
 800ae3e:	e002      	b.n	800ae46 <_printf_i+0x1c6>
 800ae40:	0668      	lsls	r0, r5, #25
 800ae42:	d5fb      	bpl.n	800ae3c <_printf_i+0x1bc>
 800ae44:	8019      	strh	r1, [r3, #0]
 800ae46:	2300      	movs	r3, #0
 800ae48:	6123      	str	r3, [r4, #16]
 800ae4a:	4616      	mov	r6, r2
 800ae4c:	e7bc      	b.n	800adc8 <_printf_i+0x148>
 800ae4e:	6833      	ldr	r3, [r6, #0]
 800ae50:	1d1a      	adds	r2, r3, #4
 800ae52:	6032      	str	r2, [r6, #0]
 800ae54:	681e      	ldr	r6, [r3, #0]
 800ae56:	6862      	ldr	r2, [r4, #4]
 800ae58:	2100      	movs	r1, #0
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f7f5 f9c0 	bl	80001e0 <memchr>
 800ae60:	b108      	cbz	r0, 800ae66 <_printf_i+0x1e6>
 800ae62:	1b80      	subs	r0, r0, r6
 800ae64:	6060      	str	r0, [r4, #4]
 800ae66:	6863      	ldr	r3, [r4, #4]
 800ae68:	6123      	str	r3, [r4, #16]
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae70:	e7aa      	b.n	800adc8 <_printf_i+0x148>
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	4632      	mov	r2, r6
 800ae76:	4649      	mov	r1, r9
 800ae78:	4640      	mov	r0, r8
 800ae7a:	47d0      	blx	sl
 800ae7c:	3001      	adds	r0, #1
 800ae7e:	d0ad      	beq.n	800addc <_printf_i+0x15c>
 800ae80:	6823      	ldr	r3, [r4, #0]
 800ae82:	079b      	lsls	r3, r3, #30
 800ae84:	d413      	bmi.n	800aeae <_printf_i+0x22e>
 800ae86:	68e0      	ldr	r0, [r4, #12]
 800ae88:	9b03      	ldr	r3, [sp, #12]
 800ae8a:	4298      	cmp	r0, r3
 800ae8c:	bfb8      	it	lt
 800ae8e:	4618      	movlt	r0, r3
 800ae90:	e7a6      	b.n	800ade0 <_printf_i+0x160>
 800ae92:	2301      	movs	r3, #1
 800ae94:	4632      	mov	r2, r6
 800ae96:	4649      	mov	r1, r9
 800ae98:	4640      	mov	r0, r8
 800ae9a:	47d0      	blx	sl
 800ae9c:	3001      	adds	r0, #1
 800ae9e:	d09d      	beq.n	800addc <_printf_i+0x15c>
 800aea0:	3501      	adds	r5, #1
 800aea2:	68e3      	ldr	r3, [r4, #12]
 800aea4:	9903      	ldr	r1, [sp, #12]
 800aea6:	1a5b      	subs	r3, r3, r1
 800aea8:	42ab      	cmp	r3, r5
 800aeaa:	dcf2      	bgt.n	800ae92 <_printf_i+0x212>
 800aeac:	e7eb      	b.n	800ae86 <_printf_i+0x206>
 800aeae:	2500      	movs	r5, #0
 800aeb0:	f104 0619 	add.w	r6, r4, #25
 800aeb4:	e7f5      	b.n	800aea2 <_printf_i+0x222>
 800aeb6:	bf00      	nop
 800aeb8:	0800b015 	.word	0x0800b015
 800aebc:	0800b026 	.word	0x0800b026

0800aec0 <memmove>:
 800aec0:	4288      	cmp	r0, r1
 800aec2:	b510      	push	{r4, lr}
 800aec4:	eb01 0402 	add.w	r4, r1, r2
 800aec8:	d902      	bls.n	800aed0 <memmove+0x10>
 800aeca:	4284      	cmp	r4, r0
 800aecc:	4623      	mov	r3, r4
 800aece:	d807      	bhi.n	800aee0 <memmove+0x20>
 800aed0:	1e43      	subs	r3, r0, #1
 800aed2:	42a1      	cmp	r1, r4
 800aed4:	d008      	beq.n	800aee8 <memmove+0x28>
 800aed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aeda:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aede:	e7f8      	b.n	800aed2 <memmove+0x12>
 800aee0:	4402      	add	r2, r0
 800aee2:	4601      	mov	r1, r0
 800aee4:	428a      	cmp	r2, r1
 800aee6:	d100      	bne.n	800aeea <memmove+0x2a>
 800aee8:	bd10      	pop	{r4, pc}
 800aeea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aeee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aef2:	e7f7      	b.n	800aee4 <memmove+0x24>

0800aef4 <_sbrk_r>:
 800aef4:	b538      	push	{r3, r4, r5, lr}
 800aef6:	4d06      	ldr	r5, [pc, #24]	@ (800af10 <_sbrk_r+0x1c>)
 800aef8:	2300      	movs	r3, #0
 800aefa:	4604      	mov	r4, r0
 800aefc:	4608      	mov	r0, r1
 800aefe:	602b      	str	r3, [r5, #0]
 800af00:	f7f6 fbca 	bl	8001698 <_sbrk>
 800af04:	1c43      	adds	r3, r0, #1
 800af06:	d102      	bne.n	800af0e <_sbrk_r+0x1a>
 800af08:	682b      	ldr	r3, [r5, #0]
 800af0a:	b103      	cbz	r3, 800af0e <_sbrk_r+0x1a>
 800af0c:	6023      	str	r3, [r4, #0]
 800af0e:	bd38      	pop	{r3, r4, r5, pc}
 800af10:	200020d0 	.word	0x200020d0

0800af14 <_realloc_r>:
 800af14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af18:	4680      	mov	r8, r0
 800af1a:	4615      	mov	r5, r2
 800af1c:	460c      	mov	r4, r1
 800af1e:	b921      	cbnz	r1, 800af2a <_realloc_r+0x16>
 800af20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af24:	4611      	mov	r1, r2
 800af26:	f7ff bc59 	b.w	800a7dc <_malloc_r>
 800af2a:	b92a      	cbnz	r2, 800af38 <_realloc_r+0x24>
 800af2c:	f7ff fbea 	bl	800a704 <_free_r>
 800af30:	2400      	movs	r4, #0
 800af32:	4620      	mov	r0, r4
 800af34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af38:	f000 f81a 	bl	800af70 <_malloc_usable_size_r>
 800af3c:	4285      	cmp	r5, r0
 800af3e:	4606      	mov	r6, r0
 800af40:	d802      	bhi.n	800af48 <_realloc_r+0x34>
 800af42:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800af46:	d8f4      	bhi.n	800af32 <_realloc_r+0x1e>
 800af48:	4629      	mov	r1, r5
 800af4a:	4640      	mov	r0, r8
 800af4c:	f7ff fc46 	bl	800a7dc <_malloc_r>
 800af50:	4607      	mov	r7, r0
 800af52:	2800      	cmp	r0, #0
 800af54:	d0ec      	beq.n	800af30 <_realloc_r+0x1c>
 800af56:	42b5      	cmp	r5, r6
 800af58:	462a      	mov	r2, r5
 800af5a:	4621      	mov	r1, r4
 800af5c:	bf28      	it	cs
 800af5e:	4632      	movcs	r2, r6
 800af60:	f7ff fbc2 	bl	800a6e8 <memcpy>
 800af64:	4621      	mov	r1, r4
 800af66:	4640      	mov	r0, r8
 800af68:	f7ff fbcc 	bl	800a704 <_free_r>
 800af6c:	463c      	mov	r4, r7
 800af6e:	e7e0      	b.n	800af32 <_realloc_r+0x1e>

0800af70 <_malloc_usable_size_r>:
 800af70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af74:	1f18      	subs	r0, r3, #4
 800af76:	2b00      	cmp	r3, #0
 800af78:	bfbc      	itt	lt
 800af7a:	580b      	ldrlt	r3, [r1, r0]
 800af7c:	18c0      	addlt	r0, r0, r3
 800af7e:	4770      	bx	lr

0800af80 <_init>:
 800af80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af82:	bf00      	nop
 800af84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af86:	bc08      	pop	{r3}
 800af88:	469e      	mov	lr, r3
 800af8a:	4770      	bx	lr

0800af8c <_fini>:
 800af8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8e:	bf00      	nop
 800af90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af92:	bc08      	pop	{r3}
 800af94:	469e      	mov	lr, r3
 800af96:	4770      	bx	lr
