

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 07:31:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_9
* Solution:       pipelined_2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45| 0.450 us | 0.450 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       20|       20|         2|          -|          -|    10|    no    |
        |- MAC     |       22|       22|         2|          2|          2|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|      95|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      74|       8|    0|
|Multiplexer      |        -|      -|       -|     107|    -|
|Register         |        -|      -|      51|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     125|     210|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   8|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_196_p2   |     *    |      2|  0|  20|          32|          10|
    |acc_fu_202_p2        |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_208_p2        |     +    |      0|  0|  15|           5|           2|
    |i_fu_162_p2          |     +    |      0|  0|  12|           4|           2|
    |icmp_ln17_fu_156_p2  |   icmp   |      0|  0|   9|           4|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0|  95|          77|          47|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_131       |   9|          2|   32|         64|
    |ap_NS_fsm           |  38|          7|    1|          7|
    |i_0_reg_119         |   9|          2|    4|          8|
    |i_1_reg_144         |   9|          2|    5|         10|
    |shift_reg_address0  |  27|          5|    4|         20|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 107|         21|   78|        205|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |acc_0_reg_131  |  32|   0|   32|          0|
    |ap_CS_fsm      |   6|   0|    6|          0|
    |i_0_reg_119    |   4|   0|    4|          0|
    |i_1_reg_144    |   5|   0|    5|          0|
    |i_reg_223      |   4|   0|    4|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  51|   0|   51|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 6 5 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_9.cpp:8]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_9.cpp:17]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ -6, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln17 = icmp eq i4 %i_0, 0" [fir11_sec2_9.cpp:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %2" [fir11_sec2_9.cpp:17]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, -1" [fir11_sec2_9.cpp:18]   --->   Operation 16 'add' 'i' <Predicate = (!icmp_ln17)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %i to i64" [fir11_sec2_9.cpp:18]   --->   Operation 17 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18" [fir11_sec2_9.cpp:18]   --->   Operation 18 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_9.cpp:18]   --->   Operation 19 'load' 'shift_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 20 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_9.cpp:20]   --->   Operation 20 'store' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "br label %4" [fir11_sec2_9.cpp:24]   --->   Operation 21 'br' <Predicate = (icmp_ln17)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir11_sec2_9.cpp:17]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_9.cpp:18]   --->   Operation 23 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %i_0 to i64" [fir11_sec2_9.cpp:18]   --->   Operation 24 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1" [fir11_sec2_9.cpp:18]   --->   Operation 25 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir11_sec2_9.cpp:18]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_9.cpp:17]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %3 ], [ %acc, %MAC ]"   --->   Operation 28 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %3 ], [ %i_2, %MAC ]"   --->   Operation 29 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir11_sec2_9.cpp:24]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %5, label %MAC" [fir11_sec2_9.cpp:24]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %i_1 to i64" [fir11_sec2_9.cpp:25]   --->   Operation 33 'zext' 'zext_ln25' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25" [fir11_sec2_9.cpp:25]   --->   Operation 34 'getelementptr' 'shift_reg_addr_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_9.cpp:25]   --->   Operation 35 'load' 'shift_reg_load_1' <Predicate = (!tmp_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25" [fir11_sec2_9.cpp:25]   --->   Operation 36 'getelementptr' 'c1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_9.cpp:25]   --->   Operation 37 'load' 'c1_load' <Predicate = (!tmp_1)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 5 <SV = 3> <Delay = 6.43>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [fir11_sec2_9.cpp:24]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [fir11_sec2_9.cpp:24]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir11_sec2_9.cpp:25]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_9.cpp:25]   --->   Operation 41 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 42 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_9.cpp:25]   --->   Operation 42 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i10 %c1_load to i32" [fir11_sec2_9.cpp:25]   --->   Operation 43 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25" [fir11_sec2_9.cpp:25]   --->   Operation 44 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.20ns)   --->   "%acc = add nsw i32 %mul_ln25, %acc_0" [fir11_sec2_9.cpp:25]   --->   Operation 45 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp) nounwind" [fir11_sec2_9.cpp:26]   --->   Operation 46 'specregionend' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.87ns)   --->   "%i_2 = add i5 %i_1, -1" [fir11_sec2_9.cpp:24]   --->   Operation 47 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %4" [fir11_sec2_9.cpp:24]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_9.cpp:27]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_9.cpp:29]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
x_read            (read             ) [ 0011000]
br_ln17           (br               ) [ 0111000]
i_0               (phi              ) [ 0011000]
icmp_ln17         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
br_ln17           (br               ) [ 0000000]
i                 (add              ) [ 0111000]
zext_ln18         (zext             ) [ 0000000]
shift_reg_addr    (getelementptr    ) [ 0001000]
store_ln20        (store            ) [ 0000000]
br_ln24           (br               ) [ 0011110]
specloopname_ln17 (specloopname     ) [ 0000000]
shift_reg_load    (load             ) [ 0000000]
zext_ln18_1       (zext             ) [ 0000000]
shift_reg_addr_1  (getelementptr    ) [ 0000000]
store_ln18        (store            ) [ 0000000]
br_ln17           (br               ) [ 0111000]
acc_0             (phi              ) [ 0000111]
i_1               (phi              ) [ 0000110]
tmp_1             (bitselect        ) [ 0000110]
empty_2           (speclooptripcount) [ 0000000]
br_ln24           (br               ) [ 0000000]
zext_ln25         (zext             ) [ 0000000]
shift_reg_addr_2  (getelementptr    ) [ 0000010]
c1_addr           (getelementptr    ) [ 0000010]
specloopname_ln24 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln25 (specpipeline     ) [ 0000000]
shift_reg_load_1  (load             ) [ 0000000]
c1_load           (load             ) [ 0000000]
sext_ln25         (sext             ) [ 0000000]
mul_ln25          (mul              ) [ 0000000]
acc               (add              ) [ 0010110]
empty_3           (specregionend    ) [ 0000000]
i_2               (add              ) [ 0010110]
br_ln24           (br               ) [ 0010110]
write_ln27        (write            ) [ 0000000]
ret_ln29          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln27_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="1"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="shift_reg_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="shift_reg_load/2 store_ln20/2 store_ln18/3 shift_reg_load_1/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shift_reg_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shift_reg_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_2/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_load/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="acc_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="acc_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="5" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln17_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln18_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln18_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln25_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln25_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mul_ln25_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="acc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln17_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="shift_reg_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="shift_reg_addr_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="c1_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c1_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="acc_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="82" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="123" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="123" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="176"><net_src comp="119" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="148" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="195"><net_src comp="113" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="82" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="131" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="144" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="62" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="222"><net_src comp="156" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="162" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="231"><net_src comp="75" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="239"><net_src comp="98" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="244"><net_src comp="106" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="249"><net_src comp="202" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="254"><net_src comp="208" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {6 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 4 5 }
	Port: fir : c1 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		br_ln17 : 2
		i : 1
		zext_ln18 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
	State 3
		shift_reg_addr_1 : 1
		store_ln18 : 2
	State 4
		tmp_1 : 1
		br_ln24 : 2
		zext_ln25 : 1
		shift_reg_addr_2 : 2
		shift_reg_load_1 : 3
		c1_addr : 2
		c1_load : 3
	State 5
		sext_ln25 : 1
		mul_ln25 : 2
		acc : 3
		empty_3 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_162        |    0    |    0    |    12   |
|    add   |       acc_fu_202       |    0    |    0    |    39   |
|          |       i_2_fu_208       |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln25_fu_196    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln17_fu_156    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_62   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_68 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln18_fu_168    |    0    |    0    |    0    |
|   zext   |   zext_ln18_1_fu_173   |    0    |    0    |    0    |
|          |    zext_ln25_fu_186    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_178      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln25_fu_192    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    95   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c1   |    0   |   10   |    2   |    -   |
|shift_reg|    0   |   64   |    6   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   74   |    8   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc_0_reg_131     |   32   |
|       acc_reg_246      |   32   |
|     c1_addr_reg_241    |    4   |
|       i_0_reg_119      |    4   |
|       i_1_reg_144      |    5   |
|       i_2_reg_251      |    5   |
|        i_reg_223       |    4   |
|    icmp_ln17_reg_219   |    1   |
|shift_reg_addr_2_reg_236|    4   |
| shift_reg_addr_reg_228 |    4   |
|     x_read_reg_214     |   32   |
+------------------------+--------+
|          Total         |   127  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_119    |  p0  |   2  |   4  |    8   ||    9    |
|   acc_0_reg_131   |  p0  |   2  |  32  |   64   ||    9    |
|    i_1_reg_144    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   178  ||  6.249  ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   95   |    -   |
|   Memory  |    0   |    -   |    -   |   74   |    8   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   127  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    6   |   201  |   181  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
