spi_test_files/spi_test_prog.o: ../spi_test_files/spi_test_prog.c \
 ../spi_test_files/spi_test_prog.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/hw_platform.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h \
 c:\users\michael\documents\github\risc-v\ code\polarfire_risc-v_tmr_softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreSPI/core_spi.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\user_handler_files/user_handler.h

../spi_test_files/spi_test_prog.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/hw_platform.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h:

c:\users\michael\documents\github\risc-v\ code\polarfire_risc-v_tmr_softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreSPI/core_spi.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\user_handler_files/user_handler.h:
