<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Electrical, Electronic &amp; Computer Eng</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B8139D44-5C90-42A4-B76F-F8FDAA9A1DFB"><gtr:id>B8139D44-5C90-42A4-B76F-F8FDAA9A1DFB</gtr:id><gtr:name>MBDA UK Ltd</gtr:name><gtr:address><gtr:line1>Six Hills Way</gtr:line1><gtr:line4>Stevenage</gtr:line4><gtr:line5>Hertfordshire</gtr:line5><gtr:postCode>SG1 2DA</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/ADD18344-C931-4C0E-B696-4BA8017D4CC6"><gtr:id>ADD18344-C931-4C0E-B696-4BA8017D4CC6</gtr:id><gtr:firstName>Fei</gtr:firstName><gtr:surname>Xia</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FE044662%2F1"><gtr:id>AB2987E0-FD47-4400-B7F6-4C2AB85E3069</gtr:id><gtr:title>Self-Timed Event Processor</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E044662/1</gtr:grantReference><gtr:abstractText>The field of this research is the design, synthesis and verification of asynchronous and reactive event handling and processing hardware. This hardware is expected to work in an environment of concurrent, distributed, and real-time computation networks. These networks include both truly distributed systems such as wireless networking, sensor networks, and real-time networks as well as highly integrated on-chip networked computers with distributed processing. These systems are becoming more complex, and the traffic among the processing elements is increasing. Therefore handling the events which make up the traffic may determine much of the system performance and characteristics. Both asynchrony and non-determinism are inevitable for computation networks in the future, firstly because of the different timing requirements of different and diverse functional elements. Secondly, concurrent and distributed system implementations lead to greater asynchrony and non-determinism as semiconductor technology advances and the degree of integration increases (the International Technology Roadmap for Semiconductors (ITRS-05) Design document emphasizes multiple clock domains and source-synchronous signalling, and predicts networks of self-timed blocks). Existing methods of designing event-handling systems in hardware are rather ad hoc and have no systematic modelling and synthesis support.From this point of view, the project proposed here may have a major impact on the industrial as well as academic community. We aim to develop a design and synthesis method for self-timed hardware subsystems (called self-timed event processors or STEPs). STEPs will handle events arriving asynchronously and non-deterministically from multiple sources, and respond (such as by allocating resources, whose availability may also be asynchronously and non-deterministically changing) according to user specifications. Self-timing is in the sense that the triggering information is derived from the signals representing the events themselves, and STEPs may be used to form virtual self-timed reactive service blocks with off the shelf service IP cores such as processors or communications devices. We propose that this method will include a general STEP architecture, techniques for deriving wire delay aware designs for the integral parts of the architecture, and techniques for verifying such designs. A general mathematical modelling technique for STEPs at all levels of detail based on Petri nets will form the basis for the design/synthesis and verification work. We aim to develop the design and synthesis techniques to a degree where the process becomes systematic, highly algorithmic, and potentially automatic, and will cover all levels of detail down to hardware gate level schematics. It is our view that STEP technology will be a step forward in the event handling front, and will help towards the realization of systems of self-timed blocks envisioned in ITRS-05.The project will involve as a collaborator MBDA UK Ltd, a leading European privider of design technology for real-time distributed systems for missile control. The company has pioneered the Butler (awarded with The Queed's Award for Enterpise 2004) and Route-Table technologies, which provide stimulating starting ideas for STEP, such as tiled circuit architecture.</gtr:abstractText><gtr:fund><gtr:end>2010-06-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2007-07-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>371922</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>MThe development of Conditional Partial Order Graphs (CPOGs) is a significant advancement in the formal modelling of microcontrol circuits for specification and synthesis purposes. It is especially beneficial for a class of systems with many behavioural scenarios defined on the same set of
primitive events or actions, which includes event processors. As a result of this work several synthesis, verification, optimisation and mapping tools have been developed to facilitate specification and synthesis of microcontrollers using the proposed methodology. The tools have been successfully incorporated into the Workcraft framework for visualisation and simulation support. 

A central topic of this project was low power event processors. In this area, extensive investigations were carried out at all levels of abstraction. These include architectural explorations and analyses using Petri net and Matlab discrete models, detailed studies on the central accumulate and fire
method, detailed designs of accumulate and fire components and further explorations on extending the use of the accumulate and fire concept Network on Chip fault monitoring. One important work
covers the modelling and analysis of power and latency in systems where tasks are managed through accumulate and fire, exposing power and latency tradeoffs. Accumulate and fire as an event response technique was demonstrated to be an effective and efficient method to manage power, latency, and other important properties such as faults.</gtr:description><gtr:exploitationPathways>Through the use of theoretical methods published and highlighted at: http://async.org.uk/step/STEP-Final-report.pdf
and the tools under Workcraft, http://www.workcraft.org</gtr:exploitationPathways><gtr:id>364C3B1E-8367-4463-8AFB-264E0A013C50</gtr:id><gtr:outcomeId>56d43eea7e6e73.00049894</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>http://async.org.uk</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>33A40E62-E477-408B-865F-A8F0DCAC8B09</gtr:id><gtr:title>Statistical analysis of crosstalk-induced errors for on-chip interconnects</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8e0db925c70527a5631aa33499711e45"><gtr:id>8e0db925c70527a5631aa33499711e45</gtr:id><gtr:otherNames>Halak B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f93c93cc2f0c92</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A46DEA94-9F84-41C6-86BE-E385DFB20F05</gtr:id><gtr:title>Real-Time FPGA-Based Multichannel Spike Sorting Using Hebbian Eigenfilters</gtr:title><gtr:parentPublicationTitle>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/61957e8a90f1e0aff69717b8c422f7d6"><gtr:id>61957e8a90f1e0aff69717b8c422f7d6</gtr:id><gtr:otherNames>Yu B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f93c93cc438f21</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>AC54948F-43D0-47A2-9A14-CADC48BFF79A</gtr:id><gtr:title>Towards power-elastic systems through concurrency management</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d9519f757ebb6358d22e3505913e28bc"><gtr:id>d9519f757ebb6358d22e3505913e28bc</gtr:id><gtr:otherNames>Xia F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55f93c93cc3900a6</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6E722512-9086-497C-8DCD-D7A0E01E9D19</gtr:id><gtr:title>Stream-based Hebbian eigenfilter for real-time neuronal spike discrimination.</gtr:title><gtr:parentPublicationTitle>Biomedical engineering online</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/61957e8a90f1e0aff69717b8c422f7d6"><gtr:id>61957e8a90f1e0aff69717b8c422f7d6</gtr:id><gtr:otherNames>Yu B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>1475-925X</gtr:issn><gtr:outcomeId>doi_55f93c93cc5634ce</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E42AA7C2-3667-4E25-8507-835DE0214FB3</gtr:id><gtr:title>Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d73bea9f2a883ffc02f61f061b001148"><gtr:id>d73bea9f2a883ffc02f61f061b001148</gtr:id><gtr:otherNames>Guido J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5457bbb8993496.90019753</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BE7A0BE1-90C6-4262-AA63-AA3A45E49475</gtr:id><gtr:title>Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Parallel and Distributed Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d15cc7a002ed04d85fffdfc6e299507e"><gtr:id>d15cc7a002ed04d85fffdfc6e299507e</gtr:id><gtr:otherNames>Al-Dujaily R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55f93c93cc4c60b2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>71016E8B-761B-4842-AB0D-252703706E0E</gtr:id><gtr:title>Conditional Partial Order Graphs: Model, Synthesis, and Application</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d157897f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>63241253-45F5-4496-A43A-0B5EEBEC7187</gtr:id><gtr:title>Concurrent Multiresource Arbiter: Design and Applications</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8216f2290347bfc14f0c005c4208dde2"><gtr:id>8216f2290347bfc14f0c005c4208dde2</gtr:id><gtr:otherNames>Golubcovs S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>5457bbb8bc74d1.03667555</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E044662/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>