

================================================================
== Vitis HLS Report for 'decision_function_11'
================================================================
* Date:           Tue Mar 11 16:22:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1010 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1010, i18 1446" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_312 = icmp_slt  i18 %p_read11, i18 260546" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_312' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_313 = icmp_slt  i18 %p_read55, i18 261131" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_313' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_314 = icmp_slt  i18 %p_read33, i18 261406" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_314' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_315 = icmp_slt  i18 %p_read11, i18 261378" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_315' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_316 = icmp_slt  i18 %p_read66, i18 261182" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_316' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_317 = icmp_slt  i18 %p_read44, i18 510" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_317' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_318 = icmp_slt  i18 %p_read55, i18 190" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_318' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_319 = icmp_slt  i18 %p_read33, i18 44" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_319' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_320 = icmp_slt  i18 %p_read22, i18 710" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_320' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_321 = icmp_slt  i18 %p_read22, i18 618" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_321' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_322 = icmp_slt  i18 %p_read11, i18 261206" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_322' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_323 = icmp_slt  i18 %p_read11, i18 260615" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_323' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_324 = icmp_slt  i18 %p_read88, i18 1579" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_324' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_325 = icmp_slt  i18 %p_read1010, i18 1257" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_325' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_326 = icmp_slt  i18 %p_read33, i18 20" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_326' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_327 = icmp_slt  i18 %p_read55, i18 261856" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_327' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_328 = icmp_slt  i18 %p_read77, i18 1336" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_328' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_329 = icmp_slt  i18 %p_read77, i18 261399" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_329' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_330 = icmp_slt  i18 %p_read11, i18 261861" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_330' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_331 = icmp_slt  i18 %p_read99, i18 262131" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_331' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_332 = icmp_slt  i18 %p_read99, i18 305" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_332' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_333 = icmp_slt  i18 %p_read22, i18 857" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_333' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_334 = icmp_slt  i18 %p_read1010, i18 1540" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_334' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_335 = icmp_slt  i18 %p_read33, i18 262122" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_335' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_312, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 43 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 44 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%and_ln102_299 = and i1 %icmp_ln86_313, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102_299' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%xor_ln104_153 = xor i1 %icmp_ln86_313, i1 1" [firmware/BDT.h:104]   --->   Operation 46 'xor' 'xor_ln104_153' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102_300 = and i1 %icmp_ln86_314, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_156 = xor i1 %icmp_ln86_316, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_70 = and i1 %and_ln102_299, i1 %xor_ln104_156" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_304 = and i1 %icmp_ln86_318, i1 %and_ln102_300" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_304' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_70, i1 %and_ln102_304" [firmware/BDT.h:117]   --->   Operation 51 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_152 = xor i1 %icmp_ln86_312, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_152" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln104_67 = and i1 %xor_ln104_153, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_68)   --->   "%xor_ln104_154 = xor i1 %icmp_ln86_314, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_68 = and i1 %and_ln102, i1 %xor_ln104_154" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_68' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_301 = and i1 %icmp_ln86_315, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_301' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_69)   --->   "%xor_ln104_155 = xor i1 %icmp_ln86_315, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_69 = and i1 %and_ln104, i1 %xor_ln104_155" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_69' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%xor_ln104_158 = xor i1 %icmp_ln86_318, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_305 = and i1 %icmp_ln86_319, i1 %and_ln104_68" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_305' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%and_ln102_322 = and i1 %and_ln102_299, i1 %icmp_ln86_322" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%and_ln102_308 = and i1 %and_ln102_322, i1 %icmp_ln86_316" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%and_ln102_323 = and i1 %icmp_ln86_325, i1 %xor_ln104_158" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%and_ln102_311 = and i1 %and_ln102_323, i1 %and_ln102_300" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_318 = or i1 %icmp_ln86, i1 %xor_ln104_153" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_318' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_319 = or i1 %icmp_ln86_316, i1 %or_ln117_318" [firmware/BDT.h:117]   --->   Operation 67 'or' 'or_ln117_319' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_319" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117' <Predicate = (or_ln117)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%or_ln117_295 = or i1 %or_ln117, i1 %and_ln102_308" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_296 = or i1 %and_ln102_299, i1 %and_ln102_304" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_296' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%select_ln117_301 = select i1 %or_ln117_295, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%zext_ln117_34 = zext i2 %select_ln117_301" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%or_ln117_297 = or i1 %or_ln117_296, i1 %and_ln102_311" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_302 = select i1 %or_ln117_296, i3 %zext_ln117_34, i3 4" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_302' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_298 = or i1 %and_ln102_299, i1 %and_ln102_300" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_298' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%select_ln117_303 = select i1 %or_ln117_297, i3 %select_ln117_302, i3 5" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_304 = select i1 %or_ln117_298, i3 %select_ln117_303, i3 6" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_304' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_300 = or i1 %or_ln117_298, i1 %and_ln102_305" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln117_302 = or i1 %and_ln102_299, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_302' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_310 = or i1 %and_ln102_299, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_310' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_308)   --->   "%xor_ln104_159 = xor i1 %icmp_ln86_319, i1 1" [firmware/BDT.h:104]   --->   Operation 82 'xor' 'xor_ln104_159' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102_306 = and i1 %icmp_ln86_320, i1 %and_ln102_301" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_306' <Predicate = (or_ln117_310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_307 = and i1 %icmp_ln86_321, i1 %and_ln104_69" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_307' <Predicate = (or_ln117_310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%and_ln102_312 = and i1 %icmp_ln86_326, i1 %and_ln102_305" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_312' <Predicate = (or_ln117_300 & or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_308)   --->   "%and_ln102_324 = and i1 %icmp_ln86_327, i1 %xor_ln104_159" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_324' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_308)   --->   "%and_ln102_313 = and i1 %and_ln102_324, i1 %and_ln104_68" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_313' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_310)   --->   "%and_ln102_314 = and i1 %icmp_ln86_328, i1 %and_ln102_306" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_314' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%or_ln117_299 = or i1 %or_ln117_298, i1 %and_ln102_312" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_299' <Predicate = (or_ln117_300 & or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%select_ln117_305 = select i1 %or_ln117_299, i3 %select_ln117_304, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_305' <Predicate = (or_ln117_300 & or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%zext_ln117_35 = zext i3 %select_ln117_305" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_35' <Predicate = (or_ln117_300 & or_ln117_302 & or_ln117_310)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_308)   --->   "%or_ln117_301 = or i1 %or_ln117_300, i1 %and_ln102_313" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_301' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_306 = select i1 %or_ln117_300, i4 %zext_ln117_35, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_306' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_308)   --->   "%select_ln117_307 = select i1 %or_ln117_301, i4 %select_ln117_306, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_307' <Predicate = (or_ln117_302 & or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_310)   --->   "%or_ln117_303 = or i1 %or_ln117_302, i1 %and_ln102_314" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_303' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_308 = select i1 %or_ln117_302, i4 %select_ln117_307, i4 10" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_308' <Predicate = (or_ln117_310)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_304 = or i1 %or_ln117_302, i1 %and_ln102_306" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_304' <Predicate = (or_ln117_310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_310)   --->   "%select_ln117_309 = select i1 %or_ln117_303, i4 %select_ln117_308, i4 11" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_309' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_310 = select i1 %or_ln117_304, i4 %select_ln117_309, i4 12" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_310' <Predicate = (or_ln117_310)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_306 = or i1 %or_ln117_302, i1 %and_ln102_301" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_306' <Predicate = (or_ln117_310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_303 = and i1 %icmp_ln86_317, i1 %and_ln104_67" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_303' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_71)   --->   "%xor_ln104_157 = xor i1 %icmp_ln86_317, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_71 = and i1 %and_ln104_67, i1 %xor_ln104_157" [firmware/BDT.h:104]   --->   Operation 103 'and' 'and_ln104_71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_312)   --->   "%xor_ln104_160 = xor i1 %icmp_ln86_320, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_160' <Predicate = (or_ln117_306 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_316)   --->   "%xor_ln104_161 = xor i1 %icmp_ln86_321, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_161' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_309 = and i1 %icmp_ln86_323, i1 %and_ln102_303" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_309' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_312)   --->   "%and_ln102_325 = and i1 %icmp_ln86_329, i1 %xor_ln104_160" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_325' <Predicate = (or_ln117_306 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_312)   --->   "%and_ln102_315 = and i1 %and_ln102_325, i1 %and_ln102_301" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_315' <Predicate = (or_ln117_306 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_314)   --->   "%and_ln102_316 = and i1 %icmp_ln86_330, i1 %and_ln102_307" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_316' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_316)   --->   "%and_ln102_326 = and i1 %icmp_ln86_331, i1 %xor_ln104_161" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_326' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_316)   --->   "%and_ln102_317 = and i1 %and_ln102_326, i1 %and_ln104_69" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_317' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_312)   --->   "%or_ln117_305 = or i1 %or_ln117_304, i1 %and_ln102_315" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_305' <Predicate = (or_ln117_306 & or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_312)   --->   "%select_ln117_311 = select i1 %or_ln117_305, i4 %select_ln117_310, i4 13" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_311' <Predicate = (or_ln117_306 & or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_314)   --->   "%or_ln117_307 = or i1 %or_ln117_306, i1 %and_ln102_316" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_307' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_312 = select i1 %or_ln117_306, i4 %select_ln117_311, i4 14" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_312' <Predicate = (or_ln117_310)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_308 = or i1 %or_ln117_306, i1 %and_ln102_307" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_308' <Predicate = (or_ln117_310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_314)   --->   "%select_ln117_313 = select i1 %or_ln117_307, i4 %select_ln117_312, i4 15" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_313' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_314)   --->   "%zext_ln117_36 = zext i4 %select_ln117_313" [firmware/BDT.h:117]   --->   Operation 118 'zext' 'zext_ln117_36' <Predicate = (or_ln117_310)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_316)   --->   "%or_ln117_309 = or i1 %or_ln117_308, i1 %and_ln102_317" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_309' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_314 = select i1 %or_ln117_308, i5 %zext_ln117_36, i5 16" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_314' <Predicate = (or_ln117_310)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_316)   --->   "%select_ln117_315 = select i1 %or_ln117_309, i5 %select_ln117_314, i5 17" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_315' <Predicate = (or_ln117_310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_316 = select i1 %or_ln117_310, i5 %select_ln117_315, i5 18" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_316' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_312 = or i1 %or_ln117_310, i1 %and_ln102_309" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_320)   --->   "%xor_ln104_162 = xor i1 %icmp_ln86_323, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_310 = and i1 %icmp_ln86_324, i1 %and_ln104_71" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_310' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_318)   --->   "%and_ln102_318 = and i1 %icmp_ln86_332, i1 %and_ln102_309" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_318' <Predicate = (or_ln117_312)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_320)   --->   "%and_ln102_327 = and i1 %icmp_ln86_333, i1 %xor_ln104_162" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_320)   --->   "%and_ln102_319 = and i1 %and_ln102_327, i1 %and_ln102_303" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_322)   --->   "%and_ln102_320 = and i1 %icmp_ln86_334, i1 %and_ln102_310" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_318)   --->   "%or_ln117_311 = or i1 %or_ln117_310, i1 %and_ln102_318" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_311' <Predicate = (or_ln117_312)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_318)   --->   "%select_ln117_317 = select i1 %or_ln117_311, i5 %select_ln117_316, i5 19" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_317' <Predicate = (or_ln117_312)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_320)   --->   "%or_ln117_313 = or i1 %or_ln117_312, i1 %and_ln102_319" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_318 = select i1 %or_ln117_312, i5 %select_ln117_317, i5 20" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_318' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_314 = or i1 %or_ln117_310, i1 %and_ln102_303" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_314' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_320)   --->   "%select_ln117_319 = select i1 %or_ln117_313, i5 %select_ln117_318, i5 21" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_322)   --->   "%or_ln117_315 = or i1 %or_ln117_314, i1 %and_ln102_320" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_320 = select i1 %or_ln117_314, i5 %select_ln117_319, i5 22" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_320' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_316 = or i1 %or_ln117_314, i1 %and_ln102_310" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_316' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_322)   --->   "%select_ln117_321 = select i1 %or_ln117_315, i5 %select_ln117_320, i5 23" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_322 = select i1 %or_ln117_316, i5 %select_ln117_321, i5 24" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_322' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 141 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_163 = xor i1 %icmp_ln86_324, i1 1" [firmware/BDT.h:104]   --->   Operation 142 'xor' 'xor_ln104_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_328 = and i1 %icmp_ln86_335, i1 %xor_ln104_163" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_321 = and i1 %and_ln102_328, i1 %and_ln104_71" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_317 = or i1 %or_ln117_316, i1 %and_ln102_321" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_323 = select i1 %or_ln117_317, i5 %select_ln117_322, i5 25" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.26i13.i13.i5, i5 0, i13 195, i5 1, i13 7900, i5 2, i13 569, i5 3, i13 2266, i5 4, i13 2362, i5 5, i13 630, i5 6, i13 201, i5 7, i13 1127, i5 8, i13 4, i5 9, i13 7721, i5 10, i13 150, i5 11, i13 8169, i5 12, i13 7857, i5 13, i13 8190, i5 14, i13 30, i5 15, i13 8189, i5 16, i13 8028, i5 17, i13 3, i5 18, i13 8183, i5 19, i13 7690, i5 20, i13 8029, i5 21, i13 7692, i5 22, i13 148, i5 23, i13 8121, i5 24, i13 482, i5 25, i13 7707, i13 0, i5 %select_ln117_323" [firmware/BDT.h:118]   --->   Operation 147 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 148 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1010', firmware/BDT.h:86) on port 'p_read10' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [22]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [48]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [47]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_299', firmware/BDT.h:102) [51]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_70', firmware/BDT.h:104) [61]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [96]  (0.978 ns)

 <State 3>: 2.966ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_318', firmware/BDT.h:117) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_319', firmware/BDT.h:117) [98]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [101]  (0.993 ns)
	'select' operation 2 bit ('select_ln117_301', firmware/BDT.h:117) [103]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_302', firmware/BDT.h:117) [106]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_303', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_304', firmware/BDT.h:117) [110]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_312', firmware/BDT.h:102) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_299', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_305', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_306', firmware/BDT.h:117) [115]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_307', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_308', firmware/BDT.h:117) [119]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_309', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_310', firmware/BDT.h:117) [123]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_160', firmware/BDT.h:104) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_325', firmware/BDT.h:102) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_315', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_305', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_311', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_312', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_313', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_314', firmware/BDT.h:117) [132]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_315', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_316', firmware/BDT.h:117) [136]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_318', firmware/BDT.h:102) [90]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_311', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_317', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_318', firmware/BDT.h:117) [140]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_319', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_320', firmware/BDT.h:117) [144]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_321', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_322', firmware/BDT.h:117) [148]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_163', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_328', firmware/BDT.h:102) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_321', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_317', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_323', firmware/BDT.h:117) [149]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [150]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
