## -*- coding: utf-8 -*-
<%inherit file="skeleton.tmp"/>
<%namespace name="prom" file="prom.tmp"/>
entity fetch is
<%block name="entity">
	port (
		CLK : in std_logic;
		CLK_FT : in std_logic;
		PC : in ${oc.pc_t()};
		PROM_OUT : out ${oc.ir_t()});
</%block>
end fetch;

architecture RTL of fetch is
	component prom is
${prom.entity()}
	end component;

	signal	raw_prom_out	:	${oc.ir_t()};

begin
	prom_u	:	prom port map(CLK, PC(${oc.prom_msb()} downto 0), raw_prom_out);

	fetch: process(CLK_FT) 
	begin
		if rising_edge(CLK_FT) then
			PROM_OUT <= raw_prom_out;
		end if;
	end process;

end RTL;
<%namespace name="oc" file="macro.tmp"/>
