<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>circuit testing | Genetic Logic Lab</title><link>/tag/circuit-testing/</link><atom:link href="/tag/circuit-testing/index.xml" rel="self" type="application/rss+xml"/><description>circuit testing</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Mar 2006 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>circuit testing</title><link>/tag/circuit-testing/</link></image><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>CMOS analog MAP decoder for (8,4) Hamming code</title><link>/publication/winstead-cmos-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/winstead-cmos-2004/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001-1/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001-1/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/beerel-covering-1998/</guid><description/></item></channel></rss>