# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../d5.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../d5.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../d5.srcs/sources_1/bd/design_1/ipshared/85a3" --include "/tools/Xilinx/Vivado/2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../d5.srcs/sources_1/imports/d1/test_pattern.v" \
"../../../../d5.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../d5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../d5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../d5.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../d5.ip_user_files/bd/design_1/ip/design_1_test_output_0_4/sim/design_1_test_output_0_4.v" \
"../../../../d5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
