
*** Running vivado
    with args -log Single_cycle_core_TB_VHDL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Single_cycle_core_TB_VHDL.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Single_cycle_core_TB_VHDL.tcl -notrace
Command: synth_design -top Single_cycle_core_TB_VHDL -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13892
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Single_cycle_core_TB_VHDL' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:11]
WARNING: [Synth 8-5640] Port 'send' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'd0' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'd1' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'd2' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'd3' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'tag' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'busy' is missing in component declaration [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:22]
INFO: [Synth 8-3491] module 'single_cycle_core' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:50' bound to instance 'UUT' of component 'single_cycle_core' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:32]
INFO: [Synth 8-638] synthesizing module 'single_cycle_core' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:62]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd:28' bound to instance 'pc' of component 'program_counter' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:527]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd:38]
INFO: [Synth 8-3491] module 'adder_10b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_10b.vhd:25' bound to instance 'next_pc' of component 'adder_10b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:536]
INFO: [Synth 8-638] synthesizing module 'adder_10b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_10b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_10b' (2#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_10b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_10b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:25' bound to instance 'branch_mux' of component 'mux_2to1_10b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:542]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_10b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_1b' (3#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:41]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_10b' (4#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd:32]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:27' bound to instance 'insn_mem' of component 'instruction_memory' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:548]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (5#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:36]
INFO: [Synth 8-3491] module 'sign_extend_20to32' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd:25' bound to instance 'sign_extend' of component 'sign_extend_20to32' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:556]
INFO: [Synth 8-638] synthesizing module 'sign_extend_20to32' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_20to32' (6#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd:30]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd:44' bound to instance 'ctrl_unit' of component 'control_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:560]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd:63]
INFO: [Synth 8-3491] module 'mux_ctr_unit' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd:27' bound to instance 'mux_ctr' of component 'mux_ctr_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:578]
INFO: [Synth 8-638] synthesizing module 'mux_ctr_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd:37]
INFO: [Synth 8-226] default block is never used [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_ctr_unit' (8#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd:37]
INFO: [Synth 8-3491] module 'mux_2to1_4b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:25' bound to instance 'mux_reg_dst' of component 'mux_2to1_4b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:587]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_4b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_4b' (9#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_4b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd:25' bound to instance 'mux_forward_reg_dst' of component 'mux_2to1_4b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:593]
INFO: [Synth 8-3491] module 'register_file' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:26' bound to instance 'reg_file' of component 'register_file' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:599]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:44]
WARNING: [Synth 8-614] signal 'D0' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:51]
WARNING: [Synth 8-614] signal 'D1' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:51]
WARNING: [Synth 8-614] signal 'D2' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:51]
WARNING: [Synth 8-614] signal 'D3' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:51]
WARNING: [Synth 8-614] signal 'tag' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'register_file' (10#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd:44]
INFO: [Synth 8-3491] module 'xor_com' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd:34' bound to instance 'xor_unit' of component 'xor_com' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:616]
INFO: [Synth 8-638] synthesizing module 'xor_com' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd:42]
WARNING: [Synth 8-614] signal 'is_beq' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd:45]
WARNING: [Synth 8-614] signal 'imm' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'xor_com' (11#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd:42]
INFO: [Synth 8-3491] module 'forwarding_branch' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_branch.vhd:34' bound to instance 'forwarding_br_unit' of component 'forwarding_branch' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:623]
INFO: [Synth 8-638] synthesizing module 'forwarding_branch' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_branch.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'forwarding_branch' (12#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_branch.vhd:43]
INFO: [Synth 8-3491] module 'mux_2to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:25' bound to instance 'forward_br_rs_mux' of component 'mux_2to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:631]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd:34' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_32b' (13#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:25' bound to instance 'forward_br_rt_mux' of component 'mux_2to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:637]
INFO: [Synth 8-3491] module 'adder_20b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_20b.vhd:25' bound to instance 'branch_adder' of component 'adder_20b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:644]
INFO: [Synth 8-638] synthesizing module 'adder_20b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_20b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_20b' (14#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_20b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:25' bound to instance 'mux_alu_src_b' of component 'mux_2to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:650]
INFO: [Synth 8-3491] module 'mux_4to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:34' bound to instance 'mux_alu_src_a' of component 'mux_4to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:656]
INFO: [Synth 8-638] synthesizing module 'mux_4to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:43]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-638] synthesizing module 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1_1b' (15#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:74]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-3491] module 'mux_4to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd:64' bound to instance 'bit_mux' of component 'mux_4to1_1b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1_32b' (16#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:43]
INFO: [Synth 8-3491] module 'mux_4to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd:34' bound to instance 'mux_alu_b_src_b' of component 'mux_4to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:664]
INFO: [Synth 8-3491] module 'adder_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd:25' bound to instance 'alu' of component 'adder_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:672]
INFO: [Synth 8-638] synthesizing module 'adder_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'adder_32b' (17#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd:34]
INFO: [Synth 8-3491] module 'rotate_right_shifter_32b8' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd:36' bound to instance 'rotate_right_shifter' of component 'rotate_right_shifter_32b8' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:680]
INFO: [Synth 8-638] synthesizing module 'rotate_right_shifter_32b8' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd:43]
INFO: [Synth 8-3491] module 'mux_2to1_32b' declared at 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd:25' bound to instance 'bit_0_mux' of component 'mux_2to1_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd:107]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'rotate_right_shifter_32b8' (18#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd:43]
INFO: [Synth 8-638] synthesizing module 'rotate_left_shifter_32b8' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/rotate_left_shifter_32b8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rotate_left_shifter_32b8' (19#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/rotate_left_shifter_32b8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'right_shifter_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/right_shifter_32b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'right_shifter_32b' (20#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/right_shifter_32b.vhd:40]
INFO: [Synth 8-638] synthesizing module 'left_shifter_32b' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/left_shifter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'left_shifter_32b' (21#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/left_shifter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd:35]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (22#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd:35]
INFO: [Synth 8-638] synthesizing module 'slt_result_calc' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/slt_result.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'slt_result_calc' (23#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/slt_result.vhd:39]
INFO: [Synth 8-638] synthesizing module 'load_byte_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/load_byte_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'load_byte_unit' (24#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/load_byte_unit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mux_data_to_mem_to_reg' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_data_to_mem_to_reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux_data_to_mem_to_reg' (25#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_data_to_mem_to_reg.vhd:43]
INFO: [Synth 8-638] synthesizing module 'sign_extend_16to32' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/sign_extend_8to16.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_16to32' (26#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/sign_extend_8to16.vhd:30]
INFO: [Synth 8-638] synthesizing module 'if_id_pipeline_stage' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/if_id_pipeline_stage.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'if_id_pipeline_stage' (27#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/if_id_pipeline_stage.vhd:45]
INFO: [Synth 8-638] synthesizing module 'id_ex_pipeline_stage' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'id_ex_pipeline_stage' (28#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ex_mem_pipeline_stage' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/ex_mem_pipeline_stage.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ex_mem_pipeline_stage' (29#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/ex_mem_pipeline_stage.vhd:64]
INFO: [Synth 8-638] synthesizing module 'mem_wb_pipeline_stage' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mem_wb_pipeline_stage.vhd:58]
INFO: [Synth 8-638] synthesizing module 'pipeline_register' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pipeline_register' (30#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_register.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pipeline_bit_register' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_bit_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pipeline_bit_register' (31#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_bit_register.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pipeline_2bit_register' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_2bit_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pipeline_2bit_register' (32#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_2bit_register.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pipeline_4bit_register' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_4bit_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pipeline_4bit_register' (33#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_4bit_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mem_wb_pipeline_stage' (34#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mem_wb_pipeline_stage.vhd:58]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd:46]
WARNING: [Synth 8-614] signal 'memwb_reg_write' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd:49]
WARNING: [Synth 8-614] signal 'memwb_reg_dst_addr' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (35#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd:46]
INFO: [Synth 8-638] synthesizing module 'hazard_detection_unit' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd:57]
WARNING: [Synth 8-614] signal 'idex_op' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'hazard_detection_unit' (36#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_core' (37#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:41]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:49]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Single_cycle_core_TB_VHDL' (38#1) [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core_TB_VHDL.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1044.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1044.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1044.059 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[0]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[1]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[2]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[3]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[4]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[5]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[6]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[7]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[8]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[9]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[10]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[11]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[12]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[13]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[14]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[15]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[16]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[17]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[18]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[19]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[20]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[21]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[22]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[23]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[25]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[26]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[27]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[28]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[29]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[30]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[31]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[32]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[33]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[34]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[35]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[37]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[38]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[40]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[43]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[44]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[46]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[47]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[48]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[51]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[52]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[53]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[54]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[61]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[64]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[67]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[68]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[69]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[70]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[71]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[72]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[73]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[75]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[76]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[80]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[81]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[82]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[86]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[87]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[88]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[92]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[94]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[95]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[96]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[97]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[98]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[99]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[100]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[101]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[102]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[103]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[105]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[106]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[107]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[108]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[109]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[110]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[111]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[112]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[113]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[114]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[115]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[116]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[117]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[118]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[119]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[120]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[121]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[122]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[125]' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'sig_result_reg' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'carry_out_reg' [D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1044.059 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1057  
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input   33 Bit        Muxes := 1     
	  94 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 21    
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	1024 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1668  
	   4 Input    1 Bit        Muxes := 160   
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Single_cycle_core_TB_VHDL | UUT/mem_wb_stage/pipe_mem_to_reg/Q_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Single_cycle_core_TB_VHDL | UUT/mem_wb_stage/pipe_reg_dst/Q_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    22|
|3     |LUT1   |    39|
|4     |LUT2   |    94|
|5     |LUT3   |   140|
|6     |LUT4   |   291|
|7     |LUT5   |   819|
|8     |LUT6   | 10037|
|9     |MUXF7  |  4480|
|10    |MUXF8  |  2240|
|11    |SRL16E |     3|
|12    |FDCE   |    10|
|13    |FDRE   | 34222|
|14    |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        | 52431|
|2     |  UUT                        |single_cycle_core       | 52428|
|3     |    data_mem                 |data_memory             | 48032|
|4     |    alu                      |adder_32b               |    32|
|5     |    branch_adder             |adder_20b               |    15|
|6     |    ex_mem_stage             |ex_mem_pipeline_stage   |  1832|
|7     |    id_ex_stage              |id_ex_pipeline_stage    |  1094|
|8     |    if_id_stage              |if_id_pipeline_stage    |    77|
|9     |    insn_mem                 |instruction_memory      |    75|
|10    |    mem_wb_stage             |mem_wb_pipeline_stage   |   206|
|11    |      pipe_forward_write_reg |pipeline_4bit_register  |     4|
|12    |      pipe_insn              |pipeline_register       |    28|
|13    |      pipe_mem_to_reg        |pipeline_2bit_register  |    76|
|14    |      pipe_reg_alu_result    |pipeline_register_0     |    32|
|15    |      pipe_reg_dst           |pipeline_bit_register   |     1|
|16    |      pipe_reg_read_data     |pipeline_register_1     |    32|
|17    |      pipe_reg_srr_data      |pipeline_register_2     |    32|
|18    |      pipe_reg_write         |pipeline_bit_register_3 |     1|
|19    |    mux_data_to_mux          |mux_data_to_mem_to_reg  |    32|
|20    |    next_pc                  |adder_10b               |    11|
|21    |    pc                       |program_counter         |    10|
|22    |    reg_file                 |register_file           |  1000|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1077.969 ; gain = 33.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1077.969 ; gain = 33.910
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1077.969 ; gain = 33.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.892 . Memory (MB): peak = 1077.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Single_cycle_core_TB_VHDL' is not ideal for floorplanning, since the cellview 'data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1118.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1118.883 ; gain = 74.824
INFO: [Common 17-1381] The checkpoint 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.runs/synth_1/Single_cycle_core_TB_VHDL.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Single_cycle_core_TB_VHDL_utilization_synth.rpt -pb Single_cycle_core_TB_VHDL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 20:28:13 2022...
