// Seed: 9038254
module module_0 (
    input  tri0  id_0,
    output wire  id_1
    , id_7,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output tri0  id_5
);
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3,
    output logic id_4
);
  assign id_4 = 1;
  always @(id_0 ==? id_0 or 1 or negedge id_0 or 1) begin : LABEL_0
    id_4 <= 1 ~^ id_0;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1
  );
endmodule
