{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638481397154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638481397155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 18:43:17 2021 " "Processing started: Thu Dec 02 18:43:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638481397155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638481397155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPEG -c MPEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPEG -c MPEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638481397155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638481397547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638481397547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638481403934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638481403934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpeg_diagrama.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpeg_diagrama.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPEG_Diagrama " "Found entity 1: MPEG_Diagrama" {  } { { "MPEG_Diagrama.bdf" "" { Schematic "E:/ENGG56/MPEG/MPEG_Diagrama.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638481403935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638481403935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPEG_Diagrama " "Elaborating entity \"MPEG_Diagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638481403966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Control FSM_Control:inst " "Elaborating entity \"FSM_Control\" for hierarchy \"FSM_Control:inst\"" {  } { { "MPEG_Diagrama.bdf" "inst" { Schematic "E:/ENGG56/MPEG/MPEG_Diagrama.bdf" { { 264 784 960 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638481403967 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v FSM_Control.v(110) " "Verilog HDL Always Construct warning at FSM_Control.v(110): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403969 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x FSM_Control.v(115) " "Verilog HDL Always Construct warning at FSM_Control.v(115): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403969 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v FSM_Control.v(130) " "Verilog HDL Always Construct warning at FSM_Control.v(130): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v FSM_Control.v(135) " "Verilog HDL Always Construct warning at FSM_Control.v(135): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x FSM_Control.v(140) " "Verilog HDL Always Construct warning at FSM_Control.v(140): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x FSM_Control.v(145) " "Verilog HDL Always Construct warning at FSM_Control.v(145): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM_Control.v(159) " "Verilog HDL assignment warning at FSM_Control.v(159): truncated value with size 32 to match size of target (3)" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM_Control.v(162) " "Verilog HDL assignment warning at FSM_Control.v(162): truncated value with size 32 to match size of target (3)" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM_Control.v(165) " "Verilog HDL assignment warning at FSM_Control.v(165): truncated value with size 32 to match size of target (3)" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM_Control.v(168) " "Verilog HDL assignment warning at FSM_Control.v(168): truncated value with size 32 to match size of target (3)" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638481403970 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_Control.v(171) " "Verilog HDL assignment warning at FSM_Control.v(171): truncated value with size 32 to match size of target (6)" {  } { { "FSM_Control.v" "" { Text "E:/ENGG56/MPEG/FSM_Control.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638481403971 "|MPEG_Diagrama|FSM_Control:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638481405413 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638481405692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638481405817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638481405817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638481405843 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638481405843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638481405843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638481405843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638481405853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 18:43:25 2021 " "Processing ended: Thu Dec 02 18:43:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638481405853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638481405853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638481405853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638481405853 ""}
