

================================================================
== Vitis HLS Report for 'event_writer'
================================================================
* Date:           Fri Jun 28 16:03:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  10.668 ns|     1.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  21.337 ns|  21.337 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     876|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      26|       2|    0|
|Multiplexer      |        -|     -|       -|     224|    -|
|Register         |        -|     -|     256|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     282|    1102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |avgB_1_U  |event_writer_avgB_1_RAM_AUTO_1R1W  |        0|  26|   2|    0|     6|   13|     1|           78|
    +----------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                   |        0|  26|   2|    0|     6|   13|     1|           78|
    +----------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln316_fu_1144_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln333_fu_1242_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln344_1_fu_1225_p2            |         +|   0|  0|  23|          16|          16|
    |add_ln344_fu_1215_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln355_1_fu_594_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln355_fu_584_p2               |         +|   0|  0|  21|          14|          14|
    |grp_fu_283_p2                     |         +|   0|  0|  14|           7|           1|
    |sub_ln331_fu_955_p2               |         -|   0|  0|  21|          14|          14|
    |sub_ln332_fu_1023_p2              |         -|   0|  0|  21|          14|          14|
    |sub_ln342_fu_787_p2               |         -|   0|  0|  21|          14|          14|
    |sub_ln343_fu_855_p2               |         -|   0|  0|  21|          14|          14|
    |sub_ln353_fu_423_p2               |         -|   0|  0|  21|          14|          14|
    |sub_ln354_fu_490_p2               |         -|   0|  0|  21|          14|          14|
    |sum_thr_fu_714_p2                 |         -|   0|  0|  23|          16|          16|
    |and_ln331_fu_987_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln332_fu_1055_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln342_fu_819_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln343_fu_887_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln353_fu_455_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln354_fu_522_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1020                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_321                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op131_read_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op162_read_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_164_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_178_p3         |       and|   0|  0|   2|           1|           0|
    |grp_fu_288_p2                     |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln297_fu_1203_p2             |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln317_fu_1155_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln362_1_fu_618_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln362_2_fu_630_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln362_3_fu_642_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln362_4_fu_654_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln362_fu_606_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln363_1_fu_624_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln363_2_fu_636_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln363_3_fu_648_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln363_4_fu_674_p2            |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln363_fu_612_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln371_1_fu_734_p2            |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln371_2_fu_740_p2            |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln371_fu_728_p2              |      icmp|   0|  0|  24|          17|          17|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_condition_339                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_347                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op198_read_state2    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op245_write_state3   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op249_write_state3   |        or|   0|  0|   2|           1|           1|
    |or_ln371_1_fu_752_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln371_fu_746_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln331_1_fu_1007_p3         |    select|   0|  0|  13|           1|          13|
    |select_ln331_fu_999_p3            |    select|   0|  0|  14|           1|          12|
    |select_ln332_1_fu_1075_p3         |    select|   0|  0|  13|           1|          13|
    |select_ln332_fu_1067_p3           |    select|   0|  0|  14|           1|          12|
    |select_ln342_1_fu_839_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln342_fu_831_p3            |    select|   0|  0|  14|           1|          12|
    |select_ln343_1_fu_907_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln343_fu_899_p3            |    select|   0|  0|  14|           1|          12|
    |select_ln353_1_fu_475_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln353_2_fu_1083_p3         |    select|   0|  0|  13|           1|          13|
    |select_ln353_3_fu_1091_p3         |    select|   0|  0|  13|           1|          13|
    |select_ln353_4_fu_915_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln353_5_fu_923_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln353_6_fu_550_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln353_7_fu_557_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln353_fu_467_p3            |    select|   0|  0|  14|           1|          12|
    |select_ln354_1_fu_542_p3          |    select|   0|  0|  13|           1|          13|
    |select_ln354_fu_534_p3            |    select|   0|  0|  14|           1|          12|
    |xor_ln331_1_fu_993_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln331_fu_981_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln332_1_fu_1061_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln332_fu_1049_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln342_1_fu_825_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln342_fu_813_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln343_1_fu_893_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln343_fu_881_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln353_1_fu_461_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln353_fu_449_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln354_1_fu_528_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln354_fu_516_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 876|         408|         601|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter0_fsm                           |  14|          3|    2|          6|
    |ap_NS_iter1_fsm                           |  14|          3|    2|          6|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_phi_mux_storemerge5_i_phi_fu_252_p6    |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_cnt_new_0_i_reg_262  |  14|          3|    3|          9|
    |avgB_1_address0                           |  26|          5|    3|         15|
    |avgB_1_address1                           |  20|          4|    3|         12|
    |ps_1                                      |  37|          7|    3|         21|
    |s_avgBHeader_blk_n                        |   9|          2|    1|          2|
    |s_avgBSamplesIn_blk_n                     |   9|          2|    1|          2|
    |s_evOut_blk_n                             |   9|          2|    1|          2|
    |s_evOut_din                               |  31|          6|   33|        198|
    |sample_n                                  |   9|          2|    7|         14|
    |sum                                       |  14|          3|   16|         48|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 224|         46|   78|        341|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                                                           |   2|   0|    2|          0|
    |ap_CS_iter1_fsm                                                           |   2|   0|    2|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_cnt_new_0_i_reg_262                                  |   3|   0|    3|          0|
    |apv_id_1                                                                  |   4|   0|    4|          0|
    |apv_id_1_load_reg_1315                                                    |   4|   0|    4|          0|
    |apv_id_1_load_reg_1315_pp0_iter0_reg                                      |   4|   0|    4|          0|
    |avg_header_tag_reg_1394                                                   |   1|   0|    1|          0|
    |build_all_samples_read_reg_1307                                           |   1|   0|    1|          0|
    |cnt                                                                       |   3|   0|    3|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s    |  13|   0|   13|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1  |  13|   0|   13|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2  |  13|   0|   13|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3  |  13|   0|   13|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4  |  13|   0|   13|          0|
    |event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5  |  13|   0|   13|          0|
    |fiber_read_reg_1361                                                       |   5|   0|    5|          0|
    |icmp_ln297_reg_1415                                                       |   1|   0|    1|          0|
    |mpd_id_1_reg_1410                                                         |   5|   0|    5|          0|
    |ps_1                                                                      |   3|   0|    3|          0|
    |ps_1_load_reg_1311                                                        |   3|   0|    3|          0|
    |ps_1_load_reg_1311_pp0_iter0_reg                                          |   3|   0|    3|          0|
    |sample_data_pair_4_reg_1332                                               |  13|   0|   13|          0|
    |sample_data_pair_5_reg_1338                                               |  13|   0|   13|          0|
    |sample_n                                                                  |   7|   0|    7|          0|
    |sample_n_load_reg_1320                                                    |   7|   0|    7|          0|
    |select_ln353_2_reg_1384                                                   |  13|   0|   13|          0|
    |select_ln353_3_reg_1389                                                   |  13|   0|   13|          0|
    |select_ln353_4_reg_1374                                                   |  13|   0|   13|          0|
    |select_ln353_5_reg_1379                                                   |  13|   0|   13|          0|
    |sum                                                                       |  16|   0|   16|          0|
    |sum_load_reg_1366                                                         |  16|   0|   16|          0|
    |tmp_16_i_reg_1349                                                         |   1|   0|    1|          0|
    |tmp_16_i_reg_1349_pp0_iter0_reg                                           |   1|   0|    1|          0|
    |tmp_17_i_reg_1328                                                         |   1|   0|    1|          0|
    |tmp_i_34_reg_1353                                                         |   1|   0|    1|          0|
    |tmp_i_34_reg_1353_pp0_iter0_reg                                           |   1|   0|    1|          0|
    |tmp_i_reg_1357                                                            |   1|   0|    1|          0|
    |tmp_i_reg_1357_pp0_iter0_reg                                              |   1|   0|    1|          0|
    |trunc_ln293_reg_1406                                                      |   2|   0|    2|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 256|   0|  256|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|       event_writer|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|       event_writer|  return value|
|s_evOut_din                     |  out|   33|     ap_fifo|            s_evOut|       pointer|
|s_evOut_full_n                  |   in|    1|     ap_fifo|            s_evOut|       pointer|
|s_evOut_write                   |  out|    1|     ap_fifo|            s_evOut|       pointer|
|s_avgBSamplesIn_dout            |   in|   32|     ap_fifo|    s_avgBSamplesIn|       pointer|
|s_avgBSamplesIn_num_data_valid  |   in|    2|     ap_fifo|    s_avgBSamplesIn|       pointer|
|s_avgBSamplesIn_fifo_cap        |   in|    2|     ap_fifo|    s_avgBSamplesIn|       pointer|
|s_avgBSamplesIn_empty_n         |   in|    1|     ap_fifo|    s_avgBSamplesIn|       pointer|
|s_avgBSamplesIn_read            |  out|    1|     ap_fifo|    s_avgBSamplesIn|       pointer|
|s_avgBHeader_dout               |   in|   32|     ap_fifo|       s_avgBHeader|       pointer|
|s_avgBHeader_num_data_valid     |   in|    3|     ap_fifo|       s_avgBHeader|       pointer|
|s_avgBHeader_fifo_cap           |   in|    3|     ap_fifo|       s_avgBHeader|       pointer|
|s_avgBHeader_empty_n            |   in|    1|     ap_fifo|       s_avgBHeader|       pointer|
|s_avgBHeader_read               |  out|    1|     ap_fifo|       s_avgBHeader|       pointer|
|build_all_samples               |   in|    1|   ap_stable|  build_all_samples|        scalar|
|enable_cm                       |   in|    1|   ap_stable|          enable_cm|        scalar|
|fiber                           |   in|    5|   ap_stable|              fiber|        scalar|
|m_apvThr_address0               |  out|   11|   ap_memory|           m_apvThr|         array|
|m_apvThr_ce0                    |  out|    1|   ap_memory|           m_apvThr|         array|
|m_apvThr_q0                     |   in|   13|   ap_memory|           m_apvThr|         array|
+--------------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%build_all_samples_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %build_all_samples" [../mpd_data_processor.cpp:287]   --->   Operation 4 'read' 'build_all_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ps_1_load = load i3 %ps_1" [../mpd_data_processor.cpp:287]   --->   Operation 5 'load' 'ps_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%apv_id_1_load = load i4 %apv_id_1" [../mpd_data_processor.cpp:366]   --->   Operation 6 'load' 'apv_id_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sample_n_load = load i7 %sample_n" [../mpd_data_processor.cpp:366]   --->   Operation 7 'load' 'sample_n_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.46ns)   --->   "%switch_ln287 = switch i3 %ps_1_load, void %sw.bb.i, i3 6, void %sw.bb254.i, i3 1, void %sw.bb82.i, i3 2, void %sw.bb115.i, i3 3, void %sw.bb152.i, i3 4, void %sw.bb222.i, i3 5, void %sw.bb238.i" [../mpd_data_processor.cpp:287]   --->   Operation 8 'switch' 'switch_ln287' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_17_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:350]   --->   Operation 9 'nbreadreq' 'tmp_17_i' <Predicate = (ps_1_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %tmp_17_i, void %if.end221.i, void %if.then154.i_ifconv" [../mpd_data_processor.cpp:350]   --->   Operation 10 'br' 'br_ln350' <Predicate = (ps_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:352]   --->   Operation 11 'read' 's_avgBSamplesIn_read_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sample_data_pair_4 = trunc i32 %s_avgBSamplesIn_read_2" [../mpd_data_processor.cpp:352]   --->   Operation 12 'trunc' 'sample_data_pair_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sample_data_pair_5 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_2, i32 16, i32 28" [../mpd_data_processor.cpp:352]   --->   Operation 13 'partselect' 'sample_data_pair_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.85ns)   --->   "%avgB_1_load_4 = load i13 4" [../mpd_data_processor.cpp:353]   --->   Operation 14 'load' 'avgB_1_load_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 15 [2/2] (0.85ns)   --->   "%avgB_1_load_5 = load i13 5" [../mpd_data_processor.cpp:354]   --->   Operation 15 'load' 'avgB_1_load_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_1_load, i7 %sample_n_load" [../mpd_data_processor.cpp:366]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i11 %tmp" [../mpd_data_processor.cpp:366]   --->   Operation 17 'zext' 'zext_ln366' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_apvThr_addr = getelementptr i13 %m_apvThr, i64 0, i64 %zext_ln366" [../mpd_data_processor.cpp:366]   --->   Operation 18 'getelementptr' 'm_apvThr_addr' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.03ns)   --->   "%m_apvThr_load = load i11 %m_apvThr_addr" [../mpd_data_processor.cpp:366]   --->   Operation 19 'load' 'm_apvThr_load' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_1 : Operation 20 [1/1] (0.62ns)   --->   "%br_ln369 = br i1 %build_all_samples_read, void %if.else207.i, void %if.end220.i" [../mpd_data_processor.cpp:369]   --->   Operation 20 'br' 'br_ln369' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:339]   --->   Operation 21 'nbreadreq' 'tmp_16_i' <Predicate = (ps_1_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %tmp_16_i, void %if.end151.i, void %if.then117.i_ifconv" [../mpd_data_processor.cpp:339]   --->   Operation 22 'br' 'br_ln339' <Predicate = (ps_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.85ns)   --->   "%avgB_1_load_2 = load i13 2" [../mpd_data_processor.cpp:342]   --->   Operation 23 'load' 'avgB_1_load_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 24 [2/2] (0.85ns)   --->   "%avgB_1_load_3 = load i13 3" [../mpd_data_processor.cpp:343]   --->   Operation 24 'load' 'avgB_1_load_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%store_ln345 = store i3 3, i3 %ps_1" [../mpd_data_processor.cpp:345]   --->   Operation 25 'store' 'store_ln345' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.94>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:328]   --->   Operation 26 'nbreadreq' 'tmp_i_34' <Predicate = (ps_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %tmp_i_34, void %if.end114.i, void %if.then84.i_ifconv" [../mpd_data_processor.cpp:328]   --->   Operation 27 'br' 'br_ln328' <Predicate = (ps_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.85ns)   --->   "%avgB_1_load = load i13 0" [../mpd_data_processor.cpp:331]   --->   Operation 28 'load' 'avgB_1_load' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 29 [2/2] (0.85ns)   --->   "%avgB_1_load_1 = load i13 1" [../mpd_data_processor.cpp:332]   --->   Operation 29 'load' 'avgB_1_load_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%store_ln334 = store i3 2, i3 %ps_1" [../mpd_data_processor.cpp:334]   --->   Operation 30 'store' 'store_ln334' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.94>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBHeader, i32 1" [../mpd_data_processor.cpp:290]   --->   Operation 31 'nbreadreq' 'tmp_i' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %tmp_i, void %if.end81.i, void %if.then.i" [../mpd_data_processor.cpp:290]   --->   Operation 32 'br' 'br_ln290' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fiber_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %fiber" [../mpd_data_processor.cpp:287]   --->   Operation 33 'read' 'fiber_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%enable_cm_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_cm" [../mpd_data_processor.cpp:287]   --->   Operation 34 'read' 'enable_cm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThr, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln287 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:287]   --->   Operation 45 'specpipeline' 'specpipeline_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5" [../mpd_data_processor.cpp:385]   --->   Operation 46 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4" [../mpd_data_processor.cpp:362]   --->   Operation 47 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum" [../mpd_data_processor.cpp:344]   --->   Operation 48 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3" [../mpd_data_processor.cpp:362]   --->   Operation 49 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2" [../mpd_data_processor.cpp:362]   --->   Operation 50 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_21_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %sample_n_load, i32 5, i32 6" [../mpd_data_processor.cpp:399]   --->   Operation 51 'partselect' 'tmp_21_i' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i2 %tmp_21_i" [../mpd_data_processor.cpp:399]   --->   Operation 52 'zext' 'zext_ln399' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln399, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:402]   --->   Operation 53 'bitconcatenate' 'tmp_22_i' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i32 %tmp_22_i" [../mpd_data_processor.cpp:402]   --->   Operation 54 'zext' 'zext_ln402' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.35ns)   --->   "%write_ln402 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln402" [../mpd_data_processor.cpp:402]   --->   Operation 55 'write' 'write_ln402' <Predicate = (ps_1_load == 5)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 56 [1/1] (0.94ns)   --->   "%store_ln404 = store i3 6, i3 %ps_1" [../mpd_data_processor.cpp:404]   --->   Operation 56 'store' 'store_ln404' <Predicate = (ps_1_load == 5)> <Delay = 0.94>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln405 = br void %event_writer.exit" [../mpd_data_processor.cpp:405]   --->   Operation 57 'br' 'br_ln405' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln387 = trunc i7 %sample_n_load" [../mpd_data_processor.cpp:387]   --->   Operation 58 'trunc' 'trunc_ln387' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %trunc_ln387, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1" [../mpd_data_processor.cpp:390]   --->   Operation 59 'bitconcatenate' 'tmp_20_i' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i32 %tmp_20_i" [../mpd_data_processor.cpp:390]   --->   Operation 60 'zext' 'zext_ln390' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.35ns)   --->   "%write_ln390 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln390" [../mpd_data_processor.cpp:390]   --->   Operation 61 'write' 'write_ln390' <Predicate = (ps_1_load == 4)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 62 [1/1] (0.94ns)   --->   "%store_ln392 = store i3 5, i3 %ps_1" [../mpd_data_processor.cpp:392]   --->   Operation 62 'store' 'store_ln392' <Predicate = (ps_1_load == 4)> <Delay = 0.94>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln393 = br void %event_writer.exit" [../mpd_data_processor.cpp:393]   --->   Operation 63 'br' 'br_ln393' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln353 = sext i13 %sample_data_pair_4" [../mpd_data_processor.cpp:353]   --->   Operation 64 'sext' 'sext_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.85ns)   --->   "%avgB_1_load_4 = load i13 4" [../mpd_data_processor.cpp:353]   --->   Operation 65 'load' 'avgB_1_load_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln353_1 = sext i13 %avgB_1_load_4" [../mpd_data_processor.cpp:353]   --->   Operation 66 'sext' 'sext_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.62ns)   --->   "%sub_ln353 = sub i14 %sext_ln353, i14 %sext_ln353_1" [../mpd_data_processor.cpp:353]   --->   Operation 67 'sub' 'sub_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 13" [../mpd_data_processor.cpp:353]   --->   Operation 68 'bitselect' 'tmp_16' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%trunc_ln353 = trunc i14 %sub_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 69 'trunc' 'trunc_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 12" [../mpd_data_processor.cpp:353]   --->   Operation 70 'bitselect' 'tmp_17' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%xor_ln353 = xor i1 %tmp_16, i1 1" [../mpd_data_processor.cpp:353]   --->   Operation 71 'xor' 'xor_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%and_ln353 = and i1 %tmp_17, i1 %xor_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 72 'and' 'and_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%xor_ln353_1 = xor i1 %tmp_16, i1 %tmp_17" [../mpd_data_processor.cpp:353]   --->   Operation 73 'xor' 'xor_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%select_ln353 = select i1 %and_ln353, i13 4095, i13 4096" [../mpd_data_processor.cpp:353]   --->   Operation 74 'select' 'select_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_1 = select i1 %xor_ln353_1, i13 %select_ln353, i13 %trunc_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 75 'select' 'select_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln354 = sext i13 %sample_data_pair_5" [../mpd_data_processor.cpp:354]   --->   Operation 76 'sext' 'sext_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.85ns)   --->   "%avgB_1_load_5 = load i13 5" [../mpd_data_processor.cpp:354]   --->   Operation 77 'load' 'avgB_1_load_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln354_1 = sext i13 %avgB_1_load_5" [../mpd_data_processor.cpp:354]   --->   Operation 78 'sext' 'sext_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.62ns)   --->   "%sub_ln354 = sub i14 %sext_ln354, i14 %sext_ln354_1" [../mpd_data_processor.cpp:354]   --->   Operation 79 'sub' 'sub_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 13" [../mpd_data_processor.cpp:354]   --->   Operation 80 'bitselect' 'tmp_18' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%trunc_ln354 = trunc i14 %sub_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 81 'trunc' 'trunc_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 12" [../mpd_data_processor.cpp:354]   --->   Operation 82 'bitselect' 'tmp_19' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%xor_ln354 = xor i1 %tmp_18, i1 1" [../mpd_data_processor.cpp:354]   --->   Operation 83 'xor' 'xor_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%and_ln354 = and i1 %tmp_19, i1 %xor_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 84 'and' 'and_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%xor_ln354_1 = xor i1 %tmp_18, i1 %tmp_19" [../mpd_data_processor.cpp:354]   --->   Operation 85 'xor' 'xor_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%select_ln354 = select i1 %and_ln354, i13 4095, i13 4096" [../mpd_data_processor.cpp:354]   --->   Operation 86 'select' 'select_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln354_1 = select i1 %xor_ln354_1, i13 %select_ln354, i13 %trunc_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 87 'select' 'select_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_6 = select i1 %enable_cm_read, i13 %select_ln353_1, i13 %sample_data_pair_4" [../mpd_data_processor.cpp:353]   --->   Operation 88 'select' 'select_ln353_6' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_7 = select i1 %enable_cm_read, i13 %select_ln354_1, i13 %sample_data_pair_5" [../mpd_data_processor.cpp:353]   --->   Operation 89 'select' 'select_ln353_7' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln353 = store i13 %select_ln353_6, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1" [../mpd_data_processor.cpp:353]   --->   Operation 90 'store' 'store_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln354 = store i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:354]   --->   Operation 91 'store' 'store_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln355 = sext i13 %select_ln353_6" [../mpd_data_processor.cpp:355]   --->   Operation 92 'sext' 'sext_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln355_1 = sext i13 %select_ln353_7" [../mpd_data_processor.cpp:355]   --->   Operation 93 'sext' 'sext_ln355_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.62ns)   --->   "%add_ln355 = add i14 %sext_ln355_1, i14 %sext_ln355" [../mpd_data_processor.cpp:355]   --->   Operation 94 'add' 'add_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln355_2 = sext i14 %add_ln355" [../mpd_data_processor.cpp:355]   --->   Operation 95 'sext' 'sext_ln355_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.71ns)   --->   "%add_ln355_1 = add i16 %sum_load, i16 %sext_ln355_2" [../mpd_data_processor.cpp:355]   --->   Operation 96 'add' 'add_ln355_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln355 = store i16 %add_ln355_1, i16 %sum" [../mpd_data_processor.cpp:355]   --->   Operation 97 'store' 'store_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.69>
ST_2 : Operation 98 [1/1] (1.62ns)   --->   "%icmp_ln362 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1" [../mpd_data_processor.cpp:362]   --->   Operation 98 'icmp' 'icmp_ln362' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.62ns)   --->   "%icmp_ln363 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1" [../mpd_data_processor.cpp:363]   --->   Operation 99 'icmp' 'icmp_ln363' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.62ns)   --->   "%icmp_ln362_1 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:362]   --->   Operation 100 'icmp' 'icmp_ln362_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.62ns)   --->   "%icmp_ln363_1 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1" [../mpd_data_processor.cpp:363]   --->   Operation 101 'icmp' 'icmp_ln363_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.62ns)   --->   "%icmp_ln362_2 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1" [../mpd_data_processor.cpp:362]   --->   Operation 102 'icmp' 'icmp_ln362_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.62ns)   --->   "%icmp_ln363_2 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:363]   --->   Operation 103 'icmp' 'icmp_ln363_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.62ns)   --->   "%icmp_ln362_3 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_6" [../mpd_data_processor.cpp:362]   --->   Operation 104 'icmp' 'icmp_ln362_3' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.62ns)   --->   "%icmp_ln363_3 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1" [../mpd_data_processor.cpp:363]   --->   Operation 105 'icmp' 'icmp_ln363_3' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.62ns)   --->   "%icmp_ln362_4 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_7" [../mpd_data_processor.cpp:362]   --->   Operation 106 'icmp' 'icmp_ln362_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%max_pos0_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln362_4, i1 %icmp_ln362_3, i1 %icmp_ln362_2, i1 %icmp_ln362_1, i1 %icmp_ln362" [../mpd_data_processor.cpp:362]   --->   Operation 107 'bitconcatenate' 'max_pos0_test' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.62ns)   --->   "%icmp_ln363_4 = icmp_sgt  i13 %select_ln353_7, i13 %select_ln353_6" [../mpd_data_processor.cpp:363]   --->   Operation 108 'icmp' 'icmp_ln363_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%max_pos5_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln363_4, i1 %icmp_ln363_3, i1 %icmp_ln363_2, i1 %icmp_ln363_1, i1 %icmp_ln363" [../mpd_data_processor.cpp:363]   --->   Operation 109 'bitconcatenate' 'max_pos5_test' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (2.03ns)   --->   "%m_apvThr_load = load i11 %m_apvThr_addr" [../mpd_data_processor.cpp:366]   --->   Operation 110 'load' 'm_apvThr_load' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %m_apvThr_load, i3 0" [../mpd_data_processor.cpp:366]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln366_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %m_apvThr_load, i1 0" [../mpd_data_processor.cpp:366]   --->   Operation 112 'bitconcatenate' 'shl_ln366_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i14 %shl_ln366_1" [../mpd_data_processor.cpp:366]   --->   Operation 113 'sext' 'sext_ln366' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.71ns)   --->   "%sum_thr = sub i16 %shl_ln, i16 %sext_ln366" [../mpd_data_processor.cpp:366]   --->   Operation 114 'sub' 'sum_thr' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i16 %add_ln355_1" [../mpd_data_processor.cpp:371]   --->   Operation 115 'sext' 'sext_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i16 %sum_thr" [../mpd_data_processor.cpp:371]   --->   Operation 116 'zext' 'zext_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.71ns)   --->   "%icmp_ln371 = icmp_slt  i17 %sext_ln371, i17 %zext_ln371" [../mpd_data_processor.cpp:371]   --->   Operation 117 'icmp' 'icmp_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.16ns)   --->   "%icmp_ln371_1 = icmp_eq  i5 %max_pos0_test, i5 31" [../mpd_data_processor.cpp:371]   --->   Operation 118 'icmp' 'icmp_ln371_1' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.16ns)   --->   "%icmp_ln371_2 = icmp_eq  i5 %max_pos5_test, i5 31" [../mpd_data_processor.cpp:371]   --->   Operation 119 'icmp' 'icmp_ln371_2' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln371_1)   --->   "%or_ln371 = or i1 %icmp_ln371_1, i1 %icmp_ln371_2" [../mpd_data_processor.cpp:371]   --->   Operation 120 'or' 'or_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.31ns) (out node of the LUT)   --->   "%or_ln371_1 = or i1 %or_ln371, i1 %icmp_ln371" [../mpd_data_processor.cpp:371]   --->   Operation 121 'or' 'or_ln371_1' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.62ns)   --->   "%br_ln371 = br i1 %or_ln371_1, void %if.end220.i, void %if.then212.i" [../mpd_data_processor.cpp:371]   --->   Operation 122 'br' 'br_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.62>
ST_2 : Operation 123 [1/1] (1.36ns)   --->   "%add_ln373 = add i7 %sample_n_load, i7 1" [../mpd_data_processor.cpp:373]   --->   Operation 123 'add' 'add_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.69ns)   --->   "%store_ln373 = store i7 %add_ln373, i7 %sample_n" [../mpd_data_processor.cpp:373]   --->   Operation 124 'store' 'store_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.69>
ST_2 : Operation 125 [1/1] (1.36ns)   --->   "%icmp_ln373 = icmp_ne  i7 %sample_n_load, i7 127" [../mpd_data_processor.cpp:373]   --->   Operation 125 'icmp' 'icmp_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i1 %icmp_ln373" [../mpd_data_processor.cpp:377]   --->   Operation 126 'zext' 'zext_ln377' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.62ns)   --->   "%br_ln377 = br void %if.end220.i" [../mpd_data_processor.cpp:377]   --->   Operation 127 'br' 'br_ln377' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.62>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%storemerge5_i = phi i3 %zext_ln377, void %if.then212.i, i3 4, void %if.then154.i_ifconv, i3 4, void %if.else207.i" [../mpd_data_processor.cpp:377]   --->   Operation 128 'phi' 'storemerge5_i' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.94ns)   --->   "%store_ln370 = store i3 %storemerge5_i, i3 %ps_1" [../mpd_data_processor.cpp:370]   --->   Operation 129 'store' 'store_ln370' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.94>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln380 = br void %if.end221.i" [../mpd_data_processor.cpp:380]   --->   Operation 130 'br' 'br_ln380' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:341]   --->   Operation 131 'read' 's_avgBSamplesIn_read_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sample_data_pair_2 = trunc i32 %s_avgBSamplesIn_read_1" [../mpd_data_processor.cpp:341]   --->   Operation 132 'trunc' 'sample_data_pair_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sample_data_pair_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_1, i32 16, i32 28" [../mpd_data_processor.cpp:341]   --->   Operation 133 'partselect' 'sample_data_pair_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i13 %sample_data_pair_2" [../mpd_data_processor.cpp:342]   --->   Operation 134 'sext' 'sext_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 135 [1/2] (0.85ns)   --->   "%avgB_1_load_2 = load i13 2" [../mpd_data_processor.cpp:342]   --->   Operation 135 'load' 'avgB_1_load_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln342_1 = sext i13 %avgB_1_load_2" [../mpd_data_processor.cpp:342]   --->   Operation 136 'sext' 'sext_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.62ns)   --->   "%sub_ln342 = sub i14 %sext_ln342, i14 %sext_ln342_1" [../mpd_data_processor.cpp:342]   --->   Operation 137 'sub' 'sub_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 13" [../mpd_data_processor.cpp:342]   --->   Operation 138 'bitselect' 'tmp_12' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%trunc_ln342 = trunc i14 %sub_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 139 'trunc' 'trunc_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 12" [../mpd_data_processor.cpp:342]   --->   Operation 140 'bitselect' 'tmp_13' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%xor_ln342 = xor i1 %tmp_12, i1 1" [../mpd_data_processor.cpp:342]   --->   Operation 141 'xor' 'xor_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%and_ln342 = and i1 %tmp_13, i1 %xor_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 142 'and' 'and_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%xor_ln342_1 = xor i1 %tmp_12, i1 %tmp_13" [../mpd_data_processor.cpp:342]   --->   Operation 143 'xor' 'xor_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%select_ln342 = select i1 %and_ln342, i13 4095, i13 4096" [../mpd_data_processor.cpp:342]   --->   Operation 144 'select' 'select_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln342_1 = select i1 %xor_ln342_1, i13 %select_ln342, i13 %trunc_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 145 'select' 'select_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i13 %sample_data_pair_3" [../mpd_data_processor.cpp:343]   --->   Operation 146 'sext' 'sext_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 147 [1/2] (0.85ns)   --->   "%avgB_1_load_3 = load i13 3" [../mpd_data_processor.cpp:343]   --->   Operation 147 'load' 'avgB_1_load_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln343_1 = sext i13 %avgB_1_load_3" [../mpd_data_processor.cpp:343]   --->   Operation 148 'sext' 'sext_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.62ns)   --->   "%sub_ln343 = sub i14 %sext_ln343, i14 %sext_ln343_1" [../mpd_data_processor.cpp:343]   --->   Operation 149 'sub' 'sub_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 13" [../mpd_data_processor.cpp:343]   --->   Operation 150 'bitselect' 'tmp_14' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%trunc_ln343 = trunc i14 %sub_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 151 'trunc' 'trunc_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 12" [../mpd_data_processor.cpp:343]   --->   Operation 152 'bitselect' 'tmp_15' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%xor_ln343 = xor i1 %tmp_14, i1 1" [../mpd_data_processor.cpp:343]   --->   Operation 153 'xor' 'xor_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%and_ln343 = and i1 %tmp_15, i1 %xor_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 154 'and' 'and_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%xor_ln343_1 = xor i1 %tmp_14, i1 %tmp_15" [../mpd_data_processor.cpp:343]   --->   Operation 155 'xor' 'xor_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%select_ln343 = select i1 %and_ln343, i13 4095, i13 4096" [../mpd_data_processor.cpp:343]   --->   Operation 156 'select' 'select_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln343_1 = select i1 %xor_ln343_1, i13 %select_ln343, i13 %trunc_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 157 'select' 'select_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_4 = select i1 %enable_cm_read, i13 %select_ln342_1, i13 %sample_data_pair_2" [../mpd_data_processor.cpp:353]   --->   Operation 158 'select' 'select_ln353_4' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_5 = select i1 %enable_cm_read, i13 %select_ln343_1, i13 %sample_data_pair_3" [../mpd_data_processor.cpp:353]   --->   Operation 159 'select' 'select_ln353_5' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln342 = store i13 %select_ln353_4, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3" [../mpd_data_processor.cpp:342]   --->   Operation 160 'store' 'store_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln343 = store i13 %select_ln353_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2" [../mpd_data_processor.cpp:343]   --->   Operation 161 'store' 'store_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:330]   --->   Operation 162 'read' 's_avgBSamplesIn_read' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sample_data_pair = trunc i32 %s_avgBSamplesIn_read" [../mpd_data_processor.cpp:330]   --->   Operation 163 'trunc' 'sample_data_pair' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sample_data_pair_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read, i32 16, i32 28" [../mpd_data_processor.cpp:330]   --->   Operation 164 'partselect' 'sample_data_pair_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i13 %sample_data_pair" [../mpd_data_processor.cpp:331]   --->   Operation 165 'sext' 'sext_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 166 [1/2] (0.85ns)   --->   "%avgB_1_load = load i13 0" [../mpd_data_processor.cpp:331]   --->   Operation 166 'load' 'avgB_1_load' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln331_1 = sext i13 %avgB_1_load" [../mpd_data_processor.cpp:331]   --->   Operation 167 'sext' 'sext_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.62ns)   --->   "%sub_ln331 = sub i14 %sext_ln331, i14 %sext_ln331_1" [../mpd_data_processor.cpp:331]   --->   Operation 168 'sub' 'sub_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 13" [../mpd_data_processor.cpp:331]   --->   Operation 169 'bitselect' 'tmp_8' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%trunc_ln331 = trunc i14 %sub_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 170 'trunc' 'trunc_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 12" [../mpd_data_processor.cpp:331]   --->   Operation 171 'bitselect' 'tmp_9' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%xor_ln331 = xor i1 %tmp_8, i1 1" [../mpd_data_processor.cpp:331]   --->   Operation 172 'xor' 'xor_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%and_ln331 = and i1 %tmp_9, i1 %xor_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 173 'and' 'and_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%xor_ln331_1 = xor i1 %tmp_8, i1 %tmp_9" [../mpd_data_processor.cpp:331]   --->   Operation 174 'xor' 'xor_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%select_ln331 = select i1 %and_ln331, i13 4095, i13 4096" [../mpd_data_processor.cpp:331]   --->   Operation 175 'select' 'select_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln331_1 = select i1 %xor_ln331_1, i13 %select_ln331, i13 %trunc_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 176 'select' 'select_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i13 %sample_data_pair_1" [../mpd_data_processor.cpp:332]   --->   Operation 177 'sext' 'sext_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 178 [1/2] (0.85ns)   --->   "%avgB_1_load_1 = load i13 1" [../mpd_data_processor.cpp:332]   --->   Operation 178 'load' 'avgB_1_load_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i13 %avgB_1_load_1" [../mpd_data_processor.cpp:332]   --->   Operation 179 'sext' 'sext_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.62ns)   --->   "%sub_ln332 = sub i14 %sext_ln332, i14 %sext_ln332_1" [../mpd_data_processor.cpp:332]   --->   Operation 180 'sub' 'sub_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 13" [../mpd_data_processor.cpp:332]   --->   Operation 181 'bitselect' 'tmp_10' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%trunc_ln332 = trunc i14 %sub_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 182 'trunc' 'trunc_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 12" [../mpd_data_processor.cpp:332]   --->   Operation 183 'bitselect' 'tmp_11' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%xor_ln332 = xor i1 %tmp_10, i1 1" [../mpd_data_processor.cpp:332]   --->   Operation 184 'xor' 'xor_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%and_ln332 = and i1 %tmp_11, i1 %xor_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 185 'and' 'and_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%xor_ln332_1 = xor i1 %tmp_10, i1 %tmp_11" [../mpd_data_processor.cpp:332]   --->   Operation 186 'xor' 'xor_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%select_ln332 = select i1 %and_ln332, i13 4095, i13 4096" [../mpd_data_processor.cpp:332]   --->   Operation 187 'select' 'select_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln332_1 = select i1 %xor_ln332_1, i13 %select_ln332, i13 %trunc_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 188 'select' 'select_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_2 = select i1 %enable_cm_read, i13 %select_ln331_1, i13 %sample_data_pair" [../mpd_data_processor.cpp:353]   --->   Operation 189 'select' 'select_ln353_2' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_3 = select i1 %enable_cm_read, i13 %select_ln332_1, i13 %sample_data_pair_1" [../mpd_data_processor.cpp:353]   --->   Operation 190 'select' 'select_ln353_3' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln331 = store i13 %select_ln353_2, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5" [../mpd_data_processor.cpp:331]   --->   Operation 191 'store' 'store_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln332 = store i13 %select_ln353_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4" [../mpd_data_processor.cpp:332]   --->   Operation 192 'store' 'store_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.36ns)   --->   "%add_ln416 = add i7 %sample_n_load, i7 1" [../mpd_data_processor.cpp:416]   --->   Operation 193 'add' 'add_ln416' <Predicate = (ps_1_load == 6)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln416 = store i7 %add_ln416, i7 %sample_n" [../mpd_data_processor.cpp:416]   --->   Operation 194 'store' 'store_ln416' <Predicate = (ps_1_load == 6)> <Delay = 0.69>
ST_2 : Operation 195 [1/1] (1.36ns)   --->   "%icmp_ln416 = icmp_ne  i7 %sample_n_load, i7 127" [../mpd_data_processor.cpp:416]   --->   Operation 195 'icmp' 'icmp_ln416' <Predicate = (ps_1_load == 6)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i1 %icmp_ln416" [../mpd_data_processor.cpp:417]   --->   Operation 196 'zext' 'zext_ln417' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.94ns)   --->   "%store_ln417 = store i3 %zext_ln417, i3 %ps_1" [../mpd_data_processor.cpp:417]   --->   Operation 197 'store' 'store_ln417' <Predicate = (ps_1_load == 6)> <Delay = 0.94>
ST_2 : Operation 198 [1/1] (2.65ns)   --->   "%s_avgBHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBHeader" [../mpd_data_processor.cpp:292]   --->   Operation 198 'read' 's_avgBHeader_read' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%avg_header_avg = trunc i32 %s_avgBHeader_read" [../mpd_data_processor.cpp:292]   --->   Operation 199 'trunc' 'avg_header_avg' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgBHeader_read, i32 16" [../mpd_data_processor.cpp:292]   --->   Operation 200 'bitselect' 'avg_header_tag' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%cnt_load = load i3 %cnt" [../mpd_data_processor.cpp:297]   --->   Operation 201 'load' 'cnt_load' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %avg_header_tag, void %if.then69.i, void %land.rhs.i" [../mpd_data_processor.cpp:293]   --->   Operation 202 'br' 'br_ln293' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.89ns)   --->   "%add_ln316 = add i3 %cnt_load, i3 1" [../mpd_data_processor.cpp:316]   --->   Operation 203 'add' 'add_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i3 %cnt_load" [../mpd_data_processor.cpp:316]   --->   Operation 204 'zext' 'zext_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%avgB_1_addr = getelementptr i13 %avgB_1, i64 0, i64 %zext_ln316" [../mpd_data_processor.cpp:316]   --->   Operation 205 'getelementptr' 'avgB_1_addr' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.85ns)   --->   "%store_ln316 = store i13 %avg_header_avg, i3 %avgB_1_addr" [../mpd_data_processor.cpp:316]   --->   Operation 206 'store' 'store_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 207 [1/1] (0.89ns)   --->   "%icmp_ln317 = icmp_eq  i3 %add_ln316, i3 6" [../mpd_data_processor.cpp:317]   --->   Operation 207 'icmp' 'icmp_ln317' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.62ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %mergeST.i, void %if.then74.i" [../mpd_data_processor.cpp:317]   --->   Operation 208 'br' 'br_ln317' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.62>
ST_2 : Operation 209 [1/1] (0.69ns)   --->   "%store_ln319 = store i7 0, i7 %sample_n" [../mpd_data_processor.cpp:319]   --->   Operation 209 'store' 'store_ln319' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.69>
ST_2 : Operation 210 [1/1] (0.94ns)   --->   "%store_ln321 = store i3 1, i3 %ps_1" [../mpd_data_processor.cpp:321]   --->   Operation 210 'store' 'store_ln321' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.94>
ST_2 : Operation 211 [1/1] (0.62ns)   --->   "%br_ln322 = br void %mergeST.i" [../mpd_data_processor.cpp:322]   --->   Operation 211 'br' 'br_ln322' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.62>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i32 %s_avgBHeader_read" [../mpd_data_processor.cpp:293]   --->   Operation 212 'trunc' 'trunc_ln293' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag) | (ps_1_load == 0 & tmp_i & avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.46ns)   --->   "%switch_ln293 = switch i2 %trunc_ln293, void %if.end78.i, i2 1, void %if.then26.i, i2 2, void %if.then61.i" [../mpd_data_processor.cpp:293]   --->   Operation 213 'switch' 'switch_ln293' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag) | (ps_1_load == 0 & tmp_i & avg_header_tag)> <Delay = 1.46>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgBHeader_read, i32 2, i32 5" [../mpd_data_processor.cpp:295]   --->   Operation 214 'partselect' 'tmp_24_i' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln295 = store i4 %tmp_24_i, i4 %apv_id_1" [../mpd_data_processor.cpp:295]   --->   Operation 215 'store' 'store_ln295' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%mpd_id_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %s_avgBHeader_read, i32 6, i32 10" [../mpd_data_processor.cpp:296]   --->   Operation 216 'partselect' 'mpd_id_1' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.89ns)   --->   "%icmp_ln297 = icmp_eq  i3 %cnt_load, i3 0" [../mpd_data_processor.cpp:297]   --->   Operation 217 'icmp' 'icmp_ln297' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %if.end.i, void %if.then34.i" [../mpd_data_processor.cpp:297]   --->   Operation 218 'br' 'br_ln297' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.03>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln381 = br void %event_writer.exit" [../mpd_data_processor.cpp:381]   --->   Operation 219 'br' 'br_ln381' <Predicate = (ps_1_load == 3)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i13 %select_ln353_4" [../mpd_data_processor.cpp:344]   --->   Operation 220 'sext' 'sext_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln344_1 = sext i13 %select_ln353_5" [../mpd_data_processor.cpp:344]   --->   Operation 221 'sext' 'sext_ln344_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.62ns)   --->   "%add_ln344 = add i14 %sext_ln344_1, i14 %sext_ln344" [../mpd_data_processor.cpp:344]   --->   Operation 222 'add' 'add_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln344_2 = sext i14 %add_ln344" [../mpd_data_processor.cpp:344]   --->   Operation 223 'sext' 'sext_ln344_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.71ns)   --->   "%add_ln344_1 = add i16 %sum_load, i16 %sext_ln344_2" [../mpd_data_processor.cpp:344]   --->   Operation 224 'add' 'add_ln344_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.69ns)   --->   "%store_ln344 = store i16 %add_ln344_1, i16 %sum" [../mpd_data_processor.cpp:344]   --->   Operation 225 'store' 'store_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.69>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln346 = br void %if.end151.i" [../mpd_data_processor.cpp:346]   --->   Operation 226 'br' 'br_ln346' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln347 = br void %event_writer.exit" [../mpd_data_processor.cpp:347]   --->   Operation 227 'br' 'br_ln347' <Predicate = (ps_1_load == 2)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i13 %select_ln353_2" [../mpd_data_processor.cpp:333]   --->   Operation 228 'sext' 'sext_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i13 %select_ln353_3" [../mpd_data_processor.cpp:333]   --->   Operation 229 'sext' 'sext_ln333_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.62ns)   --->   "%add_ln333 = add i14 %sext_ln333_1, i14 %sext_ln333" [../mpd_data_processor.cpp:333]   --->   Operation 230 'add' 'add_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln333_2 = sext i14 %add_ln333" [../mpd_data_processor.cpp:333]   --->   Operation 231 'sext' 'sext_ln333_2' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.69ns)   --->   "%store_ln333 = store i16 %sext_ln333_2, i16 %sum" [../mpd_data_processor.cpp:333]   --->   Operation 232 'store' 'store_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.69>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln335 = br void %if.end114.i" [../mpd_data_processor.cpp:335]   --->   Operation 233 'br' 'br_ln335' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln336 = br void %event_writer.exit" [../mpd_data_processor.cpp:336]   --->   Operation 234 'br' 'br_ln336' <Predicate = (ps_1_load == 1)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1" [../mpd_data_processor.cpp:409]   --->   Operation 235 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:410]   --->   Operation 236 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i4 %apv_id_1_load" [../mpd_data_processor.cpp:411]   --->   Operation 237 'zext' 'zext_ln411' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln411, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1" [../mpd_data_processor.cpp:414]   --->   Operation 238 'bitconcatenate' 'tmp_18_i' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i32 %tmp_18_i" [../mpd_data_processor.cpp:414]   --->   Operation 239 'zext' 'zext_ln414' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (2.35ns)   --->   "%write_ln414 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln414" [../mpd_data_processor.cpp:414]   --->   Operation 240 'write' 'write_ln414' <Predicate = (ps_1_load == 6)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln420 = br void %event_writer.exit" [../mpd_data_processor.cpp:420]   --->   Operation 241 'br' 'br_ln420' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%cnt_new_0_i = phi i3 0, void %if.then74.i, i3 %add_ln316, void %if.then69.i" [../mpd_data_processor.cpp:316]   --->   Operation 242 'phi' 'cnt_new_0_i' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln316 = store i3 %cnt_new_0_i, i3 %cnt" [../mpd_data_processor.cpp:316]   --->   Operation 243 'store' 'store_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln323 = br void %if.end78.i" [../mpd_data_processor.cpp:323]   --->   Operation 244 'br' 'br_ln323' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.35ns)   --->   "%write_ln312 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 8589934591" [../mpd_data_processor.cpp:312]   --->   Operation 245 'write' 'write_ln312' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 2) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 2)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln313 = br void %if.end79.i" [../mpd_data_processor.cpp:313]   --->   Operation 246 'br' 'br_ln313' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 2) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 2)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln305_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i5.i11.i5, i11 1344, i5 %fiber_read, i11 0, i5 %mpd_id_1" [../mpd_data_processor.cpp:305]   --->   Operation 247 'bitconcatenate' 'zext_ln305_cast' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i32 %zext_ln305_cast" [../mpd_data_processor.cpp:305]   --->   Operation 248 'zext' 'zext_ln305' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (2.35ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln305" [../mpd_data_processor.cpp:305]   --->   Operation 249 'write' 'write_ln305' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln306 = br void %if.end.i" [../mpd_data_processor.cpp:306]   --->   Operation 250 'br' 'br_ln306' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln307 = br void %if.end80.i" [../mpd_data_processor.cpp:307]   --->   Operation 251 'br' 'br_ln307' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end79.i"   --->   Operation 252 'br' 'br_ln0' <Predicate = (ps_1_load == 7 & tmp_i & trunc_ln293 != 1 & trunc_ln293 != 2) | (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & trunc_ln293 != 1 & trunc_ln293 != 2) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end80.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (ps_1_load == 7 & tmp_i & trunc_ln293 != 1) | (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & trunc_ln293 != 1) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln324 = br void %if.end81.i" [../mpd_data_processor.cpp:324]   --->   Operation 254 'br' 'br_ln324' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln325 = br void %event_writer.exit" [../mpd_data_processor.cpp:325]   --->   Operation 255 'br' 'br_ln325' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_evOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ build_all_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ enable_cm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fiber]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ m_apvThr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ps_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ apv_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_n]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgBHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avgB_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ s_avgBSamplesIn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
build_all_samples_read                                                     (read          ) [ 0010]
ps_1_load                                                                  (load          ) [ 0111]
apv_id_1_load                                                              (load          ) [ 0111]
sample_n_load                                                              (load          ) [ 0010]
switch_ln287                                                               (switch        ) [ 0000]
tmp_17_i                                                                   (nbreadreq     ) [ 0110]
br_ln350                                                                   (br            ) [ 0000]
s_avgBSamplesIn_read_2                                                     (read          ) [ 0000]
sample_data_pair_4                                                         (trunc         ) [ 0010]
sample_data_pair_5                                                         (partselect    ) [ 0010]
tmp                                                                        (bitconcatenate) [ 0000]
zext_ln366                                                                 (zext          ) [ 0000]
m_apvThr_addr                                                              (getelementptr ) [ 0010]
br_ln369                                                                   (br            ) [ 0110]
tmp_16_i                                                                   (nbreadreq     ) [ 0111]
br_ln339                                                                   (br            ) [ 0000]
store_ln345                                                                (store         ) [ 0000]
tmp_i_34                                                                   (nbreadreq     ) [ 0111]
br_ln328                                                                   (br            ) [ 0000]
store_ln334                                                                (store         ) [ 0000]
tmp_i                                                                      (nbreadreq     ) [ 0111]
br_ln290                                                                   (br            ) [ 0000]
fiber_read                                                                 (read          ) [ 0101]
enable_cm_read                                                             (read          ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specinterface_ln0                                                          (specinterface ) [ 0000]
specpipeline_ln287                                                         (specpipeline  ) [ 0000]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1 (load          ) [ 0000]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1 (load          ) [ 0000]
sum_load                                                                   (load          ) [ 0101]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1 (load          ) [ 0000]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1 (load          ) [ 0000]
tmp_21_i                                                                   (partselect    ) [ 0000]
zext_ln399                                                                 (zext          ) [ 0000]
tmp_22_i                                                                   (bitconcatenate) [ 0000]
zext_ln402                                                                 (zext          ) [ 0000]
write_ln402                                                                (write         ) [ 0000]
store_ln404                                                                (store         ) [ 0000]
br_ln405                                                                   (br            ) [ 0000]
trunc_ln387                                                                (trunc         ) [ 0000]
tmp_20_i                                                                   (bitconcatenate) [ 0000]
zext_ln390                                                                 (zext          ) [ 0000]
write_ln390                                                                (write         ) [ 0000]
store_ln392                                                                (store         ) [ 0000]
br_ln393                                                                   (br            ) [ 0000]
sext_ln353                                                                 (sext          ) [ 0000]
avgB_1_load_4                                                              (load          ) [ 0000]
sext_ln353_1                                                               (sext          ) [ 0000]
sub_ln353                                                                  (sub           ) [ 0000]
tmp_16                                                                     (bitselect     ) [ 0000]
trunc_ln353                                                                (trunc         ) [ 0000]
tmp_17                                                                     (bitselect     ) [ 0000]
xor_ln353                                                                  (xor           ) [ 0000]
and_ln353                                                                  (and           ) [ 0000]
xor_ln353_1                                                                (xor           ) [ 0000]
select_ln353                                                               (select        ) [ 0000]
select_ln353_1                                                             (select        ) [ 0000]
sext_ln354                                                                 (sext          ) [ 0000]
avgB_1_load_5                                                              (load          ) [ 0000]
sext_ln354_1                                                               (sext          ) [ 0000]
sub_ln354                                                                  (sub           ) [ 0000]
tmp_18                                                                     (bitselect     ) [ 0000]
trunc_ln354                                                                (trunc         ) [ 0000]
tmp_19                                                                     (bitselect     ) [ 0000]
xor_ln354                                                                  (xor           ) [ 0000]
and_ln354                                                                  (and           ) [ 0000]
xor_ln354_1                                                                (xor           ) [ 0000]
select_ln354                                                               (select        ) [ 0000]
select_ln354_1                                                             (select        ) [ 0000]
select_ln353_6                                                             (select        ) [ 0000]
select_ln353_7                                                             (select        ) [ 0000]
store_ln353                                                                (store         ) [ 0000]
store_ln354                                                                (store         ) [ 0000]
sext_ln355                                                                 (sext          ) [ 0000]
sext_ln355_1                                                               (sext          ) [ 0000]
add_ln355                                                                  (add           ) [ 0000]
sext_ln355_2                                                               (sext          ) [ 0000]
add_ln355_1                                                                (add           ) [ 0000]
store_ln355                                                                (store         ) [ 0000]
icmp_ln362                                                                 (icmp          ) [ 0000]
icmp_ln363                                                                 (icmp          ) [ 0000]
icmp_ln362_1                                                               (icmp          ) [ 0000]
icmp_ln363_1                                                               (icmp          ) [ 0000]
icmp_ln362_2                                                               (icmp          ) [ 0000]
icmp_ln363_2                                                               (icmp          ) [ 0000]
icmp_ln362_3                                                               (icmp          ) [ 0000]
icmp_ln363_3                                                               (icmp          ) [ 0000]
icmp_ln362_4                                                               (icmp          ) [ 0000]
max_pos0_test                                                              (bitconcatenate) [ 0000]
icmp_ln363_4                                                               (icmp          ) [ 0000]
max_pos5_test                                                              (bitconcatenate) [ 0000]
m_apvThr_load                                                              (load          ) [ 0000]
shl_ln                                                                     (bitconcatenate) [ 0000]
shl_ln366_1                                                                (bitconcatenate) [ 0000]
sext_ln366                                                                 (sext          ) [ 0000]
sum_thr                                                                    (sub           ) [ 0000]
sext_ln371                                                                 (sext          ) [ 0000]
zext_ln371                                                                 (zext          ) [ 0000]
icmp_ln371                                                                 (icmp          ) [ 0000]
icmp_ln371_1                                                               (icmp          ) [ 0000]
icmp_ln371_2                                                               (icmp          ) [ 0000]
or_ln371                                                                   (or            ) [ 0000]
or_ln371_1                                                                 (or            ) [ 0010]
br_ln371                                                                   (br            ) [ 0000]
add_ln373                                                                  (add           ) [ 0000]
store_ln373                                                                (store         ) [ 0000]
icmp_ln373                                                                 (icmp          ) [ 0000]
zext_ln377                                                                 (zext          ) [ 0000]
br_ln377                                                                   (br            ) [ 0000]
storemerge5_i                                                              (phi           ) [ 0010]
store_ln370                                                                (store         ) [ 0000]
br_ln380                                                                   (br            ) [ 0000]
s_avgBSamplesIn_read_1                                                     (read          ) [ 0000]
sample_data_pair_2                                                         (trunc         ) [ 0000]
sample_data_pair_3                                                         (partselect    ) [ 0000]
sext_ln342                                                                 (sext          ) [ 0000]
avgB_1_load_2                                                              (load          ) [ 0000]
sext_ln342_1                                                               (sext          ) [ 0000]
sub_ln342                                                                  (sub           ) [ 0000]
tmp_12                                                                     (bitselect     ) [ 0000]
trunc_ln342                                                                (trunc         ) [ 0000]
tmp_13                                                                     (bitselect     ) [ 0000]
xor_ln342                                                                  (xor           ) [ 0000]
and_ln342                                                                  (and           ) [ 0000]
xor_ln342_1                                                                (xor           ) [ 0000]
select_ln342                                                               (select        ) [ 0000]
select_ln342_1                                                             (select        ) [ 0000]
sext_ln343                                                                 (sext          ) [ 0000]
avgB_1_load_3                                                              (load          ) [ 0000]
sext_ln343_1                                                               (sext          ) [ 0000]
sub_ln343                                                                  (sub           ) [ 0000]
tmp_14                                                                     (bitselect     ) [ 0000]
trunc_ln343                                                                (trunc         ) [ 0000]
tmp_15                                                                     (bitselect     ) [ 0000]
xor_ln343                                                                  (xor           ) [ 0000]
and_ln343                                                                  (and           ) [ 0000]
xor_ln343_1                                                                (xor           ) [ 0000]
select_ln343                                                               (select        ) [ 0000]
select_ln343_1                                                             (select        ) [ 0000]
select_ln353_4                                                             (select        ) [ 0101]
select_ln353_5                                                             (select        ) [ 0101]
store_ln342                                                                (store         ) [ 0000]
store_ln343                                                                (store         ) [ 0000]
s_avgBSamplesIn_read                                                       (read          ) [ 0000]
sample_data_pair                                                           (trunc         ) [ 0000]
sample_data_pair_1                                                         (partselect    ) [ 0000]
sext_ln331                                                                 (sext          ) [ 0000]
avgB_1_load                                                                (load          ) [ 0000]
sext_ln331_1                                                               (sext          ) [ 0000]
sub_ln331                                                                  (sub           ) [ 0000]
tmp_8                                                                      (bitselect     ) [ 0000]
trunc_ln331                                                                (trunc         ) [ 0000]
tmp_9                                                                      (bitselect     ) [ 0000]
xor_ln331                                                                  (xor           ) [ 0000]
and_ln331                                                                  (and           ) [ 0000]
xor_ln331_1                                                                (xor           ) [ 0000]
select_ln331                                                               (select        ) [ 0000]
select_ln331_1                                                             (select        ) [ 0000]
sext_ln332                                                                 (sext          ) [ 0000]
avgB_1_load_1                                                              (load          ) [ 0000]
sext_ln332_1                                                               (sext          ) [ 0000]
sub_ln332                                                                  (sub           ) [ 0000]
tmp_10                                                                     (bitselect     ) [ 0000]
trunc_ln332                                                                (trunc         ) [ 0000]
tmp_11                                                                     (bitselect     ) [ 0000]
xor_ln332                                                                  (xor           ) [ 0000]
and_ln332                                                                  (and           ) [ 0000]
xor_ln332_1                                                                (xor           ) [ 0000]
select_ln332                                                               (select        ) [ 0000]
select_ln332_1                                                             (select        ) [ 0000]
select_ln353_2                                                             (select        ) [ 0101]
select_ln353_3                                                             (select        ) [ 0101]
store_ln331                                                                (store         ) [ 0000]
store_ln332                                                                (store         ) [ 0000]
add_ln416                                                                  (add           ) [ 0000]
store_ln416                                                                (store         ) [ 0000]
icmp_ln416                                                                 (icmp          ) [ 0000]
zext_ln417                                                                 (zext          ) [ 0000]
store_ln417                                                                (store         ) [ 0000]
s_avgBHeader_read                                                          (read          ) [ 0000]
avg_header_avg                                                             (trunc         ) [ 0000]
avg_header_tag                                                             (bitselect     ) [ 0111]
cnt_load                                                                   (load          ) [ 0000]
br_ln293                                                                   (br            ) [ 0000]
add_ln316                                                                  (add           ) [ 0111]
zext_ln316                                                                 (zext          ) [ 0000]
avgB_1_addr                                                                (getelementptr ) [ 0000]
store_ln316                                                                (store         ) [ 0000]
icmp_ln317                                                                 (icmp          ) [ 0010]
br_ln317                                                                   (br            ) [ 0111]
store_ln319                                                                (store         ) [ 0000]
store_ln321                                                                (store         ) [ 0000]
br_ln322                                                                   (br            ) [ 0111]
trunc_ln293                                                                (trunc         ) [ 0111]
switch_ln293                                                               (switch        ) [ 0000]
tmp_24_i                                                                   (partselect    ) [ 0000]
store_ln295                                                                (store         ) [ 0000]
mpd_id_1                                                                   (partselect    ) [ 0101]
icmp_ln297                                                                 (icmp          ) [ 0101]
br_ln297                                                                   (br            ) [ 0000]
br_ln381                                                                   (br            ) [ 0000]
sext_ln344                                                                 (sext          ) [ 0000]
sext_ln344_1                                                               (sext          ) [ 0000]
add_ln344                                                                  (add           ) [ 0000]
sext_ln344_2                                                               (sext          ) [ 0000]
add_ln344_1                                                                (add           ) [ 0000]
store_ln344                                                                (store         ) [ 0000]
br_ln346                                                                   (br            ) [ 0000]
br_ln347                                                                   (br            ) [ 0000]
sext_ln333                                                                 (sext          ) [ 0000]
sext_ln333_1                                                               (sext          ) [ 0000]
add_ln333                                                                  (add           ) [ 0000]
sext_ln333_2                                                               (sext          ) [ 0000]
store_ln333                                                                (store         ) [ 0000]
br_ln335                                                                   (br            ) [ 0000]
br_ln336                                                                   (br            ) [ 0000]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1 (load          ) [ 0000]
event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l   (load          ) [ 0000]
zext_ln411                                                                 (zext          ) [ 0000]
tmp_18_i                                                                   (bitconcatenate) [ 0000]
zext_ln414                                                                 (zext          ) [ 0000]
write_ln414                                                                (write         ) [ 0000]
br_ln420                                                                   (br            ) [ 0000]
cnt_new_0_i                                                                (phi           ) [ 0101]
store_ln316                                                                (store         ) [ 0000]
br_ln323                                                                   (br            ) [ 0000]
write_ln312                                                                (write         ) [ 0000]
br_ln313                                                                   (br            ) [ 0000]
zext_ln305_cast                                                            (bitconcatenate) [ 0000]
zext_ln305                                                                 (zext          ) [ 0000]
write_ln305                                                                (write         ) [ 0000]
br_ln306                                                                   (br            ) [ 0000]
br_ln307                                                                   (br            ) [ 0000]
br_ln0                                                                     (br            ) [ 0000]
br_ln0                                                                     (br            ) [ 0000]
br_ln324                                                                   (br            ) [ 0000]
br_ln325                                                                   (br            ) [ 0000]
ret_ln0                                                                    (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_evOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_evOut"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="build_all_samples">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="build_all_samples"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable_cm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_cm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fiber">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiber"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_apvThr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_apvThr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ps_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="apv_id_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sample_n">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_n"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_avgBHeader">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBHeader"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cnt">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="avgB_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgB_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_avgBSamplesIn">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesIn"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i5.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="build_all_samples_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="build_all_samples_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_nbreadreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_17_i/1 tmp_16_i/1 tmp_i_34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgBSamplesIn_read_2/1 s_avgBSamplesIn_read_1/2 s_avgBSamplesIn_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_i_nbreadreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="fiber_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fiber_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="enable_cm_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_cm_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="33" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln402/2 write_ln390/2 write_ln414/3 write_ln312/3 write_ln305/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="s_avgBHeader_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgBHeader_read/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="13" slack="0"/>
<pin id="220" dir="1" index="7" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="avgB_1_load_4/1 avgB_1_load_5/1 avgB_1_load_2/1 avgB_1_load_3/1 avgB_1_load/1 avgB_1_load_1/1 store_ln316/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="m_apvThr_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="11" slack="0"/>
<pin id="227" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_apvThr_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_apvThr_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="avgB_1_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="avgB_1_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="storemerge5_i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="storemerge5_i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="storemerge5_i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="3" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="3" slack="0"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge5_i/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="cnt_new_0_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cnt_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="cnt_new_0_i_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="3" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_new_0_i/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_data_pair_5/1 sample_data_pair_3/2 sample_data_pair_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/2 add_ln416/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/2 icmp_ln416/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ps_1_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ps_1_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="apv_id_1_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="apv_id_1_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sample_n_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_n_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sample_data_pair_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sample_data_pair_4/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln366_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln345_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln334_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="0"/>
<pin id="340" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sum_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_21_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="1"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="4" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln399_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_22_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="0" index="3" bw="13" slack="0"/>
<pin id="372" dir="0" index="4" bw="13" slack="0"/>
<pin id="373" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_i/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln402_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln404_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln404/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln387_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln387/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_20_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="13" slack="0"/>
<pin id="398" dir="0" index="4" bw="13" slack="0"/>
<pin id="399" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln390_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln390/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln392_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln353_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="1"/>
<pin id="418" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln353/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln353_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln353_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln353_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="13" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln353/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_16_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln353_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln353/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_17_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="14" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln353_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln353/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln353_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln353/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln353_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln353_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln353_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="13" slack="0"/>
<pin id="470" dir="0" index="2" bw="13" slack="0"/>
<pin id="471" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln353_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="0" index="2" bw="13" slack="0"/>
<pin id="479" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln354_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="13" slack="1"/>
<pin id="485" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln354/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln354_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln354_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln354_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="0"/>
<pin id="492" dir="0" index="1" bw="13" slack="0"/>
<pin id="493" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln354/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_18_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln354_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln354/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_19_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln354_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln354/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln354_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln354/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln354_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln354_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln354_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="13" slack="0"/>
<pin id="537" dir="0" index="2" bw="13" slack="0"/>
<pin id="538" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln354/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln354_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="13" slack="0"/>
<pin id="545" dir="0" index="2" bw="13" slack="0"/>
<pin id="546" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln354_1/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln353_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="13" slack="0"/>
<pin id="553" dir="0" index="2" bw="13" slack="1"/>
<pin id="554" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_6/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln353_7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="13" slack="0"/>
<pin id="560" dir="0" index="2" bw="13" slack="1"/>
<pin id="561" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_7/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln353_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="0"/>
<pin id="566" dir="0" index="1" bw="13" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln354_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="0"/>
<pin id="572" dir="0" index="1" bw="13" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln355_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="0"/>
<pin id="578" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln355/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln355_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="0"/>
<pin id="582" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln355_1/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln355_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="13" slack="0"/>
<pin id="586" dir="0" index="1" bw="13" slack="0"/>
<pin id="587" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln355/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln355_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln355_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln355_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="14" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln355_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln355_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln362_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="0" index="1" bw="13" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln363_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="0" index="1" bw="13" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln362_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="0"/>
<pin id="620" dir="0" index="1" bw="13" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362_1/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln363_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="0" index="1" bw="13" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_1/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln362_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="13" slack="0"/>
<pin id="632" dir="0" index="1" bw="13" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362_2/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln363_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="13" slack="0"/>
<pin id="638" dir="0" index="1" bw="13" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_2/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln362_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="0"/>
<pin id="644" dir="0" index="1" bw="13" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362_3/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln363_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_3/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln362_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="0"/>
<pin id="656" dir="0" index="1" bw="13" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362_4/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="max_pos0_test_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="0" index="3" bw="1" slack="0"/>
<pin id="665" dir="0" index="4" bw="1" slack="0"/>
<pin id="666" dir="0" index="5" bw="1" slack="0"/>
<pin id="667" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="max_pos0_test/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln363_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="0"/>
<pin id="676" dir="0" index="1" bw="13" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_4/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="max_pos5_test_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="0" index="3" bw="1" slack="0"/>
<pin id="685" dir="0" index="4" bw="1" slack="0"/>
<pin id="686" dir="0" index="5" bw="1" slack="0"/>
<pin id="687" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="max_pos5_test/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="0"/>
<pin id="696" dir="0" index="1" bw="13" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln366_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="0"/>
<pin id="704" dir="0" index="1" bw="13" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln366_1/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln366_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln366/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sum_thr_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="0" index="1" bw="14" slack="0"/>
<pin id="717" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_thr/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln371_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln371_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln371_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln371/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln371_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="0"/>
<pin id="736" dir="0" index="1" bw="5" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln371_1/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln371_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln371_2/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln371_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln371/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln371_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln371_1/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln373_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="0" index="1" bw="7" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln377_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln370_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="3" slack="0"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sample_data_pair_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sample_data_pair_2/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln342_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln342_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="0"/>
<pin id="785" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342_1/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sub_ln342_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="0"/>
<pin id="789" dir="0" index="1" bw="13" slack="0"/>
<pin id="790" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln342/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_12_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="14" slack="0"/>
<pin id="796" dir="0" index="2" bw="5" slack="0"/>
<pin id="797" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln342_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="0"/>
<pin id="803" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_13_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="14" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln342_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln342_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln342_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342_1/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln342_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="13" slack="0"/>
<pin id="834" dir="0" index="2" bw="13" slack="0"/>
<pin id="835" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="select_ln342_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="13" slack="0"/>
<pin id="842" dir="0" index="2" bw="13" slack="0"/>
<pin id="843" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342_1/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln343_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="13" slack="0"/>
<pin id="849" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln343/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln343_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="13" slack="0"/>
<pin id="853" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln343_1/2 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sub_ln343_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="0"/>
<pin id="857" dir="0" index="1" bw="13" slack="0"/>
<pin id="858" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln343/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_14_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="14" slack="0"/>
<pin id="864" dir="0" index="2" bw="5" slack="0"/>
<pin id="865" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln343_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="0"/>
<pin id="871" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln343/2 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_15_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="14" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="xor_ln343_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln343/2 "/>
</bind>
</comp>

<comp id="887" class="1004" name="and_ln343_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln343/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="xor_ln343_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln343_1/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln343_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="13" slack="0"/>
<pin id="902" dir="0" index="2" bw="13" slack="0"/>
<pin id="903" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln343_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="13" slack="0"/>
<pin id="910" dir="0" index="2" bw="13" slack="0"/>
<pin id="911" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_1/2 "/>
</bind>
</comp>

<comp id="915" class="1004" name="select_ln353_4_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="13" slack="0"/>
<pin id="918" dir="0" index="2" bw="13" slack="0"/>
<pin id="919" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_4/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="select_ln353_5_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="13" slack="0"/>
<pin id="926" dir="0" index="2" bw="13" slack="0"/>
<pin id="927" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_5/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln342_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="13" slack="0"/>
<pin id="933" dir="0" index="1" bw="13" slack="0"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln342/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="store_ln343_store_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="13" slack="0"/>
<pin id="939" dir="0" index="1" bw="13" slack="0"/>
<pin id="940" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln343/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sample_data_pair_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sample_data_pair/2 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln331_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="0"/>
<pin id="949" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln331_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="13" slack="0"/>
<pin id="953" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331_1/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sub_ln331_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="13" slack="0"/>
<pin id="957" dir="0" index="1" bw="13" slack="0"/>
<pin id="958" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln331/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_8_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="14" slack="0"/>
<pin id="964" dir="0" index="2" bw="5" slack="0"/>
<pin id="965" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="trunc_ln331_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="14" slack="0"/>
<pin id="971" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_9_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="14" slack="0"/>
<pin id="976" dir="0" index="2" bw="5" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="xor_ln331_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331/2 "/>
</bind>
</comp>

<comp id="987" class="1004" name="and_ln331_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln331/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="xor_ln331_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln331_1/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="select_ln331_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="13" slack="0"/>
<pin id="1002" dir="0" index="2" bw="13" slack="0"/>
<pin id="1003" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln331/2 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="select_ln331_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="13" slack="0"/>
<pin id="1010" dir="0" index="2" bw="13" slack="0"/>
<pin id="1011" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln331_1/2 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln332_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="13" slack="0"/>
<pin id="1017" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332/2 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln332_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="13" slack="0"/>
<pin id="1021" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332_1/2 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sub_ln332_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="13" slack="0"/>
<pin id="1025" dir="0" index="1" bw="13" slack="0"/>
<pin id="1026" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln332/2 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_10_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="14" slack="0"/>
<pin id="1032" dir="0" index="2" bw="5" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="trunc_ln332_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="14" slack="0"/>
<pin id="1039" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln332/2 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_11_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="14" slack="0"/>
<pin id="1044" dir="0" index="2" bw="5" slack="0"/>
<pin id="1045" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="xor_ln332_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln332/2 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="and_ln332_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln332/2 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="xor_ln332_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln332_1/2 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="select_ln332_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="13" slack="0"/>
<pin id="1070" dir="0" index="2" bw="13" slack="0"/>
<pin id="1071" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/2 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="select_ln332_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="13" slack="0"/>
<pin id="1078" dir="0" index="2" bw="13" slack="0"/>
<pin id="1079" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_1/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="select_ln353_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="13" slack="0"/>
<pin id="1086" dir="0" index="2" bw="13" slack="0"/>
<pin id="1087" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_2/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="select_ln353_3_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="13" slack="0"/>
<pin id="1094" dir="0" index="2" bw="13" slack="0"/>
<pin id="1095" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln353_3/2 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="store_ln331_store_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="13" slack="0"/>
<pin id="1101" dir="0" index="1" bw="13" slack="0"/>
<pin id="1102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="store_ln332_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="13" slack="0"/>
<pin id="1107" dir="0" index="1" bw="13" slack="0"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="store_ln416_store_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="7" slack="0"/>
<pin id="1113" dir="0" index="1" bw="7" slack="0"/>
<pin id="1114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/2 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln417_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/2 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="store_ln417_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="3" slack="0"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/2 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="avg_header_avg_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avg_header_avg/2 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="avg_header_tag_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="0" index="2" bw="6" slack="0"/>
<pin id="1136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="avg_header_tag/2 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="cnt_load_load_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="0"/>
<pin id="1142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="add_ln316_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="3" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/2 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln316_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="3" slack="0"/>
<pin id="1152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln316/2 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="icmp_ln317_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="3" slack="0"/>
<pin id="1157" dir="0" index="1" bw="3" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="store_ln319_store_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="7" slack="0"/>
<pin id="1164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/2 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="store_ln321_store_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="3" slack="0"/>
<pin id="1170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="trunc_ln293_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="0"/>
<pin id="1175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln293/2 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_24_i_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="4" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="0"/>
<pin id="1180" dir="0" index="2" bw="3" slack="0"/>
<pin id="1181" dir="0" index="3" bw="4" slack="0"/>
<pin id="1182" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24_i/2 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="store_ln295_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="4" slack="0"/>
<pin id="1189" dir="0" index="1" bw="4" slack="0"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/2 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="mpd_id_1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="5" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="4" slack="0"/>
<pin id="1197" dir="0" index="3" bw="5" slack="0"/>
<pin id="1198" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mpd_id_1/2 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="icmp_ln297_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="3" slack="0"/>
<pin id="1205" dir="0" index="1" bw="3" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/2 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="sext_ln344_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="13" slack="1"/>
<pin id="1211" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344/3 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="sext_ln344_1_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="13" slack="1"/>
<pin id="1214" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344_1/3 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="add_ln344_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="13" slack="0"/>
<pin id="1217" dir="0" index="1" bw="13" slack="0"/>
<pin id="1218" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/3 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln344_2_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="14" slack="0"/>
<pin id="1223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344_2/3 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln344_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="1"/>
<pin id="1227" dir="0" index="1" bw="14" slack="0"/>
<pin id="1228" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_1/3 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="store_ln344_store_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="0" index="1" bw="16" slack="0"/>
<pin id="1233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/3 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln333_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="13" slack="1"/>
<pin id="1238" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333/3 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="sext_ln333_1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="13" slack="1"/>
<pin id="1241" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333_1/3 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="add_ln333_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="13" slack="0"/>
<pin id="1244" dir="0" index="1" bw="13" slack="0"/>
<pin id="1245" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/3 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="sext_ln333_2_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="14" slack="0"/>
<pin id="1250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333_2/3 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="store_ln333_store_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="14" slack="0"/>
<pin id="1254" dir="0" index="1" bw="16" slack="0"/>
<pin id="1255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/3 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="13" slack="0"/>
<pin id="1260" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1/3 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="13" slack="0"/>
<pin id="1264" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l/3 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="zext_ln411_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="4" slack="2"/>
<pin id="1268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411/3 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_18_i_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="0" index="2" bw="4" slack="0"/>
<pin id="1273" dir="0" index="3" bw="13" slack="0"/>
<pin id="1274" dir="0" index="4" bw="13" slack="0"/>
<pin id="1275" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i/3 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln414_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="0"/>
<pin id="1283" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/3 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="store_ln316_store_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="3" slack="0"/>
<pin id="1288" dir="0" index="1" bw="3" slack="0"/>
<pin id="1289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="zext_ln305_cast_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="0"/>
<pin id="1294" dir="0" index="1" bw="11" slack="0"/>
<pin id="1295" dir="0" index="2" bw="5" slack="1"/>
<pin id="1296" dir="0" index="3" bw="1" slack="0"/>
<pin id="1297" dir="0" index="4" bw="5" slack="1"/>
<pin id="1298" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln305_cast/3 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="zext_ln305_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="0"/>
<pin id="1304" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/3 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="build_all_samples_read_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="build_all_samples_read "/>
</bind>
</comp>

<comp id="1311" class="1005" name="ps_1_load_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="3" slack="1"/>
<pin id="1313" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="ps_1_load "/>
</bind>
</comp>

<comp id="1315" class="1005" name="apv_id_1_load_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="4" slack="2"/>
<pin id="1317" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="apv_id_1_load "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sample_n_load_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="7" slack="1"/>
<pin id="1322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sample_n_load "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_17_i_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="1332" class="1005" name="sample_data_pair_4_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="13" slack="1"/>
<pin id="1334" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sample_data_pair_4 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="sample_data_pair_5_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="13" slack="1"/>
<pin id="1340" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sample_data_pair_5 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="m_apvThr_addr_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="11" slack="1"/>
<pin id="1346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="m_apvThr_addr "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_16_i_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="1"/>
<pin id="1351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_i_34_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_34 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_i_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1361" class="1005" name="fiber_read_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="5" slack="1"/>
<pin id="1363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fiber_read "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sum_load_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="1"/>
<pin id="1368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="1374" class="1005" name="select_ln353_4_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="1"/>
<pin id="1376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln353_4 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="select_ln353_5_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="13" slack="1"/>
<pin id="1381" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln353_5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="select_ln353_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="1"/>
<pin id="1386" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln353_2 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="select_ln353_3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="13" slack="1"/>
<pin id="1391" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln353_3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="avg_header_tag_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="avg_header_tag "/>
</bind>
</comp>

<comp id="1398" class="1005" name="add_ln316_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="3" slack="1"/>
<pin id="1400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln316 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="trunc_ln293_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="2" slack="1"/>
<pin id="1408" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln293 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="mpd_id_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="5" slack="1"/>
<pin id="1412" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mpd_id_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="icmp_ln297_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln297 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="80" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="108" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="150" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="221"><net_src comp="64" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="265"><net_src comp="126" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="172" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="132" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="134" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="172" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="297" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="301" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="100" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="102" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="366"><net_src comp="354" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="104" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="106" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="350" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="378"><net_src comp="346" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="382"><net_src comp="367" pin="5"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="400"><net_src comp="104" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="106" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="338" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="404"><net_src comp="334" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="408"><net_src comp="393" pin="5"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="212" pin="7"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="110" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="112" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="110" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="423" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="114" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="116" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="441" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="429" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="441" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="118" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="120" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="461" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="437" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="489"><net_src comp="212" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="110" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="112" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="110" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="490" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="114" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="496" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="116" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="508" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="496" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="508" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="522" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="118" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="120" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="528" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="534" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="504" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="192" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="475" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="192" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="542" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="550" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="557" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="550" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="557" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="576" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="342" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="20" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="334" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="338" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="557" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="334" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="334" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="346" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="557" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="338" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="334" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="350" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="557" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="346" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="334" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="550" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="557" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="350" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="334" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="557" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="668"><net_src comp="122" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="642" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="630" pin="2"/><net_sink comp="660" pin=3"/></net>

<net id="672"><net_src comp="618" pin="2"/><net_sink comp="660" pin=4"/></net>

<net id="673"><net_src comp="606" pin="2"/><net_sink comp="660" pin=5"/></net>

<net id="678"><net_src comp="557" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="550" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="688"><net_src comp="122" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="648" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="636" pin="2"/><net_sink comp="680" pin=3"/></net>

<net id="692"><net_src comp="624" pin="2"/><net_sink comp="680" pin=4"/></net>

<net id="693"><net_src comp="612" pin="2"/><net_sink comp="680" pin=5"/></net>

<net id="699"><net_src comp="124" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="230" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="126" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="128" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="230" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="106" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="694" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="594" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="720" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="660" pin="6"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="130" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="680" pin="6"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="130" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="734" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="728" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="283" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="14" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="288" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="773"><net_src comp="252" pin="6"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="10" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="172" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="212" pin="7"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="779" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="110" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="112" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="110" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="787" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="114" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="793" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="116" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="805" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="793" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="805" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="819" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="118" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="120" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="844"><net_src comp="825" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="831" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="801" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="273" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="212" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="847" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="851" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="110" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="855" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="112" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="855" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="110" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="855" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="114" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="885"><net_src comp="861" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="116" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="873" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="861" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="873" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="887" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="118" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="120" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="893" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="899" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="869" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="920"><net_src comp="192" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="839" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="775" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="928"><net_src comp="192" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="907" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="273" pin="4"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="915" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="22" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="923" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="24" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="172" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="212" pin="7"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="947" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="110" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="112" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="955" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="110" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="955" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="114" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="985"><net_src comp="961" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="116" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="973" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="961" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="973" pin="3"/><net_sink comp="993" pin=1"/></net>

<net id="1004"><net_src comp="987" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="118" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="120" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1012"><net_src comp="993" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="999" pin="3"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="969" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="1018"><net_src comp="273" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="212" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1015" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="110" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="112" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="1023" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="110" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1023" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="114" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="1029" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="116" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="1041" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="1029" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1041" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1072"><net_src comp="1055" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="118" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="120" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1080"><net_src comp="1061" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="1037" pin="1"/><net_sink comp="1075" pin=2"/></net>

<net id="1088"><net_src comp="192" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1007" pin="3"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="943" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1096"><net_src comp="192" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1075" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="273" pin="4"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="1083" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="16" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1091" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="18" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="283" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="14" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="288" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="10" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="205" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1137"><net_src comp="136" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="205" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="60" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="28" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="42" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1140" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1159"><net_src comp="1144" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="40" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="138" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="14" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="42" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="10" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="205" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1183"><net_src comp="144" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="205" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1185"><net_src comp="96" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1186"><net_src comp="100" pin="0"/><net_sink comp="1177" pin=3"/></net>

<net id="1191"><net_src comp="1177" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="12" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1199"><net_src comp="146" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="205" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="102" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1202"><net_src comp="148" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1207"><net_src comp="1140" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="126" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1219"><net_src comp="1212" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1209" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1224"><net_src comp="1215" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="20" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1246"><net_src comp="1239" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1236" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1256"><net_src comp="1248" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="20" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="34" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="36" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1276"><net_src comp="104" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="106" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1278"><net_src comp="1266" pin="1"/><net_sink comp="1269" pin=2"/></net>

<net id="1279"><net_src comp="1262" pin="1"/><net_sink comp="1269" pin=3"/></net>

<net id="1280"><net_src comp="1258" pin="1"/><net_sink comp="1269" pin=4"/></net>

<net id="1284"><net_src comp="1269" pin="5"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1290"><net_src comp="266" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="28" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1299"><net_src comp="152" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="154" pin="0"/><net_sink comp="1292" pin=1"/></net>

<net id="1301"><net_src comp="156" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1305"><net_src comp="1292" pin="5"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1310"><net_src comp="158" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="293" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="297" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1323"><net_src comp="301" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1331"><net_src comp="164" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="305" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1341"><net_src comp="273" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1347"><net_src comp="223" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1352"><net_src comp="164" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1356"><net_src comp="164" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="178" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="186" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1292" pin=2"/></net>

<net id="1369"><net_src comp="342" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1377"><net_src comp="915" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1382"><net_src comp="923" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1387"><net_src comp="1083" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1392"><net_src comp="1091" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1397"><net_src comp="1132" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="1144" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1409"><net_src comp="1173" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1193" pin="4"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1292" pin=4"/></net>

<net id="1418"><net_src comp="1203" pin="2"/><net_sink comp="1415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_evOut | {2 3 }
	Port: build_all_samples | {}
	Port: enable_cm | {}
	Port: fiber | {}
	Port: m_apvThr | {}
	Port: ps_1 | {1 2 }
	Port: apv_id_1 | {2 }
	Port: sample_n | {2 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5 | {2 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4 | {2 }
	Port: sum | {2 3 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3 | {2 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2 | {2 }
	Port: s_avgBHeader | {}
	Port: cnt | {3 }
	Port: avgB_1 | {2 }
	Port: s_avgBSamplesIn | {}
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1 | {2 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s | {2 }
 - Input state : 
	Port: event_writer : s_evOut | {}
	Port: event_writer : build_all_samples | {1 }
	Port: event_writer : enable_cm | {2 }
	Port: event_writer : fiber | {2 }
	Port: event_writer : m_apvThr | {1 2 }
	Port: event_writer : ps_1 | {1 }
	Port: event_writer : apv_id_1 | {1 }
	Port: event_writer : sample_n | {1 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5 | {2 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4 | {2 }
	Port: event_writer : sum | {2 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3 | {2 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2 | {2 }
	Port: event_writer : s_avgBHeader | {1 2 }
	Port: event_writer : cnt | {2 }
	Port: event_writer : avgB_1 | {1 2 }
	Port: event_writer : s_avgBSamplesIn | {1 2 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1 | {3 }
	Port: event_writer : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s | {3 }
  - Chain level:
	State 1
		switch_ln287 : 1
		tmp : 1
		zext_ln366 : 2
		m_apvThr_addr : 3
		m_apvThr_load : 4
	State 2
		zext_ln399 : 1
		tmp_22_i : 2
		zext_ln402 : 3
		write_ln402 : 4
		tmp_20_i : 1
		zext_ln390 : 2
		write_ln390 : 3
		sext_ln353_1 : 1
		sub_ln353 : 2
		tmp_16 : 3
		trunc_ln353 : 3
		tmp_17 : 3
		xor_ln353 : 4
		and_ln353 : 4
		xor_ln353_1 : 4
		select_ln353 : 4
		select_ln353_1 : 5
		sext_ln354_1 : 1
		sub_ln354 : 2
		tmp_18 : 3
		trunc_ln354 : 3
		tmp_19 : 3
		xor_ln354 : 4
		and_ln354 : 4
		xor_ln354_1 : 4
		select_ln354 : 4
		select_ln354_1 : 5
		select_ln353_6 : 6
		select_ln353_7 : 6
		store_ln353 : 7
		store_ln354 : 7
		sext_ln355 : 7
		sext_ln355_1 : 7
		add_ln355 : 8
		sext_ln355_2 : 9
		add_ln355_1 : 10
		store_ln355 : 11
		icmp_ln362 : 1
		icmp_ln363 : 7
		icmp_ln362_1 : 1
		icmp_ln363_1 : 7
		icmp_ln362_2 : 1
		icmp_ln363_2 : 7
		icmp_ln362_3 : 7
		icmp_ln363_3 : 7
		icmp_ln362_4 : 7
		max_pos0_test : 8
		icmp_ln363_4 : 7
		max_pos5_test : 8
		shl_ln : 1
		shl_ln366_1 : 1
		sext_ln366 : 2
		sum_thr : 3
		sext_ln371 : 11
		zext_ln371 : 4
		icmp_ln371 : 12
		icmp_ln371_1 : 9
		icmp_ln371_2 : 9
		or_ln371 : 10
		or_ln371_1 : 13
		br_ln371 : 13
		store_ln373 : 1
		zext_ln377 : 1
		storemerge5_i : 14
		store_ln370 : 15
		sext_ln342 : 1
		sext_ln342_1 : 1
		sub_ln342 : 2
		tmp_12 : 3
		trunc_ln342 : 3
		tmp_13 : 3
		xor_ln342 : 4
		and_ln342 : 4
		xor_ln342_1 : 4
		select_ln342 : 4
		select_ln342_1 : 5
		sext_ln343 : 1
		sext_ln343_1 : 1
		sub_ln343 : 2
		tmp_14 : 3
		trunc_ln343 : 3
		tmp_15 : 3
		xor_ln343 : 4
		and_ln343 : 4
		xor_ln343_1 : 4
		select_ln343 : 4
		select_ln343_1 : 5
		select_ln353_4 : 6
		select_ln353_5 : 6
		store_ln342 : 7
		store_ln343 : 7
		sext_ln331 : 1
		sext_ln331_1 : 1
		sub_ln331 : 2
		tmp_8 : 3
		trunc_ln331 : 3
		tmp_9 : 3
		xor_ln331 : 4
		and_ln331 : 4
		xor_ln331_1 : 4
		select_ln331 : 4
		select_ln331_1 : 5
		sext_ln332 : 1
		sext_ln332_1 : 1
		sub_ln332 : 2
		tmp_10 : 3
		trunc_ln332 : 3
		tmp_11 : 3
		xor_ln332 : 4
		and_ln332 : 4
		xor_ln332_1 : 4
		select_ln332 : 4
		select_ln332_1 : 5
		select_ln353_2 : 6
		select_ln353_3 : 6
		store_ln331 : 7
		store_ln332 : 7
		store_ln416 : 1
		zext_ln417 : 1
		store_ln417 : 2
		br_ln293 : 1
		add_ln316 : 1
		zext_ln316 : 1
		avgB_1_addr : 2
		store_ln316 : 3
		icmp_ln317 : 2
		br_ln317 : 3
		switch_ln293 : 1
		store_ln295 : 1
		icmp_ln297 : 1
		br_ln297 : 2
	State 3
		add_ln344 : 1
		sext_ln344_2 : 2
		add_ln344_1 : 3
		store_ln344 : 4
		add_ln333 : 1
		sext_ln333_2 : 2
		store_ln333 : 3
		tmp_18_i : 1
		zext_ln414 : 2
		write_ln414 : 3
		store_ln316 : 1
		zext_ln305 : 1
		write_ln305 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_288             |    0    |    14   |
|          |          icmp_ln362_fu_606         |    0    |    20   |
|          |          icmp_ln363_fu_612         |    0    |    20   |
|          |         icmp_ln362_1_fu_618        |    0    |    20   |
|          |         icmp_ln363_1_fu_624        |    0    |    20   |
|          |         icmp_ln362_2_fu_630        |    0    |    20   |
|          |         icmp_ln363_2_fu_636        |    0    |    20   |
|   icmp   |         icmp_ln362_3_fu_642        |    0    |    20   |
|          |         icmp_ln363_3_fu_648        |    0    |    20   |
|          |         icmp_ln362_4_fu_654        |    0    |    20   |
|          |         icmp_ln363_4_fu_674        |    0    |    20   |
|          |          icmp_ln371_fu_728         |    0    |    23   |
|          |         icmp_ln371_1_fu_734        |    0    |    12   |
|          |         icmp_ln371_2_fu_740        |    0    |    12   |
|          |         icmp_ln317_fu_1155         |    0    |    10   |
|          |         icmp_ln297_fu_1203         |    0    |    10   |
|----------|------------------------------------|---------|---------|
|          |         select_ln353_fu_467        |    0    |    13   |
|          |        select_ln353_1_fu_475       |    0    |    13   |
|          |         select_ln354_fu_534        |    0    |    13   |
|          |        select_ln354_1_fu_542       |    0    |    13   |
|          |        select_ln353_6_fu_550       |    0    |    13   |
|          |        select_ln353_7_fu_557       |    0    |    13   |
|          |         select_ln342_fu_831        |    0    |    13   |
|          |        select_ln342_1_fu_839       |    0    |    13   |
|  select  |         select_ln343_fu_899        |    0    |    13   |
|          |        select_ln343_1_fu_907       |    0    |    13   |
|          |        select_ln353_4_fu_915       |    0    |    13   |
|          |        select_ln353_5_fu_923       |    0    |    13   |
|          |         select_ln331_fu_999        |    0    |    13   |
|          |       select_ln331_1_fu_1007       |    0    |    13   |
|          |        select_ln332_fu_1067        |    0    |    13   |
|          |       select_ln332_1_fu_1075       |    0    |    13   |
|          |       select_ln353_2_fu_1083       |    0    |    13   |
|          |       select_ln353_3_fu_1091       |    0    |    13   |
|----------|------------------------------------|---------|---------|
|          |          sub_ln353_fu_423          |    0    |    20   |
|          |          sub_ln354_fu_490          |    0    |    20   |
|          |           sum_thr_fu_714           |    0    |    23   |
|    sub   |          sub_ln342_fu_787          |    0    |    20   |
|          |          sub_ln343_fu_855          |    0    |    20   |
|          |          sub_ln331_fu_955          |    0    |    20   |
|          |          sub_ln332_fu_1023         |    0    |    20   |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_283             |    0    |    14   |
|          |          add_ln355_fu_584          |    0    |    20   |
|          |         add_ln355_1_fu_594         |    0    |    23   |
|    add   |          add_ln316_fu_1144         |    0    |    10   |
|          |          add_ln344_fu_1215         |    0    |    20   |
|          |         add_ln344_1_fu_1225        |    0    |    23   |
|          |          add_ln333_fu_1242         |    0    |    20   |
|----------|------------------------------------|---------|---------|
|          |          xor_ln353_fu_449          |    0    |    2    |
|          |         xor_ln353_1_fu_461         |    0    |    2    |
|          |          xor_ln354_fu_516          |    0    |    2    |
|          |         xor_ln354_1_fu_528         |    0    |    2    |
|          |          xor_ln342_fu_813          |    0    |    2    |
|    xor   |         xor_ln342_1_fu_825         |    0    |    2    |
|          |          xor_ln343_fu_881          |    0    |    2    |
|          |         xor_ln343_1_fu_893         |    0    |    2    |
|          |          xor_ln331_fu_981          |    0    |    2    |
|          |         xor_ln331_1_fu_993         |    0    |    2    |
|          |          xor_ln332_fu_1049         |    0    |    2    |
|          |         xor_ln332_1_fu_1061        |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |          and_ln353_fu_455          |    0    |    2    |
|          |          and_ln354_fu_522          |    0    |    2    |
|    and   |          and_ln342_fu_819          |    0    |    2    |
|          |          and_ln343_fu_887          |    0    |    2    |
|          |          and_ln331_fu_987          |    0    |    2    |
|          |          and_ln332_fu_1055         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln371_fu_746          |    0    |    2    |
|          |          or_ln371_1_fu_752         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          | build_all_samples_read_read_fu_158 |    0    |    0    |
|          |           grp_read_fu_172          |    0    |    0    |
|   read   |       fiber_read_read_fu_186       |    0    |    0    |
|          |     enable_cm_read_read_fu_192     |    0    |    0    |
|          |    s_avgBHeader_read_read_fu_205   |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        grp_nbreadreq_fu_164        |    0    |    0    |
|          |       tmp_i_nbreadreq_fu_178       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |          grp_write_fu_198          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_273             |    0    |    0    |
|partselect|           tmp_21_i_fu_354          |    0    |    0    |
|          |          tmp_24_i_fu_1177          |    0    |    0    |
|          |          mpd_id_1_fu_1193          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |      sample_data_pair_4_fu_305     |    0    |    0    |
|          |         trunc_ln387_fu_390         |    0    |    0    |
|          |         trunc_ln353_fu_437         |    0    |    0    |
|          |         trunc_ln354_fu_504         |    0    |    0    |
|          |      sample_data_pair_2_fu_775     |    0    |    0    |
|   trunc  |         trunc_ln342_fu_801         |    0    |    0    |
|          |         trunc_ln343_fu_869         |    0    |    0    |
|          |       sample_data_pair_fu_943      |    0    |    0    |
|          |         trunc_ln331_fu_969         |    0    |    0    |
|          |         trunc_ln332_fu_1037        |    0    |    0    |
|          |       avg_header_avg_fu_1127       |    0    |    0    |
|          |         trunc_ln293_fu_1173        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_309             |    0    |    0    |
|          |           tmp_22_i_fu_367          |    0    |    0    |
|          |           tmp_20_i_fu_393          |    0    |    0    |
|          |        max_pos0_test_fu_660        |    0    |    0    |
|bitconcatenate|        max_pos5_test_fu_680        |    0    |    0    |
|          |            shl_ln_fu_694           |    0    |    0    |
|          |         shl_ln366_1_fu_702         |    0    |    0    |
|          |          tmp_18_i_fu_1269          |    0    |    0    |
|          |       zext_ln305_cast_fu_1292      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln366_fu_317         |    0    |    0    |
|          |          zext_ln399_fu_363         |    0    |    0    |
|          |          zext_ln402_fu_379         |    0    |    0    |
|          |          zext_ln390_fu_405         |    0    |    0    |
|          |          zext_ln371_fu_724         |    0    |    0    |
|   zext   |          zext_ln377_fu_764         |    0    |    0    |
|          |         zext_ln417_fu_1117         |    0    |    0    |
|          |         zext_ln316_fu_1150         |    0    |    0    |
|          |         zext_ln411_fu_1266         |    0    |    0    |
|          |         zext_ln414_fu_1281         |    0    |    0    |
|          |         zext_ln305_fu_1302         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          sext_ln353_fu_416         |    0    |    0    |
|          |         sext_ln353_1_fu_419        |    0    |    0    |
|          |          sext_ln354_fu_483         |    0    |    0    |
|          |         sext_ln354_1_fu_486        |    0    |    0    |
|          |          sext_ln355_fu_576         |    0    |    0    |
|          |         sext_ln355_1_fu_580        |    0    |    0    |
|          |         sext_ln355_2_fu_590        |    0    |    0    |
|          |          sext_ln366_fu_710         |    0    |    0    |
|          |          sext_ln371_fu_720         |    0    |    0    |
|          |          sext_ln342_fu_779         |    0    |    0    |
|          |         sext_ln342_1_fu_783        |    0    |    0    |
|   sext   |          sext_ln343_fu_847         |    0    |    0    |
|          |         sext_ln343_1_fu_851        |    0    |    0    |
|          |          sext_ln331_fu_947         |    0    |    0    |
|          |         sext_ln331_1_fu_951        |    0    |    0    |
|          |         sext_ln332_fu_1015         |    0    |    0    |
|          |        sext_ln332_1_fu_1019        |    0    |    0    |
|          |         sext_ln344_fu_1209         |    0    |    0    |
|          |        sext_ln344_1_fu_1212        |    0    |    0    |
|          |        sext_ln344_2_fu_1221        |    0    |    0    |
|          |         sext_ln333_fu_1236         |    0    |    0    |
|          |        sext_ln333_1_fu_1239        |    0    |    0    |
|          |        sext_ln333_2_fu_1248        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_16_fu_429           |    0    |    0    |
|          |            tmp_17_fu_441           |    0    |    0    |
|          |            tmp_18_fu_496           |    0    |    0    |
|          |            tmp_19_fu_508           |    0    |    0    |
|          |            tmp_12_fu_793           |    0    |    0    |
|          |            tmp_13_fu_805           |    0    |    0    |
| bitselect|            tmp_14_fu_861           |    0    |    0    |
|          |            tmp_15_fu_873           |    0    |    0    |
|          |            tmp_8_fu_961            |    0    |    0    |
|          |            tmp_9_fu_973            |    0    |    0    |
|          |           tmp_10_fu_1029           |    0    |    0    |
|          |           tmp_11_fu_1041           |    0    |    0    |
|          |       avg_header_tag_fu_1132       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   828   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln316_reg_1398      |    3   |
|     apv_id_1_load_reg_1315    |    4   |
|    avg_header_tag_reg_1394    |    1   |
|build_all_samples_read_reg_1307|    1   |
|      cnt_new_0_i_reg_262      |    3   |
|      fiber_read_reg_1361      |    5   |
|      icmp_ln297_reg_1415      |    1   |
|     m_apvThr_addr_reg_1344    |   11   |
|       mpd_id_1_reg_1410       |    5   |
|       ps_1_load_reg_1311      |    3   |
|  sample_data_pair_4_reg_1332  |   13   |
|  sample_data_pair_5_reg_1338  |   13   |
|     sample_n_load_reg_1320    |    7   |
|    select_ln353_2_reg_1384    |   13   |
|    select_ln353_3_reg_1389    |   13   |
|    select_ln353_4_reg_1374    |   13   |
|    select_ln353_5_reg_1379    |   13   |
|     storemerge5_i_reg_248     |    3   |
|       sum_load_reg_1366       |   16   |
|       tmp_16_i_reg_1349       |    1   |
|       tmp_17_i_reg_1328       |    1   |
|       tmp_i_34_reg_1353       |    1   |
|         tmp_i_reg_1357        |    1   |
|      trunc_ln293_reg_1406     |    2   |
+-------------------------------+--------+
|             Total             |   147  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_198 |  p2  |   5  |  32  |   160  ||    26   |
| grp_access_fu_212 |  p0  |   4  |  13  |   52   ||    9    |
| grp_access_fu_212 |  p2  |   3  |   0  |    0   |
| grp_access_fu_230 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  || 2.88657 ||    44   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   828  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   44   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   147  |   872  |
+-----------+--------+--------+--------+
