ARM GAS  /tmp/ccCyuXeO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_pwr_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWREx_GetVoltageRange
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccCyuXeO.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccCyuXeO.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 116 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
ARM GAS  /tmp/ccCyuXeO.s 			page 4


  41              		.loc 1 132 15
  42 0004 044B     		ldr	r3, .L3
  43 0006 1B68     		ldr	r3, [r3]
  44              		.loc 1 132 21
  45 0008 03F4C063 		and	r3, r3, #1536
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  46              		.loc 1 134 1
  47 000c 1846     		mov	r0, r3
  48 000e BD46     		mov	sp, r7
  49              	.LCFI2:
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0010 5DF8047B 		ldr	r7, [sp], #4
  53              	.LCFI3:
  54              		.cfi_restore 7
  55              		.cfi_def_cfa_offset 0
  56 0014 7047     		bx	lr
  57              	.L4:
  58 0016 00BF     		.align	2
  59              	.L3:
  60 0018 00700040 		.word	1073770496
  61              		.cfi_endproc
  62              	.LFE130:
  64              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  65              		.align	1
  66              		.global	HAL_PWREx_ControlVoltageScaling
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	HAL_PWREx_ControlVoltageScaling:
  73              	.LFB131:
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling specifies the regulator output voltage to achieve
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
ARM GAS  /tmp/ccCyuXeO.s 			page 5


 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  74              		.loc 1 165 1
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 16
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 85B0     		sub	sp, sp, #20
  84              	.LCFI5:
  85              		.cfi_def_cfa_offset 24
  86 0004 00AF     		add	r7, sp, #0
  87              	.LCFI6:
  88              		.cfi_def_cfa_register 7
  89 0006 7860     		str	r0, [r7, #4]
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  /tmp/ccCyuXeO.s 			page 6


 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  90              		.loc 1 240 6
  91 0008 7B68     		ldr	r3, [r7, #4]
  92 000a B3F5007F 		cmp	r3, #512
  93 000e 30D1     		bne	.L6
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
  94              		.loc 1 242 9
  95 0010 234B     		ldr	r3, .L12
  96 0012 1B68     		ldr	r3, [r3]
  97 0014 03F4C063 		and	r3, r3, #1536
  98              		.loc 1 242 8
  99 0018 B3F5007F 		cmp	r3, #512
 100 001c 38D0     		beq	.L7
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccCyuXeO.s 			page 7


 101              		.loc 1 245 7
 102 001e 204B     		ldr	r3, .L12
 103 0020 1B68     		ldr	r3, [r3]
 104 0022 23F4C063 		bic	r3, r3, #1536
 105 0026 1E4A     		ldr	r2, .L12
 106 0028 43F40073 		orr	r3, r3, #512
 107 002c 1360     		str	r3, [r2]
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 108              		.loc 1 248 53
 109 002e 1D4B     		ldr	r3, .L12+4
 110 0030 1B68     		ldr	r3, [r3]
 111 0032 3222     		movs	r2, #50
 112 0034 02FB03F3 		mul	r3, r2, r3
 113              		.loc 1 248 72
 114 0038 1B4A     		ldr	r2, .L12+8
 115 003a A2FB0323 		umull	r2, r3, r2, r3
 116 003e 9B0C     		lsrs	r3, r3, #18
 117              		.loc 1 248 23
 118 0040 0133     		adds	r3, r3, #1
 119 0042 FB60     		str	r3, [r7, #12]
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 120              		.loc 1 249 13
 121 0044 02E0     		b	.L8
 122              	.L10:
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 123              		.loc 1 251 24
 124 0046 FB68     		ldr	r3, [r7, #12]
 125 0048 013B     		subs	r3, r3, #1
 126 004a FB60     		str	r3, [r7, #12]
 127              	.L8:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 128              		.loc 1 249 15
 129 004c 144B     		ldr	r3, .L12
 130 004e 5B69     		ldr	r3, [r3, #20]
 131 0050 03F48063 		and	r3, r3, #1024
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 132              		.loc 1 249 13
 133 0054 B3F5806F 		cmp	r3, #1024
 134 0058 02D1     		bne	.L9
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 135              		.loc 1 249 55 discriminator 1
 136 005a FB68     		ldr	r3, [r7, #12]
 137 005c 002B     		cmp	r3, #0
 138 005e F2D1     		bne	.L10
 139              	.L9:
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 140              		.loc 1 253 11
 141 0060 0F4B     		ldr	r3, .L12
 142 0062 5B69     		ldr	r3, [r3, #20]
 143 0064 03F48063 		and	r3, r3, #1024
 144              		.loc 1 253 10
 145 0068 B3F5806F 		cmp	r3, #1024
 146 006c 10D1     		bne	.L7
ARM GAS  /tmp/ccCyuXeO.s 			page 8


 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 147              		.loc 1 255 16
 148 006e 0323     		movs	r3, #3
 149 0070 0FE0     		b	.L11
 150              	.L6:
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 151              		.loc 1 261 9
 152 0072 0B4B     		ldr	r3, .L12
 153 0074 1B68     		ldr	r3, [r3]
 154 0076 03F4C063 		and	r3, r3, #1536
 155              		.loc 1 261 8
 156 007a B3F5806F 		cmp	r3, #1024
 157 007e 07D0     		beq	.L7
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 158              		.loc 1 264 7
 159 0080 074B     		ldr	r3, .L12
 160 0082 1B68     		ldr	r3, [r3]
 161 0084 23F4C063 		bic	r3, r3, #1536
 162 0088 054A     		ldr	r2, .L12
 163 008a 43F48063 		orr	r3, r3, #1024
 164 008e 1360     		str	r3, [r2]
 165              	.L7:
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 166              		.loc 1 270 10
 167 0090 0023     		movs	r3, #0
 168              	.L11:
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 169              		.loc 1 271 1
 170 0092 1846     		mov	r0, r3
 171 0094 1437     		adds	r7, r7, #20
 172              	.LCFI7:
 173              		.cfi_def_cfa_offset 4
 174 0096 BD46     		mov	sp, r7
 175              	.LCFI8:
 176              		.cfi_def_cfa_register 13
 177              		@ sp needed
 178 0098 5DF8047B 		ldr	r7, [sp], #4
 179              	.LCFI9:
 180              		.cfi_restore 7
 181              		.cfi_def_cfa_offset 0
 182 009c 7047     		bx	lr
 183              	.L13:
 184 009e 00BF     		.align	2
 185              	.L12:
ARM GAS  /tmp/ccCyuXeO.s 			page 9


 186 00a0 00700040 		.word	1073770496
 187 00a4 00000000 		.word	SystemCoreClock
 188 00a8 83DE1B43 		.word	1125899907
 189              		.cfi_endproc
 190              	.LFE131:
 192              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_PWREx_EnableBatteryCharging
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	HAL_PWREx_EnableBatteryCharging:
 201              	.LFB132:
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection specifies the resistor impedance.
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 202              		.loc 1 284 1
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 0000 80B4     		push	{r7}
 208              	.LCFI10:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              	.LCFI11:
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              	.LCFI12:
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 218              		.loc 1 288 3
 219 0008 094B     		ldr	r3, .L15
 220 000a DB68     		ldr	r3, [r3, #12]
 221 000c 23F40072 		bic	r2, r3, #512
 222 0010 0749     		ldr	r1, .L15
 223 0012 7B68     		ldr	r3, [r7, #4]
 224 0014 1343     		orrs	r3, r3, r2
 225 0016 CB60     		str	r3, [r1, #12]
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
ARM GAS  /tmp/ccCyuXeO.s 			page 10


 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 226              		.loc 1 291 3
 227 0018 054B     		ldr	r3, .L15
 228 001a DB68     		ldr	r3, [r3, #12]
 229 001c 044A     		ldr	r2, .L15
 230 001e 43F48073 		orr	r3, r3, #256
 231 0022 D360     		str	r3, [r2, #12]
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 232              		.loc 1 292 1
 233 0024 00BF     		nop
 234 0026 0C37     		adds	r7, r7, #12
 235              	.LCFI13:
 236              		.cfi_def_cfa_offset 4
 237 0028 BD46     		mov	sp, r7
 238              	.LCFI14:
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 002a 5DF8047B 		ldr	r7, [sp], #4
 242              	.LCFI15:
 243              		.cfi_restore 7
 244              		.cfi_def_cfa_offset 0
 245 002e 7047     		bx	lr
 246              	.L16:
 247              		.align	2
 248              	.L15:
 249 0030 00700040 		.word	1073770496
 250              		.cfi_endproc
 251              	.LFE132:
 253              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_PWREx_DisableBatteryCharging
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	HAL_PWREx_DisableBatteryCharging:
 262              	.LFB133:
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 263              		.loc 1 300 1
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268 0000 80B4     		push	{r7}
 269              	.LCFI16:
 270              		.cfi_def_cfa_offset 4
 271              		.cfi_offset 7, -4
 272 0002 00AF     		add	r7, sp, #0
 273              	.LCFI17:
 274              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccCyuXeO.s 			page 11


 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 275              		.loc 1 301 3
 276 0004 054B     		ldr	r3, .L18
 277 0006 DB68     		ldr	r3, [r3, #12]
 278 0008 044A     		ldr	r2, .L18
 279 000a 23F48073 		bic	r3, r3, #256
 280 000e D360     		str	r3, [r2, #12]
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 281              		.loc 1 302 1
 282 0010 00BF     		nop
 283 0012 BD46     		mov	sp, r7
 284              	.LCFI18:
 285              		.cfi_def_cfa_register 13
 286              		@ sp needed
 287 0014 5DF8047B 		ldr	r7, [sp], #4
 288              	.LCFI19:
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 0018 7047     		bx	lr
 292              	.L19:
 293 001a 00BF     		.align	2
 294              	.L18:
 295 001c 00700040 		.word	1073770496
 296              		.cfi_endproc
 297              	.LFE133:
 299              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_PWREx_EnableVddUSB
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	HAL_PWREx_EnableVddUSB:
 308              	.LFB134:
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 309              		.loc 1 312 1
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 314 0000 80B4     		push	{r7}
 315              	.LCFI20:
 316              		.cfi_def_cfa_offset 4
 317              		.cfi_offset 7, -4
 318 0002 00AF     		add	r7, sp, #0
 319              	.LCFI21:
 320              		.cfi_def_cfa_register 7
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
ARM GAS  /tmp/ccCyuXeO.s 			page 12


 321              		.loc 1 313 3
 322 0004 054B     		ldr	r3, .L21
 323 0006 5B68     		ldr	r3, [r3, #4]
 324 0008 044A     		ldr	r2, .L21
 325 000a 43F48063 		orr	r3, r3, #1024
 326 000e 5360     		str	r3, [r2, #4]
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 327              		.loc 1 314 1
 328 0010 00BF     		nop
 329 0012 BD46     		mov	sp, r7
 330              	.LCFI22:
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0014 5DF8047B 		ldr	r7, [sp], #4
 334              	.LCFI23:
 335              		.cfi_restore 7
 336              		.cfi_def_cfa_offset 0
 337 0018 7047     		bx	lr
 338              	.L22:
 339 001a 00BF     		.align	2
 340              	.L21:
 341 001c 00700040 		.word	1073770496
 342              		.cfi_endproc
 343              	.LFE134:
 345              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_PWREx_DisableVddUSB
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	HAL_PWREx_DisableVddUSB:
 354              	.LFB135:
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 355              		.loc 1 322 1
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 1, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 360 0000 80B4     		push	{r7}
 361              	.LCFI24:
 362              		.cfi_def_cfa_offset 4
 363              		.cfi_offset 7, -4
 364 0002 00AF     		add	r7, sp, #0
 365              	.LCFI25:
 366              		.cfi_def_cfa_register 7
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 367              		.loc 1 323 3
 368 0004 054B     		ldr	r3, .L24
 369 0006 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccCyuXeO.s 			page 13


 370 0008 044A     		ldr	r2, .L24
 371 000a 23F48063 		bic	r3, r3, #1024
 372 000e 5360     		str	r3, [r2, #4]
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 373              		.loc 1 324 1
 374 0010 00BF     		nop
 375 0012 BD46     		mov	sp, r7
 376              	.LCFI26:
 377              		.cfi_def_cfa_register 13
 378              		@ sp needed
 379 0014 5DF8047B 		ldr	r7, [sp], #4
 380              	.LCFI27:
 381              		.cfi_restore 7
 382              		.cfi_def_cfa_offset 0
 383 0018 7047     		bx	lr
 384              	.L25:
 385 001a 00BF     		.align	2
 386              	.L24:
 387 001c 00700040 		.word	1073770496
 388              		.cfi_endproc
 389              	.LFE135:
 391              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_PWREx_EnableInternalWakeUpLine
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_PWREx_EnableInternalWakeUpLine:
 400              	.LFB136:
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
ARM GAS  /tmp/ccCyuXeO.s 			page 14


 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 401              		.loc 1 355 1
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 1, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0000 80B4     		push	{r7}
 407              	.LCFI28:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 7, -4
 410 0002 00AF     		add	r7, sp, #0
 411              	.LCFI29:
 412              		.cfi_def_cfa_register 7
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 413              		.loc 1 356 3
 414 0004 054B     		ldr	r3, .L27
 415 0006 9B68     		ldr	r3, [r3, #8]
 416 0008 044A     		ldr	r2, .L27
 417 000a 43F40043 		orr	r3, r3, #32768
 418 000e 9360     		str	r3, [r2, #8]
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 419              		.loc 1 357 1
 420 0010 00BF     		nop
 421 0012 BD46     		mov	sp, r7
 422              	.LCFI30:
 423              		.cfi_def_cfa_register 13
 424              		@ sp needed
 425 0014 5DF8047B 		ldr	r7, [sp], #4
 426              	.LCFI31:
 427              		.cfi_restore 7
 428              		.cfi_def_cfa_offset 0
 429 0018 7047     		bx	lr
 430              	.L28:
 431 001a 00BF     		.align	2
 432              	.L27:
 433 001c 00700040 		.word	1073770496
 434              		.cfi_endproc
 435              	.LFE136:
 437              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 438              		.align	1
 439              		.global	HAL_PWREx_DisableInternalWakeUpLine
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	HAL_PWREx_DisableInternalWakeUpLine:
 446              	.LFB137:
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
ARM GAS  /tmp/ccCyuXeO.s 			page 15


 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 447              		.loc 1 365 1
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 1, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 452 0000 80B4     		push	{r7}
 453              	.LCFI32:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 7, -4
 456 0002 00AF     		add	r7, sp, #0
 457              	.LCFI33:
 458              		.cfi_def_cfa_register 7
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 459              		.loc 1 366 3
 460 0004 054B     		ldr	r3, .L30
 461 0006 9B68     		ldr	r3, [r3, #8]
 462 0008 044A     		ldr	r2, .L30
 463 000a 23F40043 		bic	r3, r3, #32768
 464 000e 9360     		str	r3, [r2, #8]
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 465              		.loc 1 367 1
 466 0010 00BF     		nop
 467 0012 BD46     		mov	sp, r7
 468              	.LCFI34:
 469              		.cfi_def_cfa_register 13
 470              		@ sp needed
 471 0014 5DF8047B 		ldr	r7, [sp], #4
 472              	.LCFI35:
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0018 7047     		bx	lr
 476              	.L31:
 477 001a 00BF     		.align	2
 478              	.L30:
 479 001c 00700040 		.word	1073770496
 480              		.cfi_endproc
 481              	.LFE137:
 483              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_PWREx_EnableGPIOPullUp
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	HAL_PWREx_EnableGPIOPullUp:
 492              	.LFB138:
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
ARM GAS  /tmp/ccCyuXeO.s 			page 16


 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 493              		.loc 1 393 1
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 16
 496              		@ frame_needed = 1, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498 0000 80B4     		push	{r7}
 499              	.LCFI36:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 7, -4
 502 0002 85B0     		sub	sp, sp, #20
 503              	.LCFI37:
 504              		.cfi_def_cfa_offset 24
 505 0004 00AF     		add	r7, sp, #0
 506              	.LCFI38:
 507              		.cfi_def_cfa_register 7
 508 0006 7860     		str	r0, [r7, #4]
 509 0008 3960     		str	r1, [r7]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 510              		.loc 1 394 21
 511 000a 0023     		movs	r3, #0
 512 000c FB73     		strb	r3, [r7, #15]
 513 000e 7B68     		ldr	r3, [r7, #4]
 514 0010 072B     		cmp	r3, #7
 515 0012 71D8     		bhi	.L33
 516 0014 01A2     		adr	r2, .L35
 517 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 518 001a 00BF     		.p2align 2
 519              	.L35:
 520 001c 3D000000 		.word	.L40+1
 521 0020 61000000 		.word	.L39+1
 522 0024 81000000 		.word	.L38+1
 523 0028 9D000000 		.word	.L37+1
 524 002c B9000000 		.word	.L36+1
 525 0030 F9000000 		.word	.L33+1
 526 0034 F9000000 		.word	.L33+1
 527 0038 D5000000 		.word	.L34+1
 528              		.p2align 1
 529              	.L40:
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
ARM GAS  /tmp/ccCyuXeO.s 			page 17


 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 530              		.loc 1 402 8
 531 003c 334B     		ldr	r3, .L43
 532 003e 1A6A     		ldr	r2, [r3, #32]
 533 0040 3B68     		ldr	r3, [r7]
 534 0042 23F48043 		bic	r3, r3, #16384
 535 0046 3149     		ldr	r1, .L43
 536 0048 1343     		orrs	r3, r3, r2
 537 004a 0B62     		str	r3, [r1, #32]
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 538              		.loc 1 403 8
 539 004c 2F4B     		ldr	r3, .L43
 540 004e 5A6A     		ldr	r2, [r3, #36]
 541 0050 3B68     		ldr	r3, [r7]
 542 0052 23F42043 		bic	r3, r3, #40960
 543 0056 DB43     		mvns	r3, r3
 544 0058 2C49     		ldr	r1, .L43
 545 005a 1340     		ands	r3, r3, r2
 546 005c 4B62     		str	r3, [r1, #36]
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 547              		.loc 1 404 8
 548 005e 4EE0     		b	.L41
 549              	.L39:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 550              		.loc 1 406 8
 551 0060 2A4B     		ldr	r3, .L43
 552 0062 9A6A     		ldr	r2, [r3, #40]
 553 0064 2949     		ldr	r1, .L43
 554 0066 3B68     		ldr	r3, [r7]
 555 0068 1343     		orrs	r3, r3, r2
 556 006a 8B62     		str	r3, [r1, #40]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 557              		.loc 1 407 8
 558 006c 274B     		ldr	r3, .L43
 559 006e DA6A     		ldr	r2, [r3, #44]
 560 0070 3B68     		ldr	r3, [r7]
 561 0072 23F01003 		bic	r3, r3, #16
 562 0076 DB43     		mvns	r3, r3
 563 0078 2449     		ldr	r1, .L43
 564 007a 1340     		ands	r3, r3, r2
 565 007c CB62     		str	r3, [r1, #44]
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 566              		.loc 1 408 8
 567 007e 3EE0     		b	.L41
 568              	.L38:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 569              		.loc 1 410 8
 570 0080 224B     		ldr	r3, .L43
 571 0082 1A6B     		ldr	r2, [r3, #48]
 572 0084 2149     		ldr	r1, .L43
 573 0086 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccCyuXeO.s 			page 18


 574 0088 1343     		orrs	r3, r3, r2
 575 008a 0B63     		str	r3, [r1, #48]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 576              		.loc 1 411 8
 577 008c 1F4B     		ldr	r3, .L43
 578 008e 5A6B     		ldr	r2, [r3, #52]
 579 0090 3B68     		ldr	r3, [r7]
 580 0092 DB43     		mvns	r3, r3
 581 0094 1D49     		ldr	r1, .L43
 582 0096 1340     		ands	r3, r3, r2
 583 0098 4B63     		str	r3, [r1, #52]
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 584              		.loc 1 412 8
 585 009a 30E0     		b	.L41
 586              	.L37:
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 587              		.loc 1 415 8
 588 009c 1B4B     		ldr	r3, .L43
 589 009e 9A6B     		ldr	r2, [r3, #56]
 590 00a0 1A49     		ldr	r1, .L43
 591 00a2 3B68     		ldr	r3, [r7]
 592 00a4 1343     		orrs	r3, r3, r2
 593 00a6 8B63     		str	r3, [r1, #56]
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 594              		.loc 1 416 8
 595 00a8 184B     		ldr	r3, .L43
 596 00aa DA6B     		ldr	r2, [r3, #60]
 597 00ac 3B68     		ldr	r3, [r7]
 598 00ae DB43     		mvns	r3, r3
 599 00b0 1649     		ldr	r1, .L43
 600 00b2 1340     		ands	r3, r3, r2
 601 00b4 CB63     		str	r3, [r1, #60]
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 602              		.loc 1 417 8
 603 00b6 22E0     		b	.L41
 604              	.L36:
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 605              		.loc 1 421 8
 606 00b8 144B     		ldr	r3, .L43
 607 00ba 1A6C     		ldr	r2, [r3, #64]
 608 00bc 1349     		ldr	r1, .L43
 609 00be 3B68     		ldr	r3, [r7]
 610 00c0 1343     		orrs	r3, r3, r2
 611 00c2 0B64     		str	r3, [r1, #64]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 612              		.loc 1 422 8
 613 00c4 114B     		ldr	r3, .L43
 614 00c6 5A6C     		ldr	r2, [r3, #68]
 615 00c8 3B68     		ldr	r3, [r7]
 616 00ca DB43     		mvns	r3, r3
 617 00cc 0F49     		ldr	r1, .L43
 618 00ce 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccCyuXeO.s 			page 19


 619 00d0 4B64     		str	r3, [r1, #68]
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 620              		.loc 1 423 8
 621 00d2 14E0     		b	.L41
 622              	.L34:
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 623              		.loc 1 438 8
 624 00d4 0D4B     		ldr	r3, .L43
 625 00d6 9A6D     		ldr	r2, [r3, #88]
 626 00d8 3B68     		ldr	r3, [r7]
 627 00da 03F00B03 		and	r3, r3, #11
 628 00de 0B49     		ldr	r1, .L43
 629 00e0 1343     		orrs	r3, r3, r2
 630 00e2 8B65     		str	r3, [r1, #88]
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 631              		.loc 1 442 8
 632 00e4 094B     		ldr	r3, .L43
 633 00e6 DA6D     		ldr	r2, [r3, #92]
 634 00e8 3B68     		ldr	r3, [r7]
 635 00ea 03F00B03 		and	r3, r3, #11
 636 00ee DB43     		mvns	r3, r3
 637 00f0 0649     		ldr	r1, .L43
 638 00f2 1340     		ands	r3, r3, r2
 639 00f4 CB65     		str	r3, [r1, #92]
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 640              		.loc 1 444 8
 641 00f6 02E0     		b	.L41
 642              	.L33:
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 643              		.loc 1 452 14
 644 00f8 0123     		movs	r3, #1
 645 00fa FB73     		strb	r3, [r7, #15]
ARM GAS  /tmp/ccCyuXeO.s 			page 20


 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 646              		.loc 1 453 7
 647 00fc 00BF     		nop
 648              	.L41:
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 649              		.loc 1 456 10
 650 00fe FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 651              		.loc 1 457 1
 652 0100 1846     		mov	r0, r3
 653 0102 1437     		adds	r7, r7, #20
 654              	.LCFI39:
 655              		.cfi_def_cfa_offset 4
 656 0104 BD46     		mov	sp, r7
 657              	.LCFI40:
 658              		.cfi_def_cfa_register 13
 659              		@ sp needed
 660 0106 5DF8047B 		ldr	r7, [sp], #4
 661              	.LCFI41:
 662              		.cfi_restore 7
 663              		.cfi_def_cfa_offset 0
 664 010a 7047     		bx	lr
 665              	.L44:
 666              		.align	2
 667              	.L43:
 668 010c 00700040 		.word	1073770496
 669              		.cfi_endproc
 670              	.LFE138:
 672              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 673              		.align	1
 674              		.global	HAL_PWREx_DisableGPIOPullUp
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 678              		.fpu fpv4-sp-d16
 680              	HAL_PWREx_DisableGPIOPullUp:
 681              	.LFB139:
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
ARM GAS  /tmp/ccCyuXeO.s 			page 21


 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 682              		.loc 1 476 1
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 16
 685              		@ frame_needed = 1, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 687 0000 80B4     		push	{r7}
 688              	.LCFI42:
 689              		.cfi_def_cfa_offset 4
 690              		.cfi_offset 7, -4
 691 0002 85B0     		sub	sp, sp, #20
 692              	.LCFI43:
 693              		.cfi_def_cfa_offset 24
 694 0004 00AF     		add	r7, sp, #0
 695              	.LCFI44:
 696              		.cfi_def_cfa_register 7
 697 0006 7860     		str	r0, [r7, #4]
 698 0008 3960     		str	r1, [r7]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 699              		.loc 1 477 21
 700 000a 0023     		movs	r3, #0
 701 000c FB73     		strb	r3, [r7, #15]
 702 000e 7B68     		ldr	r3, [r7, #4]
 703 0010 072B     		cmp	r3, #7
 704 0012 47D8     		bhi	.L46
 705 0014 01A2     		adr	r2, .L48
 706 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 707 001a 00BF     		.p2align 2
 708              	.L48:
 709 001c 3D000000 		.word	.L53+1
 710 0020 51000000 		.word	.L52+1
 711 0024 61000000 		.word	.L51+1
 712 0028 71000000 		.word	.L50+1
 713 002c 81000000 		.word	.L49+1
 714 0030 A5000000 		.word	.L46+1
 715 0034 A5000000 		.word	.L46+1
 716 0038 91000000 		.word	.L47+1
 717              		.p2align 1
 718              	.L53:
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 719              		.loc 1 485 8
 720 003c 1E4B     		ldr	r3, .L56
 721 003e 1A6A     		ldr	r2, [r3, #32]
 722 0040 3B68     		ldr	r3, [r7]
 723 0042 23F48043 		bic	r3, r3, #16384
 724 0046 DB43     		mvns	r3, r3
 725 0048 1B49     		ldr	r1, .L56
 726 004a 1340     		ands	r3, r3, r2
 727 004c 0B62     		str	r3, [r1, #32]
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  /tmp/ccCyuXeO.s 			page 22


 728              		.loc 1 486 8
 729 004e 2CE0     		b	.L54
 730              	.L52:
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 731              		.loc 1 488 8
 732 0050 194B     		ldr	r3, .L56
 733 0052 9A6A     		ldr	r2, [r3, #40]
 734 0054 3B68     		ldr	r3, [r7]
 735 0056 DB43     		mvns	r3, r3
 736 0058 1749     		ldr	r1, .L56
 737 005a 1340     		ands	r3, r3, r2
 738 005c 8B62     		str	r3, [r1, #40]
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 739              		.loc 1 489 8
 740 005e 24E0     		b	.L54
 741              	.L51:
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 742              		.loc 1 491 8
 743 0060 154B     		ldr	r3, .L56
 744 0062 1A6B     		ldr	r2, [r3, #48]
 745 0064 3B68     		ldr	r3, [r7]
 746 0066 DB43     		mvns	r3, r3
 747 0068 1349     		ldr	r1, .L56
 748 006a 1340     		ands	r3, r3, r2
 749 006c 0B63     		str	r3, [r1, #48]
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 750              		.loc 1 492 8
 751 006e 1CE0     		b	.L54
 752              	.L50:
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 753              		.loc 1 495 8
 754 0070 114B     		ldr	r3, .L56
 755 0072 9A6B     		ldr	r2, [r3, #56]
 756 0074 3B68     		ldr	r3, [r7]
 757 0076 DB43     		mvns	r3, r3
 758 0078 0F49     		ldr	r1, .L56
 759 007a 1340     		ands	r3, r3, r2
 760 007c 8B63     		str	r3, [r1, #56]
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 761              		.loc 1 496 8
 762 007e 14E0     		b	.L54
 763              	.L49:
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 764              		.loc 1 500 8
 765 0080 0D4B     		ldr	r3, .L56
 766 0082 1A6C     		ldr	r2, [r3, #64]
 767 0084 3B68     		ldr	r3, [r7]
 768 0086 DB43     		mvns	r3, r3
 769 0088 0B49     		ldr	r1, .L56
 770 008a 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccCyuXeO.s 			page 23


 771 008c 0B64     		str	r3, [r1, #64]
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 772              		.loc 1 501 8
 773 008e 0CE0     		b	.L54
 774              	.L47:
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 775              		.loc 1 514 8
 776 0090 094B     		ldr	r3, .L56
 777 0092 9A6D     		ldr	r2, [r3, #88]
 778 0094 3B68     		ldr	r3, [r7]
 779 0096 03F00B03 		and	r3, r3, #11
 780 009a DB43     		mvns	r3, r3
 781 009c 0649     		ldr	r1, .L56
 782 009e 1340     		ands	r3, r3, r2
 783 00a0 8B65     		str	r3, [r1, #88]
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 784              		.loc 1 515 8
 785 00a2 02E0     		b	.L54
 786              	.L46:
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 787              		.loc 1 522 15
 788 00a4 0123     		movs	r3, #1
 789 00a6 FB73     		strb	r3, [r7, #15]
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 790              		.loc 1 523 8
 791 00a8 00BF     		nop
 792              	.L54:
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 793              		.loc 1 526 10
 794 00aa FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 795              		.loc 1 527 1
 796 00ac 1846     		mov	r0, r3
 797 00ae 1437     		adds	r7, r7, #20
 798              	.LCFI45:
 799              		.cfi_def_cfa_offset 4
 800 00b0 BD46     		mov	sp, r7
ARM GAS  /tmp/ccCyuXeO.s 			page 24


 801              	.LCFI46:
 802              		.cfi_def_cfa_register 13
 803              		@ sp needed
 804 00b2 5DF8047B 		ldr	r7, [sp], #4
 805              	.LCFI47:
 806              		.cfi_restore 7
 807              		.cfi_def_cfa_offset 0
 808 00b6 7047     		bx	lr
 809              	.L57:
 810              		.align	2
 811              	.L56:
 812 00b8 00700040 		.word	1073770496
 813              		.cfi_endproc
 814              	.LFE139:
 816              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 817              		.align	1
 818              		.global	HAL_PWREx_EnableGPIOPullDown
 819              		.syntax unified
 820              		.thumb
 821              		.thumb_func
 822              		.fpu fpv4-sp-d16
 824              	HAL_PWREx_EnableGPIOPullDown:
 825              	.LFB140:
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 826              		.loc 1 553 1
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 16
 829              		@ frame_needed = 1, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 831 0000 80B4     		push	{r7}
 832              	.LCFI48:
 833              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccCyuXeO.s 			page 25


 834              		.cfi_offset 7, -4
 835 0002 85B0     		sub	sp, sp, #20
 836              	.LCFI49:
 837              		.cfi_def_cfa_offset 24
 838 0004 00AF     		add	r7, sp, #0
 839              	.LCFI50:
 840              		.cfi_def_cfa_register 7
 841 0006 7860     		str	r0, [r7, #4]
 842 0008 3960     		str	r1, [r7]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 843              		.loc 1 554 21
 844 000a 0023     		movs	r3, #0
 845 000c FB73     		strb	r3, [r7, #15]
 846 000e 7B68     		ldr	r3, [r7, #4]
 847 0010 072B     		cmp	r3, #7
 848 0012 71D8     		bhi	.L59
 849 0014 01A2     		adr	r2, .L61
 850 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 851 001a 00BF     		.p2align 2
 852              	.L61:
 853 001c 3D000000 		.word	.L66+1
 854 0020 61000000 		.word	.L65+1
 855 0024 81000000 		.word	.L64+1
 856 0028 9D000000 		.word	.L63+1
 857 002c B9000000 		.word	.L62+1
 858 0030 F9000000 		.word	.L59+1
 859 0034 F9000000 		.word	.L59+1
 860 0038 D5000000 		.word	.L60+1
 861              		.p2align 1
 862              	.L66:
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 863              		.loc 1 562 8
 864 003c 334B     		ldr	r3, .L69
 865 003e 5A6A     		ldr	r2, [r3, #36]
 866 0040 3B68     		ldr	r3, [r7]
 867 0042 23F42043 		bic	r3, r3, #40960
 868 0046 3149     		ldr	r1, .L69
 869 0048 1343     		orrs	r3, r3, r2
 870 004a 4B62     		str	r3, [r1, #36]
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 871              		.loc 1 563 8
 872 004c 2F4B     		ldr	r3, .L69
 873 004e 1A6A     		ldr	r2, [r3, #32]
 874 0050 3B68     		ldr	r3, [r7]
 875 0052 23F48043 		bic	r3, r3, #16384
 876 0056 DB43     		mvns	r3, r3
 877 0058 2C49     		ldr	r1, .L69
 878 005a 1340     		ands	r3, r3, r2
 879 005c 0B62     		str	r3, [r1, #32]
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  /tmp/ccCyuXeO.s 			page 26


 880              		.loc 1 564 8
 881 005e 4EE0     		b	.L67
 882              	.L65:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 883              		.loc 1 566 8
 884 0060 2A4B     		ldr	r3, .L69
 885 0062 DA6A     		ldr	r2, [r3, #44]
 886 0064 3B68     		ldr	r3, [r7]
 887 0066 23F01003 		bic	r3, r3, #16
 888 006a 2849     		ldr	r1, .L69
 889 006c 1343     		orrs	r3, r3, r2
 890 006e CB62     		str	r3, [r1, #44]
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 891              		.loc 1 567 8
 892 0070 264B     		ldr	r3, .L69
 893 0072 9A6A     		ldr	r2, [r3, #40]
 894 0074 3B68     		ldr	r3, [r7]
 895 0076 DB43     		mvns	r3, r3
 896 0078 2449     		ldr	r1, .L69
 897 007a 1340     		ands	r3, r3, r2
 898 007c 8B62     		str	r3, [r1, #40]
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 899              		.loc 1 568 8
 900 007e 3EE0     		b	.L67
 901              	.L64:
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 902              		.loc 1 570 8
 903 0080 224B     		ldr	r3, .L69
 904 0082 5A6B     		ldr	r2, [r3, #52]
 905 0084 2149     		ldr	r1, .L69
 906 0086 3B68     		ldr	r3, [r7]
 907 0088 1343     		orrs	r3, r3, r2
 908 008a 4B63     		str	r3, [r1, #52]
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 909              		.loc 1 571 8
 910 008c 1F4B     		ldr	r3, .L69
 911 008e 1A6B     		ldr	r2, [r3, #48]
 912 0090 3B68     		ldr	r3, [r7]
 913 0092 DB43     		mvns	r3, r3
 914 0094 1D49     		ldr	r1, .L69
 915 0096 1340     		ands	r3, r3, r2
 916 0098 0B63     		str	r3, [r1, #48]
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 917              		.loc 1 572 8
 918 009a 30E0     		b	.L67
 919              	.L63:
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 920              		.loc 1 575 8
 921 009c 1B4B     		ldr	r3, .L69
 922 009e DA6B     		ldr	r2, [r3, #60]
 923 00a0 1A49     		ldr	r1, .L69
 924 00a2 3B68     		ldr	r3, [r7]
 925 00a4 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccCyuXeO.s 			page 27


 926 00a6 CB63     		str	r3, [r1, #60]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 927              		.loc 1 576 8
 928 00a8 184B     		ldr	r3, .L69
 929 00aa 9A6B     		ldr	r2, [r3, #56]
 930 00ac 3B68     		ldr	r3, [r7]
 931 00ae DB43     		mvns	r3, r3
 932 00b0 1649     		ldr	r1, .L69
 933 00b2 1340     		ands	r3, r3, r2
 934 00b4 8B63     		str	r3, [r1, #56]
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 935              		.loc 1 577 8
 936 00b6 22E0     		b	.L67
 937              	.L62:
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 938              		.loc 1 581 8
 939 00b8 144B     		ldr	r3, .L69
 940 00ba 5A6C     		ldr	r2, [r3, #68]
 941 00bc 1349     		ldr	r1, .L69
 942 00be 3B68     		ldr	r3, [r7]
 943 00c0 1343     		orrs	r3, r3, r2
 944 00c2 4B64     		str	r3, [r1, #68]
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 945              		.loc 1 582 8
 946 00c4 114B     		ldr	r3, .L69
 947 00c6 1A6C     		ldr	r2, [r3, #64]
 948 00c8 3B68     		ldr	r3, [r7]
 949 00ca DB43     		mvns	r3, r3
 950 00cc 0F49     		ldr	r1, .L69
 951 00ce 1340     		ands	r3, r3, r2
 952 00d0 0B64     		str	r3, [r1, #64]
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 953              		.loc 1 583 8
 954 00d2 14E0     		b	.L67
 955              	.L60:
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 956              		.loc 1 601 8
ARM GAS  /tmp/ccCyuXeO.s 			page 28


 957 00d4 0D4B     		ldr	r3, .L69
 958 00d6 DA6D     		ldr	r2, [r3, #92]
 959 00d8 3B68     		ldr	r3, [r7]
 960 00da 03F00B03 		and	r3, r3, #11
 961 00de 0B49     		ldr	r1, .L69
 962 00e0 1343     		orrs	r3, r3, r2
 963 00e2 CB65     		str	r3, [r1, #92]
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 964              		.loc 1 603 8
 965 00e4 094B     		ldr	r3, .L69
 966 00e6 9A6D     		ldr	r2, [r3, #88]
 967 00e8 3B68     		ldr	r3, [r7]
 968 00ea 03F00B03 		and	r3, r3, #11
 969 00ee DB43     		mvns	r3, r3
 970 00f0 0649     		ldr	r1, .L69
 971 00f2 1340     		ands	r3, r3, r2
 972 00f4 8B65     		str	r3, [r1, #88]
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 973              		.loc 1 604 8
 974 00f6 02E0     		b	.L67
 975              	.L59:
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 976              		.loc 1 612 14
 977 00f8 0123     		movs	r3, #1
 978 00fa FB73     		strb	r3, [r7, #15]
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 979              		.loc 1 613 7
 980 00fc 00BF     		nop
 981              	.L67:
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 982              		.loc 1 616 10
 983 00fe FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 984              		.loc 1 617 1
 985 0100 1846     		mov	r0, r3
 986 0102 1437     		adds	r7, r7, #20
 987              	.LCFI51:
 988              		.cfi_def_cfa_offset 4
 989 0104 BD46     		mov	sp, r7
 990              	.LCFI52:
 991              		.cfi_def_cfa_register 13
 992              		@ sp needed
 993 0106 5DF8047B 		ldr	r7, [sp], #4
 994              	.LCFI53:
 995              		.cfi_restore 7
 996              		.cfi_def_cfa_offset 0
 997 010a 7047     		bx	lr
ARM GAS  /tmp/ccCyuXeO.s 			page 29


 998              	.L70:
 999              		.align	2
 1000              	.L69:
 1001 010c 00700040 		.word	1073770496
 1002              		.cfi_endproc
 1003              	.LFE140:
 1005              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1006              		.align	1
 1007              		.global	HAL_PWREx_DisableGPIOPullDown
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	HAL_PWREx_DisableGPIOPullDown:
 1014              	.LFB141:
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1015              		.loc 1 636 1
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 16
 1018              		@ frame_needed = 1, uses_anonymous_args = 0
 1019              		@ link register save eliminated.
 1020 0000 80B4     		push	{r7}
 1021              	.LCFI54:
 1022              		.cfi_def_cfa_offset 4
 1023              		.cfi_offset 7, -4
 1024 0002 85B0     		sub	sp, sp, #20
 1025              	.LCFI55:
 1026              		.cfi_def_cfa_offset 24
 1027 0004 00AF     		add	r7, sp, #0
 1028              	.LCFI56:
 1029              		.cfi_def_cfa_register 7
 1030 0006 7860     		str	r0, [r7, #4]
 1031 0008 3960     		str	r1, [r7]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1032              		.loc 1 637 21
 1033 000a 0023     		movs	r3, #0
 1034 000c FB73     		strb	r3, [r7, #15]
 1035 000e 7B68     		ldr	r3, [r7, #4]
 1036 0010 072B     		cmp	r3, #7
ARM GAS  /tmp/ccCyuXeO.s 			page 30


 1037 0012 49D8     		bhi	.L72
 1038 0014 01A2     		adr	r2, .L74
 1039 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1040 001a 00BF     		.p2align 2
 1041              	.L74:
 1042 001c 3D000000 		.word	.L79+1
 1043 0020 51000000 		.word	.L78+1
 1044 0024 65000000 		.word	.L77+1
 1045 0028 75000000 		.word	.L76+1
 1046 002c 85000000 		.word	.L75+1
 1047 0030 A9000000 		.word	.L72+1
 1048 0034 A9000000 		.word	.L72+1
 1049 0038 95000000 		.word	.L73+1
 1050              		.p2align 1
 1051              	.L79:
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1052              		.loc 1 645 8
 1053 003c 1F4B     		ldr	r3, .L82
 1054 003e 5A6A     		ldr	r2, [r3, #36]
 1055 0040 3B68     		ldr	r3, [r7]
 1056 0042 23F42043 		bic	r3, r3, #40960
 1057 0046 DB43     		mvns	r3, r3
 1058 0048 1C49     		ldr	r1, .L82
 1059 004a 1340     		ands	r3, r3, r2
 1060 004c 4B62     		str	r3, [r1, #36]
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1061              		.loc 1 646 8
 1062 004e 2EE0     		b	.L80
 1063              	.L78:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1064              		.loc 1 648 8
 1065 0050 1A4B     		ldr	r3, .L82
 1066 0052 DA6A     		ldr	r2, [r3, #44]
 1067 0054 3B68     		ldr	r3, [r7]
 1068 0056 23F01003 		bic	r3, r3, #16
 1069 005a DB43     		mvns	r3, r3
 1070 005c 1749     		ldr	r1, .L82
 1071 005e 1340     		ands	r3, r3, r2
 1072 0060 CB62     		str	r3, [r1, #44]
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1073              		.loc 1 649 8
 1074 0062 24E0     		b	.L80
 1075              	.L77:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1076              		.loc 1 651 8
 1077 0064 154B     		ldr	r3, .L82
 1078 0066 5A6B     		ldr	r2, [r3, #52]
 1079 0068 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccCyuXeO.s 			page 31


 1080 006a DB43     		mvns	r3, r3
 1081 006c 1349     		ldr	r1, .L82
 1082 006e 1340     		ands	r3, r3, r2
 1083 0070 4B63     		str	r3, [r1, #52]
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1084              		.loc 1 652 8
 1085 0072 1CE0     		b	.L80
 1086              	.L76:
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1087              		.loc 1 655 8
 1088 0074 114B     		ldr	r3, .L82
 1089 0076 DA6B     		ldr	r2, [r3, #60]
 1090 0078 3B68     		ldr	r3, [r7]
 1091 007a DB43     		mvns	r3, r3
 1092 007c 0F49     		ldr	r1, .L82
 1093 007e 1340     		ands	r3, r3, r2
 1094 0080 CB63     		str	r3, [r1, #60]
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1095              		.loc 1 656 8
 1096 0082 14E0     		b	.L80
 1097              	.L75:
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1098              		.loc 1 660 8
 1099 0084 0D4B     		ldr	r3, .L82
 1100 0086 5A6C     		ldr	r2, [r3, #68]
 1101 0088 3B68     		ldr	r3, [r7]
 1102 008a DB43     		mvns	r3, r3
 1103 008c 0B49     		ldr	r1, .L82
 1104 008e 1340     		ands	r3, r3, r2
 1105 0090 4B64     		str	r3, [r1, #68]
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1106              		.loc 1 661 8
 1107 0092 0CE0     		b	.L80
 1108              	.L73:
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1109              		.loc 1 677 8
 1110 0094 094B     		ldr	r3, .L82
ARM GAS  /tmp/ccCyuXeO.s 			page 32


 1111 0096 DA6D     		ldr	r2, [r3, #92]
 1112 0098 3B68     		ldr	r3, [r7]
 1113 009a 03F00B03 		and	r3, r3, #11
 1114 009e DB43     		mvns	r3, r3
 1115 00a0 0649     		ldr	r1, .L82
 1116 00a2 1340     		ands	r3, r3, r2
 1117 00a4 CB65     		str	r3, [r1, #92]
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1118              		.loc 1 679 8
 1119 00a6 02E0     		b	.L80
 1120              	.L72:
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1121              		.loc 1 686 14
 1122 00a8 0123     		movs	r3, #1
 1123 00aa FB73     		strb	r3, [r7, #15]
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1124              		.loc 1 687 7
 1125 00ac 00BF     		nop
 1126              	.L80:
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1127              		.loc 1 690 10
 1128 00ae FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1129              		.loc 1 691 1
 1130 00b0 1846     		mov	r0, r3
 1131 00b2 1437     		adds	r7, r7, #20
 1132              	.LCFI57:
 1133              		.cfi_def_cfa_offset 4
 1134 00b4 BD46     		mov	sp, r7
 1135              	.LCFI58:
 1136              		.cfi_def_cfa_register 13
 1137              		@ sp needed
 1138 00b6 5DF8047B 		ldr	r7, [sp], #4
 1139              	.LCFI59:
 1140              		.cfi_restore 7
 1141              		.cfi_def_cfa_offset 0
 1142 00ba 7047     		bx	lr
 1143              	.L83:
 1144              		.align	2
 1145              	.L82:
 1146 00bc 00700040 		.word	1073770496
 1147              		.cfi_endproc
 1148              	.LFE141:
 1150              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1151              		.align	1
 1152              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1153              		.syntax unified
 1154              		.thumb
ARM GAS  /tmp/ccCyuXeO.s 			page 33


 1155              		.thumb_func
 1156              		.fpu fpv4-sp-d16
 1158              	HAL_PWREx_EnablePullUpPullDownConfig:
 1159              	.LFB142:
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1160              		.loc 1 706 1
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 1, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 1165 0000 80B4     		push	{r7}
 1166              	.LCFI60:
 1167              		.cfi_def_cfa_offset 4
 1168              		.cfi_offset 7, -4
 1169 0002 00AF     		add	r7, sp, #0
 1170              	.LCFI61:
 1171              		.cfi_def_cfa_register 7
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1172              		.loc 1 707 3
 1173 0004 054B     		ldr	r3, .L85
 1174 0006 9B68     		ldr	r3, [r3, #8]
 1175 0008 044A     		ldr	r2, .L85
 1176 000a 43F48063 		orr	r3, r3, #1024
 1177 000e 9360     		str	r3, [r2, #8]
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1178              		.loc 1 708 1
 1179 0010 00BF     		nop
 1180 0012 BD46     		mov	sp, r7
 1181              	.LCFI62:
 1182              		.cfi_def_cfa_register 13
 1183              		@ sp needed
 1184 0014 5DF8047B 		ldr	r7, [sp], #4
 1185              	.LCFI63:
 1186              		.cfi_restore 7
 1187              		.cfi_def_cfa_offset 0
 1188 0018 7047     		bx	lr
 1189              	.L86:
 1190 001a 00BF     		.align	2
 1191              	.L85:
 1192 001c 00700040 		.word	1073770496
 1193              		.cfi_endproc
 1194              	.LFE142:
 1196              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
ARM GAS  /tmp/ccCyuXeO.s 			page 34


 1197              		.align	1
 1198              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1202              		.fpu fpv4-sp-d16
 1204              	HAL_PWREx_DisablePullUpPullDownConfig:
 1205              	.LFB143:
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1206              		.loc 1 718 1
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 1, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 1211 0000 80B4     		push	{r7}
 1212              	.LCFI64:
 1213              		.cfi_def_cfa_offset 4
 1214              		.cfi_offset 7, -4
 1215 0002 00AF     		add	r7, sp, #0
 1216              	.LCFI65:
 1217              		.cfi_def_cfa_register 7
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1218              		.loc 1 719 3
 1219 0004 054B     		ldr	r3, .L88
 1220 0006 9B68     		ldr	r3, [r3, #8]
 1221 0008 044A     		ldr	r2, .L88
 1222 000a 23F48063 		bic	r3, r3, #1024
 1223 000e 9360     		str	r3, [r2, #8]
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1224              		.loc 1 720 1
 1225 0010 00BF     		nop
 1226 0012 BD46     		mov	sp, r7
 1227              	.LCFI66:
 1228              		.cfi_def_cfa_register 13
 1229              		@ sp needed
 1230 0014 5DF8047B 		ldr	r7, [sp], #4
 1231              	.LCFI67:
 1232              		.cfi_restore 7
 1233              		.cfi_def_cfa_offset 0
 1234 0018 7047     		bx	lr
 1235              	.L89:
 1236 001a 00BF     		.align	2
 1237              	.L88:
 1238 001c 00700040 		.word	1073770496
 1239              		.cfi_endproc
 1240              	.LFE143:
 1242              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1243              		.align	1
ARM GAS  /tmp/ccCyuXeO.s 			page 35


 1244              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu fpv4-sp-d16
 1250              	HAL_PWREx_EnableSRAM2ContentRetention:
 1251              	.LFB144:
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Full SRAM2 content retention in Standby mode.
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1252              		.loc 1 729 1
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 0
 1255              		@ frame_needed = 1, uses_anonymous_args = 0
 1256 0000 80B5     		push	{r7, lr}
 1257              	.LCFI68:
 1258              		.cfi_def_cfa_offset 8
 1259              		.cfi_offset 7, -8
 1260              		.cfi_offset 14, -4
 1261 0002 00AF     		add	r7, sp, #0
 1262              	.LCFI69:
 1263              		.cfi_def_cfa_register 7
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 1264              		.loc 1 730 10
 1265 0004 4FF48070 		mov	r0, #256
 1266 0008 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1267              		.loc 1 731 1
 1268 000c 00BF     		nop
 1269 000e 80BD     		pop	{r7, pc}
 1270              		.cfi_endproc
 1271              	.LFE144:
 1273              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1274              		.align	1
 1275              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1279              		.fpu fpv4-sp-d16
 1281              	HAL_PWREx_DisableSRAM2ContentRetention:
 1282              	.LFB145:
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1283              		.loc 1 738 1
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccCyuXeO.s 			page 36


 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287 0000 80B5     		push	{r7, lr}
 1288              	.LCFI70:
 1289              		.cfi_def_cfa_offset 8
 1290              		.cfi_offset 7, -8
 1291              		.cfi_offset 14, -4
 1292 0002 00AF     		add	r7, sp, #0
 1293              	.LCFI71:
 1294              		.cfi_def_cfa_register 7
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 1295              		.loc 1 739 10
 1296 0004 0020     		movs	r0, #0
 1297 0006 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1298              		.loc 1 740 1
 1299 000a 00BF     		nop
 1300 000c 80BD     		pop	{r7, pc}
 1301              		.cfi_endproc
 1302              	.LFE145:
 1304              		.section	.text.HAL_PWREx_SetSRAM2ContentRetention,"ax",%progbits
 1305              		.align	1
 1306              		.global	HAL_PWREx_SetSRAM2ContentRetention
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1310              		.fpu fpv4-sp-d16
 1312              	HAL_PWREx_SetSRAM2ContentRetention:
 1313              	.LFB146:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  SRAM2Size: specifies the SRAM2 size kept in Standby mode
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_NO_SRAM2_RETENTION        SRAM2 is powered off in Standby mode (SRAM2 
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_FULL_SRAM2_RETENTION      Full SRAM2 is powered by the low-power regul
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_4KBYTES_SRAM2_RETENTION   Only 4 Kbytes of SRAM2 is powered by the low
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size)
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1314              		.loc 1 753 1
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 8
 1317              		@ frame_needed = 1, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 1319 0000 80B4     		push	{r7}
 1320              	.LCFI72:
 1321              		.cfi_def_cfa_offset 4
 1322              		.cfi_offset 7, -4
 1323 0002 83B0     		sub	sp, sp, #12
 1324              	.LCFI73:
 1325              		.cfi_def_cfa_offset 16
 1326 0004 00AF     		add	r7, sp, #0
 1327              	.LCFI74:
 1328              		.cfi_def_cfa_register 7
 1329 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccCyuXeO.s 			page 37


 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_SRAM2_RETENTION(SRAM2Size));
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (SRAM2Size == PWR_NO_SRAM2_RETENTION)
 1330              		.loc 1 756 6
 1331 0008 7B68     		ldr	r3, [r7, #4]
 1332 000a 002B     		cmp	r3, #0
 1333 000c 06D1     		bne	.L93
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1334              		.loc 1 758 5
 1335 000e 0D4B     		ldr	r3, .L97
 1336 0010 9B68     		ldr	r3, [r3, #8]
 1337 0012 0C4A     		ldr	r2, .L97
 1338 0014 23F48073 		bic	r3, r3, #256
 1339 0018 9360     		str	r3, [r2, #8]
 1340 001a 0CE0     		b	.L94
 1341              	.L93:
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION)
 1342              		.loc 1 760 11
 1343 001c 7B68     		ldr	r3, [r7, #4]
 1344 001e B3F5807F 		cmp	r3, #256
 1345 0022 06D1     		bne	.L95
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION);
 1346              		.loc 1 762 5
 1347 0024 074B     		ldr	r3, .L97
 1348 0026 9B68     		ldr	r3, [r3, #8]
 1349 0028 064A     		ldr	r2, .L97
 1350 002a 43F48073 		orr	r3, r3, #256
 1351 002e 9360     		str	r3, [r2, #8]
 1352 0030 01E0     		b	.L94
 1353              	.L95:
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_RRS_1)
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_4KBYTES_SRAM2_RETENTION)
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_4KBYTES_SRAM2_RETENTION);
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_RRS_1 */
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else {
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_ERROR;
 1354              		.loc 1 771 12
 1355 0032 0123     		movs	r3, #1
 1356 0034 00E0     		b	.L96
 1357              	.L94:
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 1358              		.loc 1 774 10
 1359 0036 0023     		movs	r3, #0
 1360              	.L96:
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1361              		.loc 1 775 1
 1362 0038 1846     		mov	r0, r3
 1363 003a 0C37     		adds	r7, r7, #12
 1364              	.LCFI75:
ARM GAS  /tmp/ccCyuXeO.s 			page 38


 1365              		.cfi_def_cfa_offset 4
 1366 003c BD46     		mov	sp, r7
 1367              	.LCFI76:
 1368              		.cfi_def_cfa_register 13
 1369              		@ sp needed
 1370 003e 5DF8047B 		ldr	r7, [sp], #4
 1371              	.LCFI77:
 1372              		.cfi_restore 7
 1373              		.cfi_def_cfa_offset 0
 1374 0042 7047     		bx	lr
 1375              	.L98:
 1376              		.align	2
 1377              	.L97:
 1378 0044 00700040 		.word	1073770496
 1379              		.cfi_endproc
 1380              	.LFE146:
 1382              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1383              		.align	1
 1384              		.global	HAL_PWREx_EnablePVM1
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1388              		.fpu fpv4-sp-d16
 1390              	HAL_PWREx_EnablePVM1:
 1391              	.LFB147:
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
ARM GAS  /tmp/ccCyuXeO.s 			page 39


 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  /tmp/ccCyuXeO.s 			page 40


 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1392              		.loc 1 880 1
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 1, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 1397 0000 80B4     		push	{r7}
 1398              	.LCFI78:
 1399              		.cfi_def_cfa_offset 4
 1400              		.cfi_offset 7, -4
 1401 0002 00AF     		add	r7, sp, #0
 1402              	.LCFI79:
 1403              		.cfi_def_cfa_register 7
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1404              		.loc 1 881 3
 1405 0004 054B     		ldr	r3, .L100
 1406 0006 5B68     		ldr	r3, [r3, #4]
 1407 0008 044A     		ldr	r2, .L100
 1408 000a 43F01003 		orr	r3, r3, #16
 1409 000e 5360     		str	r3, [r2, #4]
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1410              		.loc 1 882 1
 1411 0010 00BF     		nop
 1412 0012 BD46     		mov	sp, r7
 1413              	.LCFI80:
 1414              		.cfi_def_cfa_register 13
 1415              		@ sp needed
 1416 0014 5DF8047B 		ldr	r7, [sp], #4
 1417              	.LCFI81:
 1418              		.cfi_restore 7
 1419              		.cfi_def_cfa_offset 0
 1420 0018 7047     		bx	lr
 1421              	.L101:
 1422 001a 00BF     		.align	2
 1423              	.L100:
 1424 001c 00700040 		.word	1073770496
 1425              		.cfi_endproc
 1426              	.LFE147:
 1428              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1429              		.align	1
 1430              		.global	HAL_PWREx_DisablePVM1
 1431              		.syntax unified
ARM GAS  /tmp/ccCyuXeO.s 			page 41


 1432              		.thumb
 1433              		.thumb_func
 1434              		.fpu fpv4-sp-d16
 1436              	HAL_PWREx_DisablePVM1:
 1437              	.LFB148:
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1438              		.loc 1 889 1
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 1, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 1443 0000 80B4     		push	{r7}
 1444              	.LCFI82:
 1445              		.cfi_def_cfa_offset 4
 1446              		.cfi_offset 7, -4
 1447 0002 00AF     		add	r7, sp, #0
 1448              	.LCFI83:
 1449              		.cfi_def_cfa_register 7
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1450              		.loc 1 890 3
 1451 0004 054B     		ldr	r3, .L103
 1452 0006 5B68     		ldr	r3, [r3, #4]
 1453 0008 044A     		ldr	r2, .L103
 1454 000a 23F01003 		bic	r3, r3, #16
 1455 000e 5360     		str	r3, [r2, #4]
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1456              		.loc 1 891 1
 1457 0010 00BF     		nop
 1458 0012 BD46     		mov	sp, r7
 1459              	.LCFI84:
 1460              		.cfi_def_cfa_register 13
 1461              		@ sp needed
 1462 0014 5DF8047B 		ldr	r7, [sp], #4
 1463              	.LCFI85:
 1464              		.cfi_restore 7
 1465              		.cfi_def_cfa_offset 0
 1466 0018 7047     		bx	lr
 1467              	.L104:
 1468 001a 00BF     		.align	2
 1469              	.L103:
 1470 001c 00700040 		.word	1073770496
 1471              		.cfi_endproc
 1472              	.LFE148:
 1474              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1475              		.align	1
 1476              		.global	HAL_PWREx_EnablePVM3
 1477              		.syntax unified
 1478              		.thumb
 1479              		.thumb_func
 1480              		.fpu fpv4-sp-d16
 1482              	HAL_PWREx_EnablePVM3:
ARM GAS  /tmp/ccCyuXeO.s 			page 42


 1483              	.LFB149:
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1484              		.loc 1 921 1
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 0
 1487              		@ frame_needed = 1, uses_anonymous_args = 0
 1488              		@ link register save eliminated.
 1489 0000 80B4     		push	{r7}
 1490              	.LCFI86:
 1491              		.cfi_def_cfa_offset 4
 1492              		.cfi_offset 7, -4
 1493 0002 00AF     		add	r7, sp, #0
 1494              	.LCFI87:
 1495              		.cfi_def_cfa_register 7
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1496              		.loc 1 922 3
 1497 0004 054B     		ldr	r3, .L106
 1498 0006 5B68     		ldr	r3, [r3, #4]
 1499 0008 044A     		ldr	r2, .L106
 1500 000a 43F04003 		orr	r3, r3, #64
 1501 000e 5360     		str	r3, [r2, #4]
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1502              		.loc 1 923 1
 1503 0010 00BF     		nop
 1504 0012 BD46     		mov	sp, r7
 1505              	.LCFI88:
 1506              		.cfi_def_cfa_register 13
 1507              		@ sp needed
ARM GAS  /tmp/ccCyuXeO.s 			page 43


 1508 0014 5DF8047B 		ldr	r7, [sp], #4
 1509              	.LCFI89:
 1510              		.cfi_restore 7
 1511              		.cfi_def_cfa_offset 0
 1512 0018 7047     		bx	lr
 1513              	.L107:
 1514 001a 00BF     		.align	2
 1515              	.L106:
 1516 001c 00700040 		.word	1073770496
 1517              		.cfi_endproc
 1518              	.LFE149:
 1520              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1521              		.align	1
 1522              		.global	HAL_PWREx_DisablePVM3
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu fpv4-sp-d16
 1528              	HAL_PWREx_DisablePVM3:
 1529              	.LFB150:
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1530              		.loc 1 930 1
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 1, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 1535 0000 80B4     		push	{r7}
 1536              	.LCFI90:
 1537              		.cfi_def_cfa_offset 4
 1538              		.cfi_offset 7, -4
 1539 0002 00AF     		add	r7, sp, #0
 1540              	.LCFI91:
 1541              		.cfi_def_cfa_register 7
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1542              		.loc 1 931 3
 1543 0004 054B     		ldr	r3, .L109
 1544 0006 5B68     		ldr	r3, [r3, #4]
 1545 0008 044A     		ldr	r2, .L109
 1546 000a 23F04003 		bic	r3, r3, #64
 1547 000e 5360     		str	r3, [r2, #4]
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1548              		.loc 1 932 1
 1549 0010 00BF     		nop
 1550 0012 BD46     		mov	sp, r7
 1551              	.LCFI92:
 1552              		.cfi_def_cfa_register 13
 1553              		@ sp needed
 1554 0014 5DF8047B 		ldr	r7, [sp], #4
 1555              	.LCFI93:
 1556              		.cfi_restore 7
 1557              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccCyuXeO.s 			page 44


 1558 0018 7047     		bx	lr
 1559              	.L110:
 1560 001a 00BF     		.align	2
 1561              	.L109:
 1562 001c 00700040 		.word	1073770496
 1563              		.cfi_endproc
 1564              	.LFE150:
 1566              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1567              		.align	1
 1568              		.global	HAL_PWREx_EnablePVM4
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1572              		.fpu fpv4-sp-d16
 1574              	HAL_PWREx_EnablePVM4:
 1575              	.LFB151:
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1576              		.loc 1 940 1
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 1, uses_anonymous_args = 0
 1580              		@ link register save eliminated.
 1581 0000 80B4     		push	{r7}
 1582              	.LCFI94:
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 7, -4
 1585 0002 00AF     		add	r7, sp, #0
 1586              	.LCFI95:
 1587              		.cfi_def_cfa_register 7
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1588              		.loc 1 941 3
 1589 0004 054B     		ldr	r3, .L112
 1590 0006 5B68     		ldr	r3, [r3, #4]
 1591 0008 044A     		ldr	r2, .L112
 1592 000a 43F08003 		orr	r3, r3, #128
 1593 000e 5360     		str	r3, [r2, #4]
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1594              		.loc 1 942 1
 1595 0010 00BF     		nop
 1596 0012 BD46     		mov	sp, r7
 1597              	.LCFI96:
 1598              		.cfi_def_cfa_register 13
 1599              		@ sp needed
 1600 0014 5DF8047B 		ldr	r7, [sp], #4
 1601              	.LCFI97:
 1602              		.cfi_restore 7
 1603              		.cfi_def_cfa_offset 0
 1604 0018 7047     		bx	lr
 1605              	.L113:
 1606 001a 00BF     		.align	2
ARM GAS  /tmp/ccCyuXeO.s 			page 45


 1607              	.L112:
 1608 001c 00700040 		.word	1073770496
 1609              		.cfi_endproc
 1610              	.LFE151:
 1612              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1613              		.align	1
 1614              		.global	HAL_PWREx_DisablePVM4
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1618              		.fpu fpv4-sp-d16
 1620              	HAL_PWREx_DisablePVM4:
 1621              	.LFB152:
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1622              		.loc 1 949 1
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 1, uses_anonymous_args = 0
 1626              		@ link register save eliminated.
 1627 0000 80B4     		push	{r7}
 1628              	.LCFI98:
 1629              		.cfi_def_cfa_offset 4
 1630              		.cfi_offset 7, -4
 1631 0002 00AF     		add	r7, sp, #0
 1632              	.LCFI99:
 1633              		.cfi_def_cfa_register 7
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1634              		.loc 1 950 3
 1635 0004 054B     		ldr	r3, .L115
 1636 0006 5B68     		ldr	r3, [r3, #4]
 1637 0008 044A     		ldr	r2, .L115
 1638 000a 23F08003 		bic	r3, r3, #128
 1639 000e 5360     		str	r3, [r2, #4]
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1640              		.loc 1 951 1
 1641 0010 00BF     		nop
 1642 0012 BD46     		mov	sp, r7
 1643              	.LCFI100:
 1644              		.cfi_def_cfa_register 13
 1645              		@ sp needed
 1646 0014 5DF8047B 		ldr	r7, [sp], #4
 1647              	.LCFI101:
 1648              		.cfi_restore 7
 1649              		.cfi_def_cfa_offset 0
 1650 0018 7047     		bx	lr
 1651              	.L116:
 1652 001a 00BF     		.align	2
 1653              	.L115:
 1654 001c 00700040 		.word	1073770496
 1655              		.cfi_endproc
 1656              	.LFE152:
ARM GAS  /tmp/ccCyuXeO.s 			page 46


 1658              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1659              		.align	1
 1660              		.global	HAL_PWREx_ConfigPVM
 1661              		.syntax unified
 1662              		.thumb
 1663              		.thumb_func
 1664              		.fpu fpv4-sp-d16
 1666              	HAL_PWREx_ConfigPVM:
 1667              	.LFB153:
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1668              		.loc 1 969 1
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 16
 1671              		@ frame_needed = 1, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 1673 0000 80B4     		push	{r7}
 1674              	.LCFI102:
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 7, -4
 1677 0002 85B0     		sub	sp, sp, #20
 1678              	.LCFI103:
 1679              		.cfi_def_cfa_offset 24
 1680 0004 00AF     		add	r7, sp, #0
 1681              	.LCFI104:
 1682              		.cfi_def_cfa_register 7
 1683 0006 7860     		str	r0, [r7, #4]
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1684              		.loc 1 970 21
 1685 0008 0023     		movs	r3, #0
 1686 000a FB73     		strb	r3, [r7, #15]
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
ARM GAS  /tmp/ccCyuXeO.s 			page 47


 1687              		.loc 1 980 21
 1688 000c 7B68     		ldr	r3, [r7, #4]
 1689 000e 1B68     		ldr	r3, [r3]
 1690              		.loc 1 980 3
 1691 0010 802B     		cmp	r3, #128
 1692 0012 00F09B80 		beq	.L118
 1693 0016 802B     		cmp	r3, #128
 1694 0018 00F2E180 		bhi	.L119
 1695 001c 102B     		cmp	r3, #16
 1696 001e 02D0     		beq	.L120
 1697 0020 402B     		cmp	r3, #64
 1698 0022 4AD0     		beq	.L121
 1699 0024 DBE0     		b	.L119
 1700              	.L120:
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 1701              		.loc 1 985 7
 1702 0026 754B     		ldr	r3, .L139
 1703 0028 5B6A     		ldr	r3, [r3, #36]
 1704 002a 744A     		ldr	r2, .L139
 1705 002c 23F00803 		bic	r3, r3, #8
 1706 0030 5362     		str	r3, [r2, #36]
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 1707              		.loc 1 986 7
 1708 0032 724B     		ldr	r3, .L139
 1709 0034 1B6A     		ldr	r3, [r3, #32]
 1710 0036 714A     		ldr	r2, .L139
 1711 0038 23F00803 		bic	r3, r3, #8
 1712 003c 1362     		str	r3, [r2, #32]
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 1713              		.loc 1 987 7
 1714 003e 6F4B     		ldr	r3, .L139
 1715 0040 DB6A     		ldr	r3, [r3, #44]
 1716 0042 6E4A     		ldr	r2, .L139
 1717 0044 23F00803 		bic	r3, r3, #8
 1718 0048 D362     		str	r3, [r2, #44]
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 1719              		.loc 1 988 7
 1720 004a 6C4B     		ldr	r3, .L139
 1721 004c 9B6A     		ldr	r3, [r3, #40]
 1722 004e 6B4A     		ldr	r2, .L139
 1723 0050 23F00803 		bic	r3, r3, #8
 1724 0054 9362     		str	r3, [r2, #40]
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1725              		.loc 1 991 21
 1726 0056 7B68     		ldr	r3, [r7, #4]
 1727 0058 5B68     		ldr	r3, [r3, #4]
 1728              		.loc 1 991 28
 1729 005a 03F48033 		and	r3, r3, #65536
 1730              		.loc 1 991 9
 1731 005e 002B     		cmp	r3, #0
 1732 0060 05D0     		beq	.L122
ARM GAS  /tmp/ccCyuXeO.s 			page 48


 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 1733              		.loc 1 993 9
 1734 0062 664B     		ldr	r3, .L139
 1735 0064 1B6A     		ldr	r3, [r3, #32]
 1736 0066 654A     		ldr	r2, .L139
 1737 0068 43F00803 		orr	r3, r3, #8
 1738 006c 1362     		str	r3, [r2, #32]
 1739              	.L122:
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1740              		.loc 1 997 21
 1741 006e 7B68     		ldr	r3, [r7, #4]
 1742 0070 5B68     		ldr	r3, [r3, #4]
 1743              		.loc 1 997 28
 1744 0072 03F40033 		and	r3, r3, #131072
 1745              		.loc 1 997 9
 1746 0076 002B     		cmp	r3, #0
 1747 0078 05D0     		beq	.L123
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 1748              		.loc 1 999 9
 1749 007a 604B     		ldr	r3, .L139
 1750 007c 5B6A     		ldr	r3, [r3, #36]
 1751 007e 5F4A     		ldr	r2, .L139
 1752 0080 43F00803 		orr	r3, r3, #8
 1753 0084 5362     		str	r3, [r2, #36]
 1754              	.L123:
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1755              		.loc 1 1003 21
 1756 0086 7B68     		ldr	r3, [r7, #4]
 1757 0088 5B68     		ldr	r3, [r3, #4]
 1758              		.loc 1 1003 28
 1759 008a 03F00103 		and	r3, r3, #1
 1760              		.loc 1 1003 9
 1761 008e 002B     		cmp	r3, #0
 1762 0090 05D0     		beq	.L124
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 1763              		.loc 1 1005 9
 1764 0092 5A4B     		ldr	r3, .L139
 1765 0094 9B6A     		ldr	r3, [r3, #40]
 1766 0096 594A     		ldr	r2, .L139
 1767 0098 43F00803 		orr	r3, r3, #8
 1768 009c 9362     		str	r3, [r2, #40]
 1769              	.L124:
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1770              		.loc 1 1008 21
 1771 009e 7B68     		ldr	r3, [r7, #4]
 1772 00a0 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccCyuXeO.s 			page 49


 1773              		.loc 1 1008 28
 1774 00a2 03F00203 		and	r3, r3, #2
 1775              		.loc 1 1008 9
 1776 00a6 002B     		cmp	r3, #0
 1777 00a8 00F09C80 		beq	.L136
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 1778              		.loc 1 1010 9
 1779 00ac 534B     		ldr	r3, .L139
 1780 00ae DB6A     		ldr	r3, [r3, #44]
 1781 00b0 524A     		ldr	r2, .L139
 1782 00b2 43F00803 		orr	r3, r3, #8
 1783 00b6 D362     		str	r3, [r2, #44]
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1784              		.loc 1 1012 7
 1785 00b8 94E0     		b	.L136
 1786              	.L121:
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 1787              		.loc 1 1050 7
ARM GAS  /tmp/ccCyuXeO.s 			page 50


 1788 00ba 504B     		ldr	r3, .L139
 1789 00bc 5B6A     		ldr	r3, [r3, #36]
 1790 00be 4F4A     		ldr	r2, .L139
 1791 00c0 23F02003 		bic	r3, r3, #32
 1792 00c4 5362     		str	r3, [r2, #36]
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 1793              		.loc 1 1051 7
 1794 00c6 4D4B     		ldr	r3, .L139
 1795 00c8 1B6A     		ldr	r3, [r3, #32]
 1796 00ca 4C4A     		ldr	r2, .L139
 1797 00cc 23F02003 		bic	r3, r3, #32
 1798 00d0 1362     		str	r3, [r2, #32]
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 1799              		.loc 1 1052 7
 1800 00d2 4A4B     		ldr	r3, .L139
 1801 00d4 DB6A     		ldr	r3, [r3, #44]
 1802 00d6 494A     		ldr	r2, .L139
 1803 00d8 23F02003 		bic	r3, r3, #32
 1804 00dc D362     		str	r3, [r2, #44]
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 1805              		.loc 1 1053 7
 1806 00de 474B     		ldr	r3, .L139
 1807 00e0 9B6A     		ldr	r3, [r3, #40]
 1808 00e2 464A     		ldr	r2, .L139
 1809 00e4 23F02003 		bic	r3, r3, #32
 1810 00e8 9362     		str	r3, [r2, #40]
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1811              		.loc 1 1056 21
 1812 00ea 7B68     		ldr	r3, [r7, #4]
 1813 00ec 5B68     		ldr	r3, [r3, #4]
 1814              		.loc 1 1056 28
 1815 00ee 03F48033 		and	r3, r3, #65536
 1816              		.loc 1 1056 9
 1817 00f2 002B     		cmp	r3, #0
 1818 00f4 05D0     		beq	.L127
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 1819              		.loc 1 1058 9
 1820 00f6 414B     		ldr	r3, .L139
 1821 00f8 1B6A     		ldr	r3, [r3, #32]
 1822 00fa 404A     		ldr	r2, .L139
 1823 00fc 43F02003 		orr	r3, r3, #32
 1824 0100 1362     		str	r3, [r2, #32]
 1825              	.L127:
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1826              		.loc 1 1062 21
 1827 0102 7B68     		ldr	r3, [r7, #4]
 1828 0104 5B68     		ldr	r3, [r3, #4]
 1829              		.loc 1 1062 28
 1830 0106 03F40033 		and	r3, r3, #131072
 1831              		.loc 1 1062 9
 1832 010a 002B     		cmp	r3, #0
ARM GAS  /tmp/ccCyuXeO.s 			page 51


 1833 010c 05D0     		beq	.L128
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 1834              		.loc 1 1064 9
 1835 010e 3B4B     		ldr	r3, .L139
 1836 0110 5B6A     		ldr	r3, [r3, #36]
 1837 0112 3A4A     		ldr	r2, .L139
 1838 0114 43F02003 		orr	r3, r3, #32
 1839 0118 5362     		str	r3, [r2, #36]
 1840              	.L128:
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1841              		.loc 1 1068 21
 1842 011a 7B68     		ldr	r3, [r7, #4]
 1843 011c 5B68     		ldr	r3, [r3, #4]
 1844              		.loc 1 1068 28
 1845 011e 03F00103 		and	r3, r3, #1
 1846              		.loc 1 1068 9
 1847 0122 002B     		cmp	r3, #0
 1848 0124 05D0     		beq	.L129
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 1849              		.loc 1 1070 9
 1850 0126 354B     		ldr	r3, .L139
 1851 0128 9B6A     		ldr	r3, [r3, #40]
 1852 012a 344A     		ldr	r2, .L139
 1853 012c 43F02003 		orr	r3, r3, #32
 1854 0130 9362     		str	r3, [r2, #40]
 1855              	.L129:
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1856              		.loc 1 1073 21
 1857 0132 7B68     		ldr	r3, [r7, #4]
 1858 0134 5B68     		ldr	r3, [r3, #4]
 1859              		.loc 1 1073 28
 1860 0136 03F00203 		and	r3, r3, #2
 1861              		.loc 1 1073 9
 1862 013a 002B     		cmp	r3, #0
 1863 013c 54D0     		beq	.L137
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 1864              		.loc 1 1075 9
 1865 013e 2F4B     		ldr	r3, .L139
 1866 0140 DB6A     		ldr	r3, [r3, #44]
 1867 0142 2E4A     		ldr	r2, .L139
 1868 0144 43F02003 		orr	r3, r3, #32
 1869 0148 D362     		str	r3, [r2, #44]
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1870              		.loc 1 1077 7
 1871 014a 4DE0     		b	.L137
 1872              	.L118:
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
ARM GAS  /tmp/ccCyuXeO.s 			page 52


1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 1873              		.loc 1 1081 7
 1874 014c 2B4B     		ldr	r3, .L139
 1875 014e 5B6A     		ldr	r3, [r3, #36]
 1876 0150 2A4A     		ldr	r2, .L139
 1877 0152 23F04003 		bic	r3, r3, #64
 1878 0156 5362     		str	r3, [r2, #36]
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 1879              		.loc 1 1082 7
 1880 0158 284B     		ldr	r3, .L139
 1881 015a 1B6A     		ldr	r3, [r3, #32]
 1882 015c 274A     		ldr	r2, .L139
 1883 015e 23F04003 		bic	r3, r3, #64
 1884 0162 1362     		str	r3, [r2, #32]
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 1885              		.loc 1 1083 7
 1886 0164 254B     		ldr	r3, .L139
 1887 0166 DB6A     		ldr	r3, [r3, #44]
 1888 0168 244A     		ldr	r2, .L139
 1889 016a 23F04003 		bic	r3, r3, #64
 1890 016e D362     		str	r3, [r2, #44]
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 1891              		.loc 1 1084 7
 1892 0170 224B     		ldr	r3, .L139
 1893 0172 9B6A     		ldr	r3, [r3, #40]
 1894 0174 214A     		ldr	r2, .L139
 1895 0176 23F04003 		bic	r3, r3, #64
 1896 017a 9362     		str	r3, [r2, #40]
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1897              		.loc 1 1087 21
 1898 017c 7B68     		ldr	r3, [r7, #4]
 1899 017e 5B68     		ldr	r3, [r3, #4]
 1900              		.loc 1 1087 28
 1901 0180 03F48033 		and	r3, r3, #65536
 1902              		.loc 1 1087 9
 1903 0184 002B     		cmp	r3, #0
 1904 0186 05D0     		beq	.L131
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 1905              		.loc 1 1089 9
 1906 0188 1C4B     		ldr	r3, .L139
 1907 018a 1B6A     		ldr	r3, [r3, #32]
 1908 018c 1B4A     		ldr	r2, .L139
 1909 018e 43F04003 		orr	r3, r3, #64
 1910 0192 1362     		str	r3, [r2, #32]
 1911              	.L131:
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1912              		.loc 1 1093 21
 1913 0194 7B68     		ldr	r3, [r7, #4]
 1914 0196 5B68     		ldr	r3, [r3, #4]
 1915              		.loc 1 1093 28
ARM GAS  /tmp/ccCyuXeO.s 			page 53


 1916 0198 03F40033 		and	r3, r3, #131072
 1917              		.loc 1 1093 9
 1918 019c 002B     		cmp	r3, #0
 1919 019e 05D0     		beq	.L132
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 1920              		.loc 1 1095 9
 1921 01a0 164B     		ldr	r3, .L139
 1922 01a2 5B6A     		ldr	r3, [r3, #36]
 1923 01a4 154A     		ldr	r2, .L139
 1924 01a6 43F04003 		orr	r3, r3, #64
 1925 01aa 5362     		str	r3, [r2, #36]
 1926              	.L132:
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1927              		.loc 1 1099 21
 1928 01ac 7B68     		ldr	r3, [r7, #4]
 1929 01ae 5B68     		ldr	r3, [r3, #4]
 1930              		.loc 1 1099 28
 1931 01b0 03F00103 		and	r3, r3, #1
 1932              		.loc 1 1099 9
 1933 01b4 002B     		cmp	r3, #0
 1934 01b6 05D0     		beq	.L133
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 1935              		.loc 1 1101 9
 1936 01b8 104B     		ldr	r3, .L139
 1937 01ba 9B6A     		ldr	r3, [r3, #40]
 1938 01bc 0F4A     		ldr	r2, .L139
 1939 01be 43F04003 		orr	r3, r3, #64
 1940 01c2 9362     		str	r3, [r2, #40]
 1941              	.L133:
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1942              		.loc 1 1104 21
 1943 01c4 7B68     		ldr	r3, [r7, #4]
 1944 01c6 5B68     		ldr	r3, [r3, #4]
 1945              		.loc 1 1104 28
 1946 01c8 03F00203 		and	r3, r3, #2
 1947              		.loc 1 1104 9
 1948 01cc 002B     		cmp	r3, #0
 1949 01ce 0DD0     		beq	.L138
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 1950              		.loc 1 1106 9
 1951 01d0 0A4B     		ldr	r3, .L139
 1952 01d2 DB6A     		ldr	r3, [r3, #44]
 1953 01d4 094A     		ldr	r2, .L139
 1954 01d6 43F04003 		orr	r3, r3, #64
 1955 01da D362     		str	r3, [r2, #44]
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1956              		.loc 1 1108 7
 1957 01dc 06E0     		b	.L138
ARM GAS  /tmp/ccCyuXeO.s 			page 54


 1958              	.L119:
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1959              		.loc 1 1111 14
 1960 01de 0123     		movs	r3, #1
 1961 01e0 FB73     		strb	r3, [r7, #15]
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1962              		.loc 1 1112 7
 1963 01e2 04E0     		b	.L126
 1964              	.L136:
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 1965              		.loc 1 1012 7
 1966 01e4 00BF     		nop
 1967 01e6 02E0     		b	.L126
 1968              	.L137:
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1969              		.loc 1 1077 7
 1970 01e8 00BF     		nop
 1971 01ea 00E0     		b	.L126
 1972              	.L138:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1973              		.loc 1 1108 7
 1974 01ec 00BF     		nop
 1975              	.L126:
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1976              		.loc 1 1115 10
 1977 01ee FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1978              		.loc 1 1116 1
 1979 01f0 1846     		mov	r0, r3
 1980 01f2 1437     		adds	r7, r7, #20
 1981              	.LCFI105:
 1982              		.cfi_def_cfa_offset 4
 1983 01f4 BD46     		mov	sp, r7
 1984              	.LCFI106:
 1985              		.cfi_def_cfa_register 13
 1986              		@ sp needed
 1987 01f6 5DF8047B 		ldr	r7, [sp], #4
 1988              	.LCFI107:
 1989              		.cfi_restore 7
 1990              		.cfi_def_cfa_offset 0
 1991 01fa 7047     		bx	lr
 1992              	.L140:
 1993              		.align	2
 1994              	.L139:
 1995 01fc 00040140 		.word	1073808384
 1996              		.cfi_endproc
 1997              	.LFE153:
 1999              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2000              		.align	1
 2001              		.global	HAL_PWREx_EnableLowPowerRunMode
 2002              		.syntax unified
 2003              		.thumb
 2004              		.thumb_func
ARM GAS  /tmp/ccCyuXeO.s 			page 55


 2005              		.fpu fpv4-sp-d16
 2007              	HAL_PWREx_EnableLowPowerRunMode:
 2008              	.LFB154:
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2009              		.loc 1 1131 1
 2010              		.cfi_startproc
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 1, uses_anonymous_args = 0
 2013              		@ link register save eliminated.
 2014 0000 80B4     		push	{r7}
 2015              	.LCFI108:
 2016              		.cfi_def_cfa_offset 4
 2017              		.cfi_offset 7, -4
 2018 0002 00AF     		add	r7, sp, #0
 2019              	.LCFI109:
 2020              		.cfi_def_cfa_register 7
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2021              		.loc 1 1133 3
 2022 0004 054B     		ldr	r3, .L142
 2023 0006 1B68     		ldr	r3, [r3]
 2024 0008 044A     		ldr	r2, .L142
 2025 000a 43F48043 		orr	r3, r3, #16384
 2026 000e 1360     		str	r3, [r2]
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2027              		.loc 1 1134 1
 2028 0010 00BF     		nop
 2029 0012 BD46     		mov	sp, r7
 2030              	.LCFI110:
 2031              		.cfi_def_cfa_register 13
 2032              		@ sp needed
 2033 0014 5DF8047B 		ldr	r7, [sp], #4
 2034              	.LCFI111:
 2035              		.cfi_restore 7
 2036              		.cfi_def_cfa_offset 0
 2037 0018 7047     		bx	lr
 2038              	.L143:
 2039 001a 00BF     		.align	2
 2040              	.L142:
 2041 001c 00700040 		.word	1073770496
 2042              		.cfi_endproc
 2043              	.LFE154:
 2045              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
ARM GAS  /tmp/ccCyuXeO.s 			page 56


 2046              		.align	1
 2047              		.global	HAL_PWREx_DisableLowPowerRunMode
 2048              		.syntax unified
 2049              		.thumb
 2050              		.thumb_func
 2051              		.fpu fpv4-sp-d16
 2053              	HAL_PWREx_DisableLowPowerRunMode:
 2054              	.LFB155:
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2055              		.loc 1 1146 1
 2056              		.cfi_startproc
 2057              		@ args = 0, pretend = 0, frame = 8
 2058              		@ frame_needed = 1, uses_anonymous_args = 0
 2059              		@ link register save eliminated.
 2060 0000 80B4     		push	{r7}
 2061              	.LCFI112:
 2062              		.cfi_def_cfa_offset 4
 2063              		.cfi_offset 7, -4
 2064 0002 83B0     		sub	sp, sp, #12
 2065              	.LCFI113:
 2066              		.cfi_def_cfa_offset 16
 2067 0004 00AF     		add	r7, sp, #0
 2068              	.LCFI114:
 2069              		.cfi_def_cfa_register 7
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2070              		.loc 1 1150 3
 2071 0006 174B     		ldr	r3, .L150
 2072 0008 1B68     		ldr	r3, [r3]
 2073 000a 164A     		ldr	r2, .L150
 2074 000c 23F48043 		bic	r3, r3, #16384
 2075 0010 1360     		str	r3, [r2]
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2076              		.loc 1 1153 49
 2077 0012 154B     		ldr	r3, .L150+4
 2078 0014 1B68     		ldr	r3, [r3]
 2079 0016 3222     		movs	r2, #50
 2080 0018 02FB03F3 		mul	r3, r2, r3
 2081              		.loc 1 1153 68
 2082 001c 134A     		ldr	r2, .L150+8
 2083 001e A2FB0323 		umull	r2, r3, r2, r3
 2084 0022 9B0C     		lsrs	r3, r3, #18
ARM GAS  /tmp/ccCyuXeO.s 			page 57


 2085              		.loc 1 1153 19
 2086 0024 0133     		adds	r3, r3, #1
 2087 0026 7B60     		str	r3, [r7, #4]
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2088              		.loc 1 1154 9
 2089 0028 02E0     		b	.L145
 2090              	.L147:
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2091              		.loc 1 1156 20
 2092 002a 7B68     		ldr	r3, [r7, #4]
 2093 002c 013B     		subs	r3, r3, #1
 2094 002e 7B60     		str	r3, [r7, #4]
 2095              	.L145:
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2096              		.loc 1 1154 11
 2097 0030 0C4B     		ldr	r3, .L150
 2098 0032 5B69     		ldr	r3, [r3, #20]
 2099 0034 03F40073 		and	r3, r3, #512
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2100              		.loc 1 1154 9
 2101 0038 B3F5007F 		cmp	r3, #512
 2102 003c 02D1     		bne	.L146
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2103              		.loc 1 1154 53 discriminator 1
 2104 003e 7B68     		ldr	r3, [r7, #4]
 2105 0040 002B     		cmp	r3, #0
 2106 0042 F2D1     		bne	.L147
 2107              	.L146:
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2108              		.loc 1 1158 7
 2109 0044 074B     		ldr	r3, .L150
 2110 0046 5B69     		ldr	r3, [r3, #20]
 2111 0048 03F40073 		and	r3, r3, #512
 2112              		.loc 1 1158 6
 2113 004c B3F5007F 		cmp	r3, #512
 2114 0050 01D1     		bne	.L148
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2115              		.loc 1 1160 12
 2116 0052 0323     		movs	r3, #3
 2117 0054 00E0     		b	.L149
 2118              	.L148:
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2119              		.loc 1 1163 10
 2120 0056 0023     		movs	r3, #0
 2121              	.L149:
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2122              		.loc 1 1164 1
 2123 0058 1846     		mov	r0, r3
 2124 005a 0C37     		adds	r7, r7, #12
 2125              	.LCFI115:
 2126              		.cfi_def_cfa_offset 4
 2127 005c BD46     		mov	sp, r7
ARM GAS  /tmp/ccCyuXeO.s 			page 58


 2128              	.LCFI116:
 2129              		.cfi_def_cfa_register 13
 2130              		@ sp needed
 2131 005e 5DF8047B 		ldr	r7, [sp], #4
 2132              	.LCFI117:
 2133              		.cfi_restore 7
 2134              		.cfi_def_cfa_offset 0
 2135 0062 7047     		bx	lr
 2136              	.L151:
 2137              		.align	2
 2138              	.L150:
 2139 0064 00700040 		.word	1073770496
 2140 0068 00000000 		.word	SystemCoreClock
 2141 006c 83DE1B43 		.word	1125899907
 2142              		.cfi_endproc
 2143              	.LFE155:
 2145              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2146              		.align	1
 2147              		.global	HAL_PWREx_EnterSTOP0Mode
 2148              		.syntax unified
 2149              		.thumb
 2150              		.thumb_func
 2151              		.fpu fpv4-sp-d16
 2153              	HAL_PWREx_EnterSTOP0Mode:
 2154              	.LFB156:
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2155              		.loc 1 1190 1
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 8
 2158              		@ frame_needed = 1, uses_anonymous_args = 0
 2159              		@ link register save eliminated.
 2160 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccCyuXeO.s 			page 59


 2161              	.LCFI118:
 2162              		.cfi_def_cfa_offset 4
 2163              		.cfi_offset 7, -4
 2164 0002 83B0     		sub	sp, sp, #12
 2165              	.LCFI119:
 2166              		.cfi_def_cfa_offset 16
 2167 0004 00AF     		add	r7, sp, #0
 2168              	.LCFI120:
 2169              		.cfi_def_cfa_register 7
 2170 0006 0346     		mov	r3, r0
 2171 0008 FB71     		strb	r3, [r7, #7]
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2172              		.loc 1 1195 3
 2173 000a 104B     		ldr	r3, .L155
 2174 000c 1B68     		ldr	r3, [r3]
 2175 000e 0F4A     		ldr	r2, .L155
 2176 0010 23F00703 		bic	r3, r3, #7
 2177 0014 1360     		str	r3, [r2]
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2178              		.loc 1 1198 3
 2179 0016 0E4B     		ldr	r3, .L155+4
 2180 0018 1B69     		ldr	r3, [r3, #16]
 2181 001a 0D4A     		ldr	r2, .L155+4
 2182 001c 43F00403 		orr	r3, r3, #4
 2183 0020 1361     		str	r3, [r2, #16]
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2184              		.loc 1 1201 5
 2185 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2186 0024 012B     		cmp	r3, #1
 2187 0026 01D1     		bne	.L153
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2188              		.loc 1 1204 5
 2189              		.syntax unified
 2190              	@ 1204 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2191 0028 30BF     		wfi
 2192              	@ 0 "" 2
 2193              		.thumb
 2194              		.syntax unified
 2195 002a 02E0     		b	.L154
 2196              	.L153:
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2197              		.loc 1 1209 5
 2198              		.syntax unified
ARM GAS  /tmp/ccCyuXeO.s 			page 60


 2199              	@ 1209 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2200 002c 40BF     		sev
 2201              	@ 0 "" 2
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2202              		.loc 1 1210 5
 2203              	@ 1210 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2204 002e 20BF     		wfe
 2205              	@ 0 "" 2
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2206              		.loc 1 1211 5
 2207              	@ 1211 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2208 0030 20BF     		wfe
 2209              	@ 0 "" 2
 2210              		.thumb
 2211              		.syntax unified
 2212              	.L154:
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2213              		.loc 1 1215 3
 2214 0032 074B     		ldr	r3, .L155+4
 2215 0034 1B69     		ldr	r3, [r3, #16]
 2216 0036 064A     		ldr	r2, .L155+4
 2217 0038 23F00403 		bic	r3, r3, #4
 2218 003c 1361     		str	r3, [r2, #16]
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2219              		.loc 1 1216 1
 2220 003e 00BF     		nop
 2221 0040 0C37     		adds	r7, r7, #12
 2222              	.LCFI121:
 2223              		.cfi_def_cfa_offset 4
 2224 0042 BD46     		mov	sp, r7
 2225              	.LCFI122:
 2226              		.cfi_def_cfa_register 13
 2227              		@ sp needed
 2228 0044 5DF8047B 		ldr	r7, [sp], #4
 2229              	.LCFI123:
 2230              		.cfi_restore 7
 2231              		.cfi_def_cfa_offset 0
 2232 0048 7047     		bx	lr
 2233              	.L156:
 2234 004a 00BF     		.align	2
 2235              	.L155:
 2236 004c 00700040 		.word	1073770496
 2237 0050 00ED00E0 		.word	-536810240
 2238              		.cfi_endproc
 2239              	.LFE156:
 2241              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2242              		.align	1
 2243              		.global	HAL_PWREx_EnterSTOP1Mode
 2244              		.syntax unified
 2245              		.thumb
 2246              		.thumb_func
 2247              		.fpu fpv4-sp-d16
 2249              	HAL_PWREx_EnterSTOP1Mode:
 2250              	.LFB157:
ARM GAS  /tmp/ccCyuXeO.s 			page 61


1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2251              		.loc 1 1241 1
 2252              		.cfi_startproc
 2253              		@ args = 0, pretend = 0, frame = 8
 2254              		@ frame_needed = 1, uses_anonymous_args = 0
 2255              		@ link register save eliminated.
 2256 0000 80B4     		push	{r7}
 2257              	.LCFI124:
 2258              		.cfi_def_cfa_offset 4
 2259              		.cfi_offset 7, -4
 2260 0002 83B0     		sub	sp, sp, #12
 2261              	.LCFI125:
 2262              		.cfi_def_cfa_offset 16
 2263 0004 00AF     		add	r7, sp, #0
 2264              	.LCFI126:
 2265              		.cfi_def_cfa_register 7
 2266 0006 0346     		mov	r3, r0
 2267 0008 FB71     		strb	r3, [r7, #7]
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2268              		.loc 1 1246 3
 2269 000a 114B     		ldr	r3, .L160
 2270 000c 1B68     		ldr	r3, [r3]
 2271 000e 23F00703 		bic	r3, r3, #7
 2272 0012 0F4A     		ldr	r2, .L160
 2273 0014 43F00103 		orr	r3, r3, #1
 2274 0018 1360     		str	r3, [r2]
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
ARM GAS  /tmp/ccCyuXeO.s 			page 62


 2275              		.loc 1 1249 3
 2276 001a 0E4B     		ldr	r3, .L160+4
 2277 001c 1B69     		ldr	r3, [r3, #16]
 2278 001e 0D4A     		ldr	r2, .L160+4
 2279 0020 43F00403 		orr	r3, r3, #4
 2280 0024 1361     		str	r3, [r2, #16]
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2281              		.loc 1 1252 5
 2282 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2283 0028 012B     		cmp	r3, #1
 2284 002a 01D1     		bne	.L158
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2285              		.loc 1 1255 5
 2286              		.syntax unified
 2287              	@ 1255 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2288 002c 30BF     		wfi
 2289              	@ 0 "" 2
 2290              		.thumb
 2291              		.syntax unified
 2292 002e 02E0     		b	.L159
 2293              	.L158:
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2294              		.loc 1 1260 5
 2295              		.syntax unified
 2296              	@ 1260 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2297 0030 40BF     		sev
 2298              	@ 0 "" 2
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2299              		.loc 1 1261 5
 2300              	@ 1261 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2301 0032 20BF     		wfe
 2302              	@ 0 "" 2
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2303              		.loc 1 1262 5
 2304              	@ 1262 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2305 0034 20BF     		wfe
 2306              	@ 0 "" 2
 2307              		.thumb
 2308              		.syntax unified
 2309              	.L159:
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2310              		.loc 1 1266 3
 2311 0036 074B     		ldr	r3, .L160+4
 2312 0038 1B69     		ldr	r3, [r3, #16]
 2313 003a 064A     		ldr	r2, .L160+4
 2314 003c 23F00403 		bic	r3, r3, #4
ARM GAS  /tmp/ccCyuXeO.s 			page 63


 2315 0040 1361     		str	r3, [r2, #16]
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2316              		.loc 1 1267 1
 2317 0042 00BF     		nop
 2318 0044 0C37     		adds	r7, r7, #12
 2319              	.LCFI127:
 2320              		.cfi_def_cfa_offset 4
 2321 0046 BD46     		mov	sp, r7
 2322              	.LCFI128:
 2323              		.cfi_def_cfa_register 13
 2324              		@ sp needed
 2325 0048 5DF8047B 		ldr	r7, [sp], #4
 2326              	.LCFI129:
 2327              		.cfi_restore 7
 2328              		.cfi_def_cfa_offset 0
 2329 004c 7047     		bx	lr
 2330              	.L161:
 2331 004e 00BF     		.align	2
 2332              	.L160:
 2333 0050 00700040 		.word	1073770496
 2334 0054 00ED00E0 		.word	-536810240
 2335              		.cfi_endproc
 2336              	.LFE157:
 2338              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2339              		.align	1
 2340              		.global	HAL_PWREx_EnterSTOP2Mode
 2341              		.syntax unified
 2342              		.thumb
 2343              		.thumb_func
 2344              		.fpu fpv4-sp-d16
 2346              	HAL_PWREx_EnterSTOP2Mode:
 2347              	.LFB158:
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM3 content is preserved depending on RRSTP bit setting (not available on all devices)
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccCyuXeO.s 			page 64


1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2348              		.loc 1 1294 1
 2349              		.cfi_startproc
 2350              		@ args = 0, pretend = 0, frame = 8
 2351              		@ frame_needed = 1, uses_anonymous_args = 0
 2352              		@ link register save eliminated.
 2353 0000 80B4     		push	{r7}
 2354              	.LCFI130:
 2355              		.cfi_def_cfa_offset 4
 2356              		.cfi_offset 7, -4
 2357 0002 83B0     		sub	sp, sp, #12
 2358              	.LCFI131:
 2359              		.cfi_def_cfa_offset 16
 2360 0004 00AF     		add	r7, sp, #0
 2361              	.LCFI132:
 2362              		.cfi_def_cfa_register 7
 2363 0006 0346     		mov	r3, r0
 2364 0008 FB71     		strb	r3, [r7, #7]
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2365              		.loc 1 1299 3
 2366 000a 114B     		ldr	r3, .L165
 2367 000c 1B68     		ldr	r3, [r3]
 2368 000e 23F00703 		bic	r3, r3, #7
 2369 0012 0F4A     		ldr	r2, .L165
 2370 0014 43F00203 		orr	r3, r3, #2
 2371 0018 1360     		str	r3, [r2]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2372              		.loc 1 1302 3
 2373 001a 0E4B     		ldr	r3, .L165+4
 2374 001c 1B69     		ldr	r3, [r3, #16]
 2375 001e 0D4A     		ldr	r2, .L165+4
 2376 0020 43F00403 		orr	r3, r3, #4
 2377 0024 1361     		str	r3, [r2, #16]
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2378              		.loc 1 1305 5
 2379 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2380 0028 012B     		cmp	r3, #1
 2381 002a 01D1     		bne	.L163
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2382              		.loc 1 1308 5
 2383              		.syntax unified
 2384              	@ 1308 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2385 002c 30BF     		wfi
 2386              	@ 0 "" 2
 2387              		.thumb
 2388              		.syntax unified
ARM GAS  /tmp/ccCyuXeO.s 			page 65


 2389 002e 02E0     		b	.L164
 2390              	.L163:
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2391              		.loc 1 1313 5
 2392              		.syntax unified
 2393              	@ 1313 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2394 0030 40BF     		sev
 2395              	@ 0 "" 2
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2396              		.loc 1 1314 5
 2397              	@ 1314 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2398 0032 20BF     		wfe
 2399              	@ 0 "" 2
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2400              		.loc 1 1315 5
 2401              	@ 1315 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2402 0034 20BF     		wfe
 2403              	@ 0 "" 2
 2404              		.thumb
 2405              		.syntax unified
 2406              	.L164:
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2407              		.loc 1 1319 3
 2408 0036 074B     		ldr	r3, .L165+4
 2409 0038 1B69     		ldr	r3, [r3, #16]
 2410 003a 064A     		ldr	r2, .L165+4
 2411 003c 23F00403 		bic	r3, r3, #4
 2412 0040 1361     		str	r3, [r2, #16]
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2413              		.loc 1 1320 1
 2414 0042 00BF     		nop
 2415 0044 0C37     		adds	r7, r7, #12
 2416              	.LCFI133:
 2417              		.cfi_def_cfa_offset 4
 2418 0046 BD46     		mov	sp, r7
 2419              	.LCFI134:
 2420              		.cfi_def_cfa_register 13
 2421              		@ sp needed
 2422 0048 5DF8047B 		ldr	r7, [sp], #4
 2423              	.LCFI135:
 2424              		.cfi_restore 7
 2425              		.cfi_def_cfa_offset 0
 2426 004c 7047     		bx	lr
 2427              	.L166:
 2428 004e 00BF     		.align	2
 2429              	.L165:
 2430 0050 00700040 		.word	1073770496
 2431 0054 00ED00E0 		.word	-536810240
 2432              		.cfi_endproc
 2433              	.LFE158:
ARM GAS  /tmp/ccCyuXeO.s 			page 66


 2435              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2436              		.align	1
 2437              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2438              		.syntax unified
 2439              		.thumb
 2440              		.thumb_func
 2441              		.fpu fpv4-sp-d16
 2443              	HAL_PWREx_EnterSHUTDOWNMode:
 2444              	.LFB159:
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2445              		.loc 1 1336 1
 2446              		.cfi_startproc
 2447              		@ args = 0, pretend = 0, frame = 0
 2448              		@ frame_needed = 1, uses_anonymous_args = 0
 2449              		@ link register save eliminated.
 2450 0000 80B4     		push	{r7}
 2451              	.LCFI136:
 2452              		.cfi_def_cfa_offset 4
 2453              		.cfi_offset 7, -4
 2454 0002 00AF     		add	r7, sp, #0
 2455              	.LCFI137:
 2456              		.cfi_def_cfa_register 7
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2457              		.loc 1 1339 3
 2458 0004 094B     		ldr	r3, .L168
 2459 0006 1B68     		ldr	r3, [r3]
 2460 0008 23F00703 		bic	r3, r3, #7
 2461 000c 074A     		ldr	r2, .L168
 2462 000e 43F00403 		orr	r3, r3, #4
 2463 0012 1360     		str	r3, [r2]
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2464              		.loc 1 1342 3
 2465 0014 064B     		ldr	r3, .L168+4
 2466 0016 1B69     		ldr	r3, [r3, #16]
 2467 0018 054A     		ldr	r2, .L168+4
 2468 001a 43F00403 		orr	r3, r3, #4
 2469 001e 1361     		str	r3, [r2, #16]
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccCyuXeO.s 			page 67


1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2470              		.loc 1 1349 3
 2471              		.syntax unified
 2472              	@ 1349 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2473 0020 30BF     		wfi
 2474              	@ 0 "" 2
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2475              		.loc 1 1350 1
 2476              		.thumb
 2477              		.syntax unified
 2478 0022 00BF     		nop
 2479 0024 BD46     		mov	sp, r7
 2480              	.LCFI138:
 2481              		.cfi_def_cfa_register 13
 2482              		@ sp needed
 2483 0026 5DF8047B 		ldr	r7, [sp], #4
 2484              	.LCFI139:
 2485              		.cfi_restore 7
 2486              		.cfi_def_cfa_offset 0
 2487 002a 7047     		bx	lr
 2488              	.L169:
 2489              		.align	2
 2490              	.L168:
 2491 002c 00700040 		.word	1073770496
 2492 0030 00ED00E0 		.word	-536810240
 2493              		.cfi_endproc
 2494              	.LFE159:
 2496              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2497              		.align	1
 2498              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2499              		.syntax unified
 2500              		.thumb
 2501              		.thumb_func
 2502              		.fpu fpv4-sp-d16
 2504              	HAL_PWREx_PVD_PVM_IRQHandler:
 2505              	.LFB160:
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2506              		.loc 1 1361 1
 2507              		.cfi_startproc
 2508              		@ args = 0, pretend = 0, frame = 0
 2509              		@ frame_needed = 1, uses_anonymous_args = 0
 2510 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccCyuXeO.s 			page 68


 2511              	.LCFI140:
 2512              		.cfi_def_cfa_offset 8
 2513              		.cfi_offset 7, -8
 2514              		.cfi_offset 14, -4
 2515 0002 00AF     		add	r7, sp, #0
 2516              	.LCFI141:
 2517              		.cfi_def_cfa_register 7
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 2518              		.loc 1 1363 6
 2519 0004 174B     		ldr	r3, .L176
 2520 0006 5B69     		ldr	r3, [r3, #20]
 2521 0008 03F48033 		and	r3, r3, #65536
 2522              		.loc 1 1363 5
 2523 000c 002B     		cmp	r3, #0
 2524 000e 05D0     		beq	.L171
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 2525              		.loc 1 1366 5
 2526 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 2527              		.loc 1 1369 5
 2528 0014 134B     		ldr	r3, .L176
 2529 0016 4FF48032 		mov	r2, #65536
 2530 001a 5A61     		str	r2, [r3, #20]
 2531              	.L171:
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 2532              		.loc 1 1373 6
 2533 001c 114B     		ldr	r3, .L176
 2534 001e 5B6B     		ldr	r3, [r3, #52]
 2535 0020 03F00803 		and	r3, r3, #8
 2536              		.loc 1 1373 5
 2537 0024 002B     		cmp	r3, #0
 2538 0026 04D0     		beq	.L172
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 2539              		.loc 1 1376 5
 2540 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 2541              		.loc 1 1379 5
 2542 002c 0D4B     		ldr	r3, .L176
 2543 002e 0822     		movs	r2, #8
 2544 0030 5A63     		str	r2, [r3, #52]
 2545              	.L172:
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
ARM GAS  /tmp/ccCyuXeO.s 			page 69


1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 2546              		.loc 1 1392 6
 2547 0032 0C4B     		ldr	r3, .L176
 2548 0034 5B6B     		ldr	r3, [r3, #52]
 2549 0036 03F02003 		and	r3, r3, #32
 2550              		.loc 1 1392 5
 2551 003a 002B     		cmp	r3, #0
 2552 003c 04D0     		beq	.L173
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 2553              		.loc 1 1395 5
 2554 003e FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 2555              		.loc 1 1398 5
 2556 0042 084B     		ldr	r3, .L176
 2557 0044 2022     		movs	r2, #32
 2558 0046 5A63     		str	r2, [r3, #52]
 2559              	.L173:
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 2560              		.loc 1 1400 6
 2561 0048 064B     		ldr	r3, .L176
 2562 004a 5B6B     		ldr	r3, [r3, #52]
 2563 004c 03F04003 		and	r3, r3, #64
 2564              		.loc 1 1400 5
 2565 0050 002B     		cmp	r3, #0
 2566 0052 04D0     		beq	.L175
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 2567              		.loc 1 1403 5
 2568 0054 FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 2569              		.loc 1 1406 5
 2570 0058 024B     		ldr	r3, .L176
 2571 005a 4022     		movs	r2, #64
 2572 005c 5A63     		str	r2, [r3, #52]
 2573              	.L175:
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2574              		.loc 1 1408 1
 2575 005e 00BF     		nop
 2576 0060 80BD     		pop	{r7, pc}
 2577              	.L177:
ARM GAS  /tmp/ccCyuXeO.s 			page 70


 2578 0062 00BF     		.align	2
 2579              	.L176:
 2580 0064 00040140 		.word	1073808384
 2581              		.cfi_endproc
 2582              	.LFE160:
 2584              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 2585              		.align	1
 2586              		.weak	HAL_PWREx_PVM1Callback
 2587              		.syntax unified
 2588              		.thumb
 2589              		.thumb_func
 2590              		.fpu fpv4-sp-d16
 2592              	HAL_PWREx_PVM1Callback:
 2593              	.LFB161:
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2594              		.loc 1 1417 1
 2595              		.cfi_startproc
 2596              		@ args = 0, pretend = 0, frame = 0
 2597              		@ frame_needed = 1, uses_anonymous_args = 0
 2598              		@ link register save eliminated.
 2599 0000 80B4     		push	{r7}
 2600              	.LCFI142:
 2601              		.cfi_def_cfa_offset 4
 2602              		.cfi_offset 7, -4
 2603 0002 00AF     		add	r7, sp, #0
 2604              	.LCFI143:
 2605              		.cfi_def_cfa_register 7
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2606              		.loc 1 1421 1
 2607 0004 00BF     		nop
 2608 0006 BD46     		mov	sp, r7
 2609              	.LCFI144:
 2610              		.cfi_def_cfa_register 13
 2611              		@ sp needed
 2612 0008 5DF8047B 		ldr	r7, [sp], #4
 2613              	.LCFI145:
 2614              		.cfi_restore 7
 2615              		.cfi_def_cfa_offset 0
 2616 000c 7047     		bx	lr
 2617              		.cfi_endproc
 2618              	.LFE161:
 2620              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 2621              		.align	1
 2622              		.weak	HAL_PWREx_PVM3Callback
 2623              		.syntax unified
 2624              		.thumb
ARM GAS  /tmp/ccCyuXeO.s 			page 71


 2625              		.thumb_func
 2626              		.fpu fpv4-sp-d16
 2628              	HAL_PWREx_PVM3Callback:
 2629              	.LFB162:
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2630              		.loc 1 1442 1
 2631              		.cfi_startproc
 2632              		@ args = 0, pretend = 0, frame = 0
 2633              		@ frame_needed = 1, uses_anonymous_args = 0
 2634              		@ link register save eliminated.
 2635 0000 80B4     		push	{r7}
 2636              	.LCFI146:
 2637              		.cfi_def_cfa_offset 4
 2638              		.cfi_offset 7, -4
 2639 0002 00AF     		add	r7, sp, #0
 2640              	.LCFI147:
 2641              		.cfi_def_cfa_register 7
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2642              		.loc 1 1446 1
 2643 0004 00BF     		nop
 2644 0006 BD46     		mov	sp, r7
 2645              	.LCFI148:
 2646              		.cfi_def_cfa_register 13
 2647              		@ sp needed
 2648 0008 5DF8047B 		ldr	r7, [sp], #4
 2649              	.LCFI149:
 2650              		.cfi_restore 7
 2651              		.cfi_def_cfa_offset 0
 2652 000c 7047     		bx	lr
 2653              		.cfi_endproc
 2654              	.LFE162:
 2656              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 2657              		.align	1
 2658              		.weak	HAL_PWREx_PVM4Callback
ARM GAS  /tmp/ccCyuXeO.s 			page 72


 2659              		.syntax unified
 2660              		.thumb
 2661              		.thumb_func
 2662              		.fpu fpv4-sp-d16
 2664              	HAL_PWREx_PVM4Callback:
 2665              	.LFB163:
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2666              		.loc 1 1453 1
 2667              		.cfi_startproc
 2668              		@ args = 0, pretend = 0, frame = 0
 2669              		@ frame_needed = 1, uses_anonymous_args = 0
 2670              		@ link register save eliminated.
 2671 0000 80B4     		push	{r7}
 2672              	.LCFI150:
 2673              		.cfi_def_cfa_offset 4
 2674              		.cfi_offset 7, -4
 2675 0002 00AF     		add	r7, sp, #0
 2676              	.LCFI151:
 2677              		.cfi_def_cfa_register 7
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2678              		.loc 1 1457 1
 2679 0004 00BF     		nop
 2680 0006 BD46     		mov	sp, r7
 2681              	.LCFI152:
 2682              		.cfi_def_cfa_register 13
 2683              		@ sp needed
 2684 0008 5DF8047B 		ldr	r7, [sp], #4
 2685              	.LCFI153:
 2686              		.cfi_restore 7
 2687              		.cfi_def_cfa_offset 0
 2688 000c 7047     		bx	lr
 2689              		.cfi_endproc
 2690              	.LFE163:
 2692              		.text
 2693              	.Letext0:
 2694              		.file 2 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default
 2695              		.file 3 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 2696              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2697              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2698              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l433xx.h"
 2699              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2700              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 2701              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2702              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccCyuXeO.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_pwr_ex.c
     /tmp/ccCyuXeO.s:18     .text.HAL_PWREx_GetVoltageRange:0000000000000000 $t
     /tmp/ccCyuXeO.s:26     .text.HAL_PWREx_GetVoltageRange:0000000000000000 HAL_PWREx_GetVoltageRange
     /tmp/ccCyuXeO.s:60     .text.HAL_PWREx_GetVoltageRange:0000000000000018 $d
     /tmp/ccCyuXeO.s:65     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 $t
     /tmp/ccCyuXeO.s:72     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 HAL_PWREx_ControlVoltageScaling
     /tmp/ccCyuXeO.s:186    .text.HAL_PWREx_ControlVoltageScaling:00000000000000a0 $d
     /tmp/ccCyuXeO.s:193    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 $t
     /tmp/ccCyuXeO.s:200    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 HAL_PWREx_EnableBatteryCharging
     /tmp/ccCyuXeO.s:249    .text.HAL_PWREx_EnableBatteryCharging:0000000000000030 $d
     /tmp/ccCyuXeO.s:254    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 $t
     /tmp/ccCyuXeO.s:261    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 HAL_PWREx_DisableBatteryCharging
     /tmp/ccCyuXeO.s:295    .text.HAL_PWREx_DisableBatteryCharging:000000000000001c $d
     /tmp/ccCyuXeO.s:300    .text.HAL_PWREx_EnableVddUSB:0000000000000000 $t
     /tmp/ccCyuXeO.s:307    .text.HAL_PWREx_EnableVddUSB:0000000000000000 HAL_PWREx_EnableVddUSB
     /tmp/ccCyuXeO.s:341    .text.HAL_PWREx_EnableVddUSB:000000000000001c $d
     /tmp/ccCyuXeO.s:346    .text.HAL_PWREx_DisableVddUSB:0000000000000000 $t
     /tmp/ccCyuXeO.s:353    .text.HAL_PWREx_DisableVddUSB:0000000000000000 HAL_PWREx_DisableVddUSB
     /tmp/ccCyuXeO.s:387    .text.HAL_PWREx_DisableVddUSB:000000000000001c $d
     /tmp/ccCyuXeO.s:392    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccCyuXeO.s:399    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 HAL_PWREx_EnableInternalWakeUpLine
     /tmp/ccCyuXeO.s:433    .text.HAL_PWREx_EnableInternalWakeUpLine:000000000000001c $d
     /tmp/ccCyuXeO.s:438    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccCyuXeO.s:445    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 HAL_PWREx_DisableInternalWakeUpLine
     /tmp/ccCyuXeO.s:479    .text.HAL_PWREx_DisableInternalWakeUpLine:000000000000001c $d
     /tmp/ccCyuXeO.s:484    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 $t
     /tmp/ccCyuXeO.s:491    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 HAL_PWREx_EnableGPIOPullUp
     /tmp/ccCyuXeO.s:520    .text.HAL_PWREx_EnableGPIOPullUp:000000000000001c $d
     /tmp/ccCyuXeO.s:528    .text.HAL_PWREx_EnableGPIOPullUp:000000000000003c $t
     /tmp/ccCyuXeO.s:668    .text.HAL_PWREx_EnableGPIOPullUp:000000000000010c $d
     /tmp/ccCyuXeO.s:673    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 $t
     /tmp/ccCyuXeO.s:680    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 HAL_PWREx_DisableGPIOPullUp
     /tmp/ccCyuXeO.s:709    .text.HAL_PWREx_DisableGPIOPullUp:000000000000001c $d
     /tmp/ccCyuXeO.s:717    .text.HAL_PWREx_DisableGPIOPullUp:000000000000003c $t
     /tmp/ccCyuXeO.s:812    .text.HAL_PWREx_DisableGPIOPullUp:00000000000000b8 $d
     /tmp/ccCyuXeO.s:817    .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 $t
     /tmp/ccCyuXeO.s:824    .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 HAL_PWREx_EnableGPIOPullDown
     /tmp/ccCyuXeO.s:853    .text.HAL_PWREx_EnableGPIOPullDown:000000000000001c $d
     /tmp/ccCyuXeO.s:861    .text.HAL_PWREx_EnableGPIOPullDown:000000000000003c $t
     /tmp/ccCyuXeO.s:1001   .text.HAL_PWREx_EnableGPIOPullDown:000000000000010c $d
     /tmp/ccCyuXeO.s:1006   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 $t
     /tmp/ccCyuXeO.s:1013   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 HAL_PWREx_DisableGPIOPullDown
     /tmp/ccCyuXeO.s:1042   .text.HAL_PWREx_DisableGPIOPullDown:000000000000001c $d
     /tmp/ccCyuXeO.s:1050   .text.HAL_PWREx_DisableGPIOPullDown:000000000000003c $t
     /tmp/ccCyuXeO.s:1146   .text.HAL_PWREx_DisableGPIOPullDown:00000000000000bc $d
     /tmp/ccCyuXeO.s:1151   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccCyuXeO.s:1158   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 HAL_PWREx_EnablePullUpPullDownConfig
     /tmp/ccCyuXeO.s:1192   .text.HAL_PWREx_EnablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccCyuXeO.s:1197   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccCyuXeO.s:1204   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 HAL_PWREx_DisablePullUpPullDownConfig
     /tmp/ccCyuXeO.s:1238   .text.HAL_PWREx_DisablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccCyuXeO.s:1243   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccCyuXeO.s:1250   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 HAL_PWREx_EnableSRAM2ContentRetention
     /tmp/ccCyuXeO.s:1312   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000000 HAL_PWREx_SetSRAM2ContentRetention
     /tmp/ccCyuXeO.s:1274   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccCyuXeO.s:1281   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 HAL_PWREx_DisableSRAM2ContentRetention
ARM GAS  /tmp/ccCyuXeO.s 			page 74


     /tmp/ccCyuXeO.s:1305   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccCyuXeO.s:1378   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000044 $d
     /tmp/ccCyuXeO.s:1383   .text.HAL_PWREx_EnablePVM1:0000000000000000 $t
     /tmp/ccCyuXeO.s:1390   .text.HAL_PWREx_EnablePVM1:0000000000000000 HAL_PWREx_EnablePVM1
     /tmp/ccCyuXeO.s:1424   .text.HAL_PWREx_EnablePVM1:000000000000001c $d
     /tmp/ccCyuXeO.s:1429   .text.HAL_PWREx_DisablePVM1:0000000000000000 $t
     /tmp/ccCyuXeO.s:1436   .text.HAL_PWREx_DisablePVM1:0000000000000000 HAL_PWREx_DisablePVM1
     /tmp/ccCyuXeO.s:1470   .text.HAL_PWREx_DisablePVM1:000000000000001c $d
     /tmp/ccCyuXeO.s:1475   .text.HAL_PWREx_EnablePVM3:0000000000000000 $t
     /tmp/ccCyuXeO.s:1482   .text.HAL_PWREx_EnablePVM3:0000000000000000 HAL_PWREx_EnablePVM3
     /tmp/ccCyuXeO.s:1516   .text.HAL_PWREx_EnablePVM3:000000000000001c $d
     /tmp/ccCyuXeO.s:1521   .text.HAL_PWREx_DisablePVM3:0000000000000000 $t
     /tmp/ccCyuXeO.s:1528   .text.HAL_PWREx_DisablePVM3:0000000000000000 HAL_PWREx_DisablePVM3
     /tmp/ccCyuXeO.s:1562   .text.HAL_PWREx_DisablePVM3:000000000000001c $d
     /tmp/ccCyuXeO.s:1567   .text.HAL_PWREx_EnablePVM4:0000000000000000 $t
     /tmp/ccCyuXeO.s:1574   .text.HAL_PWREx_EnablePVM4:0000000000000000 HAL_PWREx_EnablePVM4
     /tmp/ccCyuXeO.s:1608   .text.HAL_PWREx_EnablePVM4:000000000000001c $d
     /tmp/ccCyuXeO.s:1613   .text.HAL_PWREx_DisablePVM4:0000000000000000 $t
     /tmp/ccCyuXeO.s:1620   .text.HAL_PWREx_DisablePVM4:0000000000000000 HAL_PWREx_DisablePVM4
     /tmp/ccCyuXeO.s:1654   .text.HAL_PWREx_DisablePVM4:000000000000001c $d
     /tmp/ccCyuXeO.s:1659   .text.HAL_PWREx_ConfigPVM:0000000000000000 $t
     /tmp/ccCyuXeO.s:1666   .text.HAL_PWREx_ConfigPVM:0000000000000000 HAL_PWREx_ConfigPVM
     /tmp/ccCyuXeO.s:1995   .text.HAL_PWREx_ConfigPVM:00000000000001fc $d
     /tmp/ccCyuXeO.s:2000   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2007   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 HAL_PWREx_EnableLowPowerRunMode
     /tmp/ccCyuXeO.s:2041   .text.HAL_PWREx_EnableLowPowerRunMode:000000000000001c $d
     /tmp/ccCyuXeO.s:2046   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2053   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 HAL_PWREx_DisableLowPowerRunMode
     /tmp/ccCyuXeO.s:2139   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000064 $d
     /tmp/ccCyuXeO.s:2146   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2153   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 HAL_PWREx_EnterSTOP0Mode
     /tmp/ccCyuXeO.s:2236   .text.HAL_PWREx_EnterSTOP0Mode:000000000000004c $d
     /tmp/ccCyuXeO.s:2242   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2249   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 HAL_PWREx_EnterSTOP1Mode
     /tmp/ccCyuXeO.s:2333   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000050 $d
     /tmp/ccCyuXeO.s:2339   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2346   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 HAL_PWREx_EnterSTOP2Mode
     /tmp/ccCyuXeO.s:2430   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000050 $d
     /tmp/ccCyuXeO.s:2436   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 $t
     /tmp/ccCyuXeO.s:2443   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 HAL_PWREx_EnterSHUTDOWNMode
     /tmp/ccCyuXeO.s:2491   .text.HAL_PWREx_EnterSHUTDOWNMode:000000000000002c $d
     /tmp/ccCyuXeO.s:2497   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 $t
     /tmp/ccCyuXeO.s:2504   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 HAL_PWREx_PVD_PVM_IRQHandler
     /tmp/ccCyuXeO.s:2592   .text.HAL_PWREx_PVM1Callback:0000000000000000 HAL_PWREx_PVM1Callback
     /tmp/ccCyuXeO.s:2628   .text.HAL_PWREx_PVM3Callback:0000000000000000 HAL_PWREx_PVM3Callback
     /tmp/ccCyuXeO.s:2664   .text.HAL_PWREx_PVM4Callback:0000000000000000 HAL_PWREx_PVM4Callback
     /tmp/ccCyuXeO.s:2580   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000064 $d
     /tmp/ccCyuXeO.s:2585   .text.HAL_PWREx_PVM1Callback:0000000000000000 $t
     /tmp/ccCyuXeO.s:2621   .text.HAL_PWREx_PVM3Callback:0000000000000000 $t
     /tmp/ccCyuXeO.s:2657   .text.HAL_PWREx_PVM4Callback:0000000000000000 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
