
ledc.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e10f0000 	mrs	r0, CPSR
87800004:	e3c0001f 	bic	r0, r0, #31
87800008:	e3800013 	orr	r0, r0, #19
8780000c:	e129f000 	msr	CPSR_fc, r0
87800010:	e51fd000 	ldr	sp, [pc, #-0]	; 87800018 <_start+0x18>
87800014:	ea000059 	b	87800180 <__main_from_arm>
87800018:	80200000 	eorhi	r0, r0, r0

8780001c <clock_enable>:
8780001c:	b480      	push	{r7}
8780001e:	af00      	add	r7, sp, #0
87800020:	f244 0368 	movw	r3, #16488	; 0x4068
87800024:	f2c0 230c 	movt	r3, #524	; 0x20c
87800028:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
8780002c:	601a      	str	r2, [r3, #0]
8780002e:	f244 036c 	movw	r3, #16492	; 0x406c
87800032:	f2c0 230c 	movt	r3, #524	; 0x20c
87800036:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
8780003a:	601a      	str	r2, [r3, #0]
8780003c:	f244 0370 	movw	r3, #16496	; 0x4070
87800040:	f2c0 230c 	movt	r3, #524	; 0x20c
87800044:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
87800048:	601a      	str	r2, [r3, #0]
8780004a:	f244 0374 	movw	r3, #16500	; 0x4074
8780004e:	f2c0 230c 	movt	r3, #524	; 0x20c
87800052:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
87800056:	601a      	str	r2, [r3, #0]
87800058:	f244 0378 	movw	r3, #16504	; 0x4078
8780005c:	f2c0 230c 	movt	r3, #524	; 0x20c
87800060:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
87800064:	601a      	str	r2, [r3, #0]
87800066:	f244 037c 	movw	r3, #16508	; 0x407c
8780006a:	f2c0 230c 	movt	r3, #524	; 0x20c
8780006e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
87800072:	601a      	str	r2, [r3, #0]
87800074:	f44f 4381 	mov.w	r3, #16512	; 0x4080
87800078:	f2c0 230c 	movt	r3, #524	; 0x20c
8780007c:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
87800080:	601a      	str	r2, [r3, #0]
87800082:	46bd      	mov	sp, r7
87800084:	f85d 7b04 	ldr.w	r7, [sp], #4
87800088:	4770      	bx	lr
8780008a:	bf00      	nop

8780008c <led_init>:
8780008c:	b480      	push	{r7}
8780008e:	af00      	add	r7, sp, #0
87800090:	f44f 7338 	mov.w	r3, #736	; 0x2e0
87800094:	f2c0 230e 	movt	r3, #526	; 0x20e
87800098:	f241 02b0 	movw	r2, #4272	; 0x10b0
8780009c:	601a      	str	r2, [r3, #0]
8780009e:	235c      	movs	r3, #92	; 0x5c
878000a0:	f2c0 230e 	movt	r3, #526	; 0x20e
878000a4:	2205      	movs	r2, #5
878000a6:	601a      	str	r2, [r3, #0]
878000a8:	f24c 0304 	movw	r3, #49156	; 0xc004
878000ac:	f2c0 2309 	movt	r3, #521	; 0x209
878000b0:	2208      	movs	r2, #8
878000b2:	601a      	str	r2, [r3, #0]
878000b4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878000b8:	f2c0 2309 	movt	r3, #521	; 0x209
878000bc:	2200      	movs	r2, #0
878000be:	601a      	str	r2, [r3, #0]
878000c0:	46bd      	mov	sp, r7
878000c2:	f85d 7b04 	ldr.w	r7, [sp], #4
878000c6:	4770      	bx	lr

878000c8 <led_on>:
878000c8:	b480      	push	{r7}
878000ca:	af00      	add	r7, sp, #0
878000cc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878000d0:	f2c0 2309 	movt	r3, #521	; 0x209
878000d4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
878000d8:	f2c0 2209 	movt	r2, #521	; 0x209
878000dc:	6812      	ldr	r2, [r2, #0]
878000de:	f022 0208 	bic.w	r2, r2, #8
878000e2:	601a      	str	r2, [r3, #0]
878000e4:	46bd      	mov	sp, r7
878000e6:	f85d 7b04 	ldr.w	r7, [sp], #4
878000ea:	4770      	bx	lr

878000ec <led_off>:
878000ec:	b480      	push	{r7}
878000ee:	af00      	add	r7, sp, #0
878000f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878000f4:	f2c0 2309 	movt	r3, #521	; 0x209
878000f8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
878000fc:	f2c0 2209 	movt	r2, #521	; 0x209
87800100:	6812      	ldr	r2, [r2, #0]
87800102:	f042 0208 	orr.w	r2, r2, #8
87800106:	601a      	str	r2, [r3, #0]
87800108:	46bd      	mov	sp, r7
8780010a:	f85d 7b04 	ldr.w	r7, [sp], #4
8780010e:	4770      	bx	lr

87800110 <delay_short>:
87800110:	b480      	push	{r7}
87800112:	b083      	sub	sp, #12
87800114:	af00      	add	r7, sp, #0
87800116:	6078      	str	r0, [r7, #4]
87800118:	bf00      	nop
8780011a:	687b      	ldr	r3, [r7, #4]
8780011c:	1e5a      	subs	r2, r3, #1
8780011e:	607a      	str	r2, [r7, #4]
87800120:	2b00      	cmp	r3, #0
87800122:	d1fa      	bne.n	8780011a <delay_short+0xa>
87800124:	370c      	adds	r7, #12
87800126:	46bd      	mov	sp, r7
87800128:	f85d 7b04 	ldr.w	r7, [sp], #4
8780012c:	4770      	bx	lr
8780012e:	bf00      	nop

87800130 <delay>:
87800130:	b580      	push	{r7, lr}
87800132:	b082      	sub	sp, #8
87800134:	af00      	add	r7, sp, #0
87800136:	6078      	str	r0, [r7, #4]
87800138:	e003      	b.n	87800142 <delay+0x12>
8780013a:	f240 70ff 	movw	r0, #2047	; 0x7ff
8780013e:	f7ff ffe7 	bl	87800110 <delay_short>
87800142:	687b      	ldr	r3, [r7, #4]
87800144:	1e5a      	subs	r2, r3, #1
87800146:	607a      	str	r2, [r7, #4]
87800148:	2b00      	cmp	r3, #0
8780014a:	d1f6      	bne.n	8780013a <delay+0xa>
8780014c:	3708      	adds	r7, #8
8780014e:	46bd      	mov	sp, r7
87800150:	bd80      	pop	{r7, pc}
87800152:	bf00      	nop

87800154 <main>:
87800154:	b580      	push	{r7, lr}
87800156:	af00      	add	r7, sp, #0
87800158:	f7ff ff60 	bl	8780001c <clock_enable>
8780015c:	f7ff ff96 	bl	8780008c <led_init>
87800160:	f7ff ffb2 	bl	878000c8 <led_on>
87800164:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
87800168:	f7ff ffe2 	bl	87800130 <delay>
8780016c:	f7ff ffbe 	bl	878000ec <led_off>
87800170:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
87800174:	f7ff ffdc 	bl	87800130 <delay>
87800178:	e7f2      	b.n	87800160 <main+0xc>
8780017a:	bf00      	nop
8780017c:	0000      	movs	r0, r0
	...

87800180 <__main_from_arm>:
87800180:	e51ff004 	ldr	pc, [pc, #-4]	; 87800184 <__main_from_arm+0x4>
87800184:	87800155 			; <UNDEFINED> instruction: 0x87800155

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x8672f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31302e37 	teqcc	r0, r7, lsr lr
  1c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  20:	00342e39 	eorseq	r2, r4, r9, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1b021a01 	blne	86834 <_start-0x877797cc>
  2c:	22011c03 	andcs	r1, r1, #768	; 0x300
  30:	Address 0x0000000000000030 is out of bounds.

