{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698720922386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698720922389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:55:22 2023 " "Processing started: Mon Oct 30 20:55:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698720922389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720922389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720922389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698720922656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698720922656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tbird_fsm.v(32) " "Verilog HDL information at tbird_fsm.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698720928386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h tbird_fsm.v(17) " "Verilog HDL Declaration information at tbird_fsm.v(17): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698720928386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file tbird_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird_fsm " "Found entity 1: tbird_fsm" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928387 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop " "Found entity 2: flip_flop" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Data/GIT/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/VGA/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen2 " "Found entity 1: bit_gen2" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_2 " "Found entity 1: vga_2" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698720928397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25MHz vga_tb.v(14) " "Verilog HDL Implicit Net warning at vga_tb.v(14): created implicit net for \"clk_25MHz\"" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/VGA/vga_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720928397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(9) " "Verilog HDL Parameter Declaration warning at vga_control.v(9): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(10) " "Verilog HDL Parameter Declaration warning at vga_control.v(10): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(11) " "Verilog HDL Parameter Declaration warning at vga_control.v(11): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(12) " "Verilog HDL Parameter Declaration warning at vga_control.v(12): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(13) " "Verilog HDL Parameter Declaration warning at vga_control.v(13): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(16) " "Verilog HDL Parameter Declaration warning at vga_control.v(16): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(17) " "Verilog HDL Parameter Declaration warning at vga_control.v(17): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(18) " "Verilog HDL Parameter Declaration warning at vga_control.v(18): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(19) " "Verilog HDL Parameter Declaration warning at vga_control.v(19): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(20) " "Verilog HDL Parameter Declaration warning at vga_control.v(20): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(7) " "Verilog HDL Parameter Declaration warning at bit_gen.v(7): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen.v(8): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(8): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(9) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(9): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(11) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(11): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(12) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(12): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(13) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(13): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(14) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(14): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(15) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(15): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(16) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(16): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(17) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(17): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(18) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(18): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(19) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(19): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(20) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(20): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(21) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(21): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928398 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(22) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(22): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698720928399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_2 " "Elaborating entity \"vga_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698720928414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:controller " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:controller\"" {  } { { "vga_2.v" "controller" { Text "C:/Data/GIT/VGA/vga_2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720928430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(40) " "Verilog HDL assignment warning at vga_control.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698720928430 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698720928430 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928430 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(66) " "Inferred latch for \"v_sync\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright vga_control.v(66) " "Inferred latch for \"v_bright\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(54) " "Inferred latch for \"h_sync\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright vga_control.v(54) " "Inferred latch for \"h_bright\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 "|vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen2 bit_gen2:bits " "Elaborating entity \"bit_gen2\" for hierarchy \"bit_gen2:bits\"" {  } { { "vga_2.v" "bits" { Text "C:/Data/GIT/VGA/vga_2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720928431 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bit_gen2.v(34) " "Verilog HDL Case Statement warning at bit_gen2.v(34): incomplete case statement has no default case item" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698720928432 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_out bit_gen2.v(26) " "Verilog HDL Always Construct warning at bit_gen2.v(26): inferring latch(es) for variable \"red_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_out bit_gen2.v(26) " "Verilog HDL Always Construct warning at bit_gen2.v(26): inferring latch(es) for variable \"green_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_out bit_gen2.v(26) " "Verilog HDL Always Construct warning at bit_gen2.v(26): inferring latch(es) for variable \"blue_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[0\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[0\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[1\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[1\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[2\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[2\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[3\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[3\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[4\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[4\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928433 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[5\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[5\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[6\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[6\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[7\] bit_gen2.v(34) " "Inferred latch for \"blue_out\[7\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[0\] bit_gen2.v(34) " "Inferred latch for \"green_out\[0\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[1\] bit_gen2.v(34) " "Inferred latch for \"green_out\[1\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[2\] bit_gen2.v(34) " "Inferred latch for \"green_out\[2\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[3\] bit_gen2.v(34) " "Inferred latch for \"green_out\[3\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[4\] bit_gen2.v(34) " "Inferred latch for \"green_out\[4\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[5\] bit_gen2.v(34) " "Inferred latch for \"green_out\[5\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[6\] bit_gen2.v(34) " "Inferred latch for \"green_out\[6\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[7\] bit_gen2.v(34) " "Inferred latch for \"green_out\[7\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[0\] bit_gen2.v(34) " "Inferred latch for \"red_out\[0\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[1\] bit_gen2.v(34) " "Inferred latch for \"red_out\[1\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[2\] bit_gen2.v(34) " "Inferred latch for \"red_out\[2\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[3\] bit_gen2.v(34) " "Inferred latch for \"red_out\[3\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[4\] bit_gen2.v(34) " "Inferred latch for \"red_out\[4\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[5\] bit_gen2.v(34) " "Inferred latch for \"red_out\[5\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[6\] bit_gen2.v(34) " "Inferred latch for \"red_out\[6\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[7\] bit_gen2.v(34) " "Inferred latch for \"red_out\[7\]\" at bit_gen2.v(34)" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928434 "|vga_2|bit_gen2:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbird_fsm tbird_fsm:tb " "Elaborating entity \"tbird_fsm\" for hierarchy \"tbird_fsm:tb\"" {  } { { "vga_2.v" "tb" { Text "C:/Data/GIT/VGA/vga_2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720928440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tbird_fsm.v(42) " "Verilog HDL assignment warning at tbird_fsm.v(42): truncated value with size 32 to match size of target (25)" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698720928440 "|vga_2|tbird_fsm:tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop tbird_fsm:tb\|flip_flop:ff " "Elaborating entity \"flip_flop\" for hierarchy \"tbird_fsm:tb\|flip_flop:ff\"" {  } { { "tbird_fsm.v" "ff" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720928448 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[7\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[6\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[5\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[4\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[3\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[2\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[1\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698720928725 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698720928725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|h_sync " "Latch vga_control:controller\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|h_count\[3\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|h_count\[3\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698720928726 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|h_count\[3\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|h_count\[3\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698720928726 ""}  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698720928726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|v_sync " "Latch vga_control:controller\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|v_count\[6\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|v_count\[6\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698720928726 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|v_count\[6\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|v_count\[6\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698720928726 ""}  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698720928726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|red_out\[0\] " "Latch bit_gen2:bits\|red_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/Data/GIT/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698720928726 ""}  } { { "bit_gen2.v" "" { Text "C:/Data/GIT/VGA/bit_gen2.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698720928726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[0\] GND " "Pin \"green_out\[0\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[1\] GND " "Pin \"green_out\[1\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[2\] GND " "Pin \"green_out\[2\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[3\] GND " "Pin \"green_out\[3\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[4\] GND " "Pin \"green_out\[4\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[5\] GND " "Pin \"green_out\[5\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[6\] GND " "Pin \"green_out\[6\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[7\] GND " "Pin \"green_out\[7\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|green_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[0\] GND " "Pin \"blue_out\[0\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[1\] GND " "Pin \"blue_out\[1\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[2\] GND " "Pin \"blue_out\[2\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[3\] GND " "Pin \"blue_out\[3\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[4\] GND " "Pin \"blue_out\[4\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[5\] GND " "Pin \"blue_out\[5\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[6\] GND " "Pin \"blue_out\[6\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[7\] GND " "Pin \"blue_out\[7\]\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/Data/GIT/VGA/vga_2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698720928761 "|vga_2|blue_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698720928761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698720928813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/VGA/output_files/vga.map.smsg " "Generated suppressed messages file C:/Data/GIT/VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720928982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698720929044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698720929044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698720929072 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698720929072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698720929072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698720929072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698720929083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:55:29 2023 " "Processing ended: Mon Oct 30 20:55:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698720929083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698720929083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698720929083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698720929083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698720929991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698720929996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:55:29 2023 " "Processing started: Mon Oct 30 20:55:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698720929996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698720929996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698720929996 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698720930060 ""}
{ "Info" "0" "" "Project  = vga" {  } {  } 0 0 "Project  = vga" 0 0 "Fitter" 0 0 1698720930061 ""}
{ "Info" "0" "" "Revision = vga" {  } {  } 0 0 "Revision = vga" 0 0 "Fitter" 0 0 1698720930061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698720930137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698720930137 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698720930144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698720930174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698720930174 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698720930473 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698720930486 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698720930606 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 34 " "No exact pin location assignment(s) for 3 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698720930734 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698720937713 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 56 global CLKCTRL_G6 " "clk_50MHz~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698720937776 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698720937776 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720937777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698720937778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698720937779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698720937779 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698720937779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698720937780 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698720937780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698720938172 ""}
{ "Info" "ISTA_SDC_FOUND" "tbird_fsm.sdc " "Reading SDC File: 'tbird_fsm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698720938172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tbird_fsm.sdc 1 clk port " "Ignored filter at tbird_fsm.sdc(1): clk could not be matched with a port" {  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698720938173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tbird_fsm.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at tbird_fsm.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\] " "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\]" {  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698720938173 ""}  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698720938173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698720938173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698720938174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698720938176 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698720938176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698720938191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698720938191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698720938191 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_switch " "Node \"blue_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698720938218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_switch " "Node \"green_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698720938218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_switch " "Node \"red_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/piece_of_shit_2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698720938218 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698720938218 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720938218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698720941662 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698720941799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720942722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698720943493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698720944688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720944688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698720945439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y58 X44_Y69 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69" {  } { { "loc" "" { Generic "C:/Data/GIT/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69"} { { 12 { 0 ""} 33 58 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698720948963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698720948963 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1698720954222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698720959666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698720959666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720959669 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698720960567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698720960611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698720960907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698720960907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698720961184 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698720962738 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698720962908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/VGA/output_files/vga.fit.smsg " "Generated suppressed messages file C:/Data/GIT/VGA/output_files/vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698720962966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6562 " "Peak virtual memory: 6562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698720963400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:56:03 2023 " "Processing ended: Mon Oct 30 20:56:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698720963400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698720963400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698720963400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698720963400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698720964248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698720964252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:56:04 2023 " "Processing started: Mon Oct 30 20:56:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698720964252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698720964252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698720964252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698720964718 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698720968214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698720968506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:56:08 2023 " "Processing ended: Mon Oct 30 20:56:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698720968506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698720968506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698720968506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698720968506 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698720969086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698720969399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698720969404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:56:09 2023 " "Processing started: Mon Oct 30 20:56:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698720969404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698720969404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698720969404 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698720969475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698720969889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698720969889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720969917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720969917 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698720970260 ""}
{ "Info" "ISTA_SDC_FOUND" "tbird_fsm.sdc " "Reading SDC File: 'tbird_fsm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698720970286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tbird_fsm.sdc 1 clk port " "Ignored filter at tbird_fsm.sdc(1): clk could not be matched with a port" {  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698720970287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tbird_fsm.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at tbird_fsm.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\] " "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\]" {  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698720970288 ""}  } { { "C:/Data/GIT/VGA/tbird_fsm.sdc" "" { Text "C:/Data/GIT/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698720970288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1698720970288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698720970290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tbird_fsm:tb\|flip_flop:ff\|q\[0\] tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "create_clock -period 1.000 -name tbird_fsm:tb\|flip_flop:ff\|q\[0\] tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698720970290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tbird_fsm:tb\|slow_clk tbird_fsm:tb\|slow_clk " "create_clock -period 1.000 -name tbird_fsm:tb\|slow_clk tbird_fsm:tb\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698720970290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:controller\|v_count\[0\] vga_control:controller\|v_count\[0\] " "create_clock -period 1.000 -name vga_control:controller\|v_count\[0\] vga_control:controller\|v_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698720970290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:controller\|h_count\[0\] vga_control:controller\|h_count\[0\] " "create_clock -period 1.000 -name vga_control:controller\|h_count\[0\] vga_control:controller\|h_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698720970290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698720970290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698720970292 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698720970292 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698720970297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698720970313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698720970313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.005 " "Worst-case setup slack is -8.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.005              -8.005 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -8.005              -8.005 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.289            -215.491 clk_50MHz  " "   -6.289            -215.491 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.088              -6.088 vga_control:controller\|h_count\[0\]  " "   -6.088              -6.088 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.830              -5.830 vga_control:controller\|v_count\[0\]  " "   -5.830              -5.830 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.333             -31.600 tbird_fsm:tb\|slow_clk  " "   -3.333             -31.600 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.310 " "Worst-case hold slack is -3.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.310             -49.289 clk_50MHz  " "   -3.310             -49.289 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -0.687 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.687              -0.687 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 vga_control:controller\|v_count\[0\]  " "    0.878               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 vga_control:controller\|h_count\[0\]  " "    1.023               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.116               0.000 tbird_fsm:tb\|slow_clk  " "    2.116               0.000 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.441 " "Worst-case recovery slack is -5.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441              -5.441 vga_control:controller\|h_count\[0\]  " "   -5.441              -5.441 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.923              -4.923 vga_control:controller\|v_count\[0\]  " "   -4.923              -4.923 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.600 " "Worst-case removal slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 vga_control:controller\|v_count\[0\]  " "    0.600               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 vga_control:controller\|h_count\[0\]  " "    1.020               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.788 " "Worst-case minimum pulse width slack is -0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788             -34.381 clk_50MHz  " "   -0.788             -34.381 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -2.559 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.482              -2.559 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.702 tbird_fsm:tb\|slow_clk  " "   -0.394              -6.702 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 vga_control:controller\|v_count\[0\]  " "    0.400               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 vga_control:controller\|h_count\[0\]  " "    0.401               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970325 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698720970335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698720970356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698720970936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698720970972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698720970978 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698720970978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.086 " "Worst-case setup slack is -8.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.086              -8.086 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -8.086              -8.086 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.182              -6.182 vga_control:controller\|h_count\[0\]  " "   -6.182              -6.182 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.877              -5.877 vga_control:controller\|v_count\[0\]  " "   -5.877              -5.877 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.836            -206.682 clk_50MHz  " "   -5.836            -206.682 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504             -33.181 tbird_fsm:tb\|slow_clk  " "   -3.504             -33.181 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.356 " "Worst-case hold slack is -3.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356             -52.455 clk_50MHz  " "   -3.356             -52.455 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -0.724 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.724              -0.724 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 vga_control:controller\|v_count\[0\]  " "    0.843               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955               0.000 vga_control:controller\|h_count\[0\]  " "    0.955               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.300               0.000 tbird_fsm:tb\|slow_clk  " "    2.300               0.000 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.619 " "Worst-case recovery slack is -5.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.619              -5.619 vga_control:controller\|h_count\[0\]  " "   -5.619              -5.619 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.990              -4.990 vga_control:controller\|v_count\[0\]  " "   -4.990              -4.990 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 vga_control:controller\|v_count\[0\]  " "    0.557               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 vga_control:controller\|h_count\[0\]  " "    1.013               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.774 " "Worst-case minimum pulse width slack is -0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774             -37.726 clk_50MHz  " "   -0.774             -37.726 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -2.256 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.429              -2.256 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.700 tbird_fsm:tb\|slow_clk  " "   -0.394              -6.700 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 vga_control:controller\|v_count\[0\]  " "    0.370               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 vga_control:controller\|h_count\[0\]  " "    0.432               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720970988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720970988 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698720970998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698720971103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698720971605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698720971654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698720971657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698720971657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.434 " "Worst-case setup slack is -4.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.434              -4.434 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -4.434              -4.434 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938            -117.545 clk_50MHz  " "   -3.938            -117.545 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113              -3.113 vga_control:controller\|h_count\[0\]  " "   -3.113              -3.113 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946              -2.946 vga_control:controller\|v_count\[0\]  " "   -2.946              -2.946 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627             -15.063 tbird_fsm:tb\|slow_clk  " "   -1.627             -15.063 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.876 " "Worst-case hold slack is -1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876             -27.453 clk_50MHz  " "   -1.876             -27.453 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.451              -0.451 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 vga_control:controller\|v_count\[0\]  " "    0.682               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 vga_control:controller\|h_count\[0\]  " "    0.833               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022               0.000 tbird_fsm:tb\|slow_clk  " "    1.022               0.000 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.520 " "Worst-case recovery slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520              -2.520 vga_control:controller\|h_count\[0\]  " "   -2.520              -2.520 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383              -2.383 vga_control:controller\|v_count\[0\]  " "   -2.383              -2.383 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 vga_control:controller\|v_count\[0\]  " "    0.473               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 vga_control:controller\|h_count\[0\]  " "    0.655               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.689 " "Worst-case minimum pulse width slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -6.029 clk_50MHz  " "   -0.689              -6.029 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.556 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.165              -0.556 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.439 tbird_fsm:tb\|slow_clk  " "   -0.054              -0.439 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 vga_control:controller\|h_count\[0\]  " "    0.395               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 vga_control:controller\|v_count\[0\]  " "    0.414               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971667 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698720971675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698720971783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698720971785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698720971785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.173 " "Worst-case setup slack is -4.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.173              -4.173 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -4.173              -4.173 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.260             -97.780 clk_50MHz  " "   -3.260             -97.780 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905              -2.905 vga_control:controller\|h_count\[0\]  " "   -2.905              -2.905 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742              -2.742 vga_control:controller\|v_count\[0\]  " "   -2.742              -2.742 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599             -14.925 tbird_fsm:tb\|slow_clk  " "   -1.599             -14.925 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.851 " "Worst-case hold slack is -1.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851             -29.032 clk_50MHz  " "   -1.851             -29.032 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.438 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.438              -0.438 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 vga_control:controller\|v_count\[0\]  " "    0.596               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 vga_control:controller\|h_count\[0\]  " "    0.714               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 tbird_fsm:tb\|slow_clk  " "    1.056               0.000 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.406 " "Worst-case recovery slack is -2.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406              -2.406 vga_control:controller\|h_count\[0\]  " "   -2.406              -2.406 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256              -2.256 vga_control:controller\|v_count\[0\]  " "   -2.256              -2.256 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 vga_control:controller\|v_count\[0\]  " "    0.417               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 vga_control:controller\|h_count\[0\]  " "    0.576               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.657 " "Worst-case minimum pulse width slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -6.043 clk_50MHz  " "   -0.657              -6.043 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.169 tbird_fsm:tb\|flip_flop:ff\|q\[0\]  " "   -0.081              -0.169 tbird_fsm:tb\|flip_flop:ff\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.049 tbird_fsm:tb\|slow_clk  " "   -0.010              -0.049 tbird_fsm:tb\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 vga_control:controller\|v_count\[0\]  " "    0.413               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 vga_control:controller\|h_count\[0\]  " "    0.424               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698720971795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698720971795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698720972780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698720972781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5133 " "Peak virtual memory: 5133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698720972822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:56:12 2023 " "Processing ended: Mon Oct 30 20:56:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698720972822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698720972822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698720972822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698720972822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698720973670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698720973674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:56:13 2023 " "Processing started: Mon Oct 30 20:56:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698720973674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698720973674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698720973674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698720974258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga.vo C:/Data/GIT/VGA/simulation/modelsim/ simulation " "Generated file vga.vo in folder \"C:/Data/GIT/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698720974301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698720974330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:56:14 2023 " "Processing ended: Mon Oct 30 20:56:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698720974330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698720974330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698720974330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698720974330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698720974914 ""}
