
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007332                       # Number of seconds simulated
sim_ticks                                  7332491000                       # Number of ticks simulated
final_tick                                 7332491000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94798                       # Simulator instruction rate (inst/s)
host_op_rate                                   146153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48272959                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661128                       # Number of bytes of host memory used
host_seconds                                   151.90                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          293248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              345088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        18240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            18240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5392                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           285                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 285                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7069903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           39992957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               47062860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7069903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7069903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2487558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2487558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2487558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7069903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          39992957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              49550419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4581.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003475186500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            15                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            15                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                11374                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 256                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         5392                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         285                       # Number of write requests accepted
system.mem_ctrl.readBursts                       5392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       285                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  345024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    16384                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   345088                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 18240                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                375                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                459                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                435                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                397                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                301                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                305                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                394                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               263                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               340                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               335                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 76                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7332454000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   5392                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   285                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3832                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1258                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      262                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       38                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          781                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     460.783611                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    306.586987                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    349.528592                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           156     19.97%     19.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          143     18.31%     38.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51      6.53%     44.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           56      7.17%     51.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          149     19.08%     71.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31      3.97%     75.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           25      3.20%     78.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           29      3.71%     81.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          141     18.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           781                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           15                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      353.933333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     191.488013                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     681.683574                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              5     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            7     46.67%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            2     13.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2688-2815            1      6.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             15                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           15                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.066667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.037322                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.032796                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7     46.67%     46.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 8     53.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             15                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       293184                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        16384                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 7069902.983856372535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 39984229.097587712109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 2234438.473910162225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4582                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          285                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     27065500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    269209750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 135491325250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33414.20                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     58753.76                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 475408158.77                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     195194000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                296275250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    26955000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      36207.38                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 54957.38                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         47.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      47.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.39                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.37                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.83                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      4646                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      210                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  86.18                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.68                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1291607.19                       # Average gap between requests
system.mem_ctrl.pageHitRate                     85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1415535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 20713140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                   52200                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          148742880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              64627740                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              13756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        467854860                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        273478560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1351380420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2344706295                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             319.769406                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7154720750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      29948000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       62920000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5416760500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    712184250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       84587750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1026090500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2963100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1548360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 17778600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 1284120                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              71827980                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               5090400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        240432270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        102280320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1547119860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2065311090                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             281.665684                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7161644500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10043000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       31720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6368098500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    266355500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      129018750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    527255250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326084                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326084                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3039                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290082                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1445                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270673                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19409                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1816                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4936461                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           550                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            75                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625719                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7332492                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1649297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500667                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326084                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272118                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5643751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           378                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625679                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7296815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.067053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.541006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3752563     51.43%     51.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   319632      4.38%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    78814      1.08%     56.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   132780      1.82%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   247953      3.40%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   131234      1.80%     63.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   353743      4.85%     68.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   507092      6.95%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1773004     24.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7296815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044471                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.977591                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   610349                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3774358                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1636263                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1272626                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3219                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22351920                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3219                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1041997                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  172718                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2476519                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3600153                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22338550                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   497                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 454982                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2942730                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16843                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21670314                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48523938                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24905964                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702096                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   157183                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5609028                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526990                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114043                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098328                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2087319                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22313251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22427933                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               855                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          113241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       159769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7296815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.073661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.112479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              978265     13.41%     13.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              970514     13.30%     26.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1230692     16.87%     43.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1009967     13.84%     57.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1149970     15.76%     73.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1060920     14.54%     87.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              435663      5.97%     93.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              238916      3.27%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              221908      3.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7296815                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29912     30.73%     30.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  7007      7.20%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.02%     37.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.02%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 3      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            59152     60.77%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    628      0.65%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   400      0.41%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               174      0.18%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35543      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210004     32.15%     32.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     32.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.01%     32.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196975     18.71%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  380      0.00%     51.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  799      0.00%     51.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  937      0.00%     51.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 579      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097268      9.35%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097360      9.35%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62805      0.28%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13249      0.06%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4613023     20.57%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097619      9.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22427933                       # Type of FU issued
system.cpu.iq.rate                           3.058705                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       97337                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004340                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21973971                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7458632                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313913                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30276902                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14968124                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949430                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7318121                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15171606                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2305                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16918                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7092                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       151557                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3219                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   54590                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                108229                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22313328                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526990                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114043                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    778                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 92840                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            986                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2811                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3797                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22421481                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4674213                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6452                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6784560                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313685                       # Number of branches executed
system.cpu.iew.exec_stores                    2110347                       # Number of stores executed
system.cpu.iew.exec_rate                     3.057825                       # Inst execution rate
system.cpu.iew.wb_sent                       22264861                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263343                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13880446                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20045228                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.036259                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692456                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113272                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3056                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7279907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.049501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.452143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2423888     33.30%     33.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2105596     28.92%     62.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39439      0.54%     62.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8768      0.12%     62.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       248057      3.41%     66.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        35558      0.49%     66.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       204077      2.80%     69.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       121364      1.67%     71.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2093160     28.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7279907                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2093160                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27500105                       # The number of ROB reads
system.cpu.rob.rob_writes                    44643791                       # The number of ROB writes
system.cpu.timesIdled                             575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.509220                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.509220                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.963787                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.963787                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25093189                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956262                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688135                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851578                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577265                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774395                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7416800                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.178937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6804337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.977669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.178937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13867470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13867470                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4603668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4603668                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106135                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6709803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6709803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6709803                       # number of overall hits
system.cpu.dcache.overall_hits::total         6709803                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       175849                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        175849                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          816                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       176665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         176665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       176665                       # number of overall misses
system.cpu.dcache.overall_misses::total        176665                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4558556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4558556000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     56174999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     56174999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4614730999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4614730999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4614730999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4614730999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886468                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036792                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000387                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25923.127228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25923.127228                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68841.910539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68841.910539                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26121.365290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26121.365290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26121.365290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26121.365290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.750977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36283                       # number of writebacks
system.cpu.dcache.writebacks::total             36283                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81837                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        82131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        82131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82131                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        94012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94012                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          522                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        94534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94534                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2726425000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2726425000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46144999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46144999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2772569999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2772569999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2772569999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2772569999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013728                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29000.819044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29000.819044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88400.381226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88400.381226                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29328.812903                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29328.812903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29328.812903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29328.812903                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94278                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.413969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1618.895418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.413969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252362                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624367                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624367                       # number of overall hits
system.cpu.icache.overall_hits::total         1624367                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1312                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1312                       # number of overall misses
system.cpu.icache.overall_misses::total          1312                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115452998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115452998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    115452998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115452998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115452998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115452998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625679                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000807                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87997.711890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87997.711890                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87997.711890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87997.711890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87997.711890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87997.711890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1004                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1004                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1004                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1004                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1004                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91948998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91948998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91948998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91948998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91948998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91948998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000618                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000618                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000618                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000618                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91582.667331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91582.667331                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91582.667331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91582.667331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91582.667331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91582.667331                       # average overall mshr miss latency
system.cpu.icache.replacements                    748                       # number of replacements
system.l2bus.snoop_filter.tot_requests         190564                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        95027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              137                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               94727                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         36568                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             59755                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                811                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               811                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          94727                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2756                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       283346                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  286102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        64256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8372288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8436544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1297                       # Total snoops (count)
system.l2bus.snoopTraffic                       18240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              96835                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001518                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.038933                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    96688     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                      147      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                96835                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            263130000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3013998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           283602000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3701.141543                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 190523                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5392                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                35.334384                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   453.410069                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3247.731473                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.110696                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.792903                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903599                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4022                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1529832                       # Number of tag accesses
system.l2cache.tags.data_accesses             1529832                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        36283                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        36283                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          398                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              398                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          194                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        89554                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        89748                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             194                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           89952                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               90146                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            194                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          89952                       # number of overall hits
system.l2cache.overall_hits::total              90146                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          413                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            413                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4979                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4582                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5392                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4582                       # number of overall misses
system.l2cache.overall_misses::total             5392                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     42069000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42069000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     84827000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    553789000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    638616000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     84827000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    595858000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    680685000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     84827000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    595858000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    680685000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        36283                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        36283                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1004                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        93723                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        94727                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1004                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        94534                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           95538                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1004                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        94534                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          95538                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.509248                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.509248                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.806773                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.044482                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.052562                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.806773                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.048469                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.056438                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.806773                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.048469                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.056438                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 101861.985472                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 101861.985472                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 104724.691358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 132834.972415                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 128261.899980                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 104724.691358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 130043.212571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126239.799703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 104724.691358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 130043.212571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126239.799703                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            285                       # number of writebacks
system.l2cache.writebacks::total                  285                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           32                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          413                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          413                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4979                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4582                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5392                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4582                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5392                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33809000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33809000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     68627000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    470409000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    539036000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     68627000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    504218000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    572845000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     68627000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    504218000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    572845000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.509248                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.509248                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.806773                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044482                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.052562                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.806773                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.048469                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.056438                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.806773                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.048469                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.056438                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81861.985472                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81861.985472                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84724.691358                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 112834.972415                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 108261.899980                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84724.691358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 110043.212571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 106239.799703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84724.691358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 110043.212571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 106239.799703                       # average overall mshr miss latency
system.l2cache.replacements                      1297                       # number of replacements
system.membus.snoop_filter.tot_requests          6583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7332491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4979                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          285                       # Transaction distribution
system.membus.trans_dist::CleanEvict              906                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4979                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        11975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        11975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       363328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       363328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5392                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28385000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
