

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap'
================================================================
* Date:           Wed Dec  7 16:29:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       44|  0.200 us|  0.440 us|   20|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_ByteCpy_fu_344  |ByteCpy  |        9|       33|  90.000 ns|  0.330 us|    9|   33|       no|
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      13|     51|    -|
|Memory           |        0|    -|      16|      2|    0|
|Multiplexer      |        -|    -|       -|    400|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+----+----+----+-----+
    |      Instance      |  Module | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------+---------+---------+----+----+----+-----+
    |grp_ByteCpy_fu_344  |ByteCpy  |        0|   0|  13|  51|    0|
    +--------------------+---------+---------+----+----+----+-----+
    |Total               |         |        0|   0|  13|  51|    0|
    +--------------------+---------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                    |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  65|         13|    1|         13|
    |lk_address0  |  53|         10|    4|         40|
    |lk_address1  |  48|          9|    4|         36|
    |lk_ce0       |  14|          3|    1|          3|
    |lk_we0       |   9|          2|    1|          2|
    |t_address0   |  53|         10|    4|         40|
    |t_address1   |  48|          9|    4|         36|
    |t_ce0        |  14|          3|    1|          3|
    |t_d0         |  48|          9|    8|         72|
    |t_d1         |  48|          9|    8|         72|
    +-------------+----+-----------+-----+-----------+
    |Total        | 400|         77|   36|        317|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |grp_ByteCpy_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |tmp_16_reg_668                   |   1|   0|    1|          0|
    |tmp_s_reg_608                    |   7|   0|    7|          0|
    |trunc_ln246_reg_593              |   1|   0|    1|          0|
    |trunc_ln248_reg_613              |   1|   0|    1|          0|
    |trunc_ln250_reg_628              |   1|   0|    1|          0|
    |trunc_ln252_reg_643              |   1|   0|    1|          0|
    |trunc_ln257_reg_678              |   7|   0|    7|          0|
    |trunc_ln259_reg_693              |   7|   0|    7|          0|
    |trunc_ln261_reg_708              |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  46|   0|   46|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap|  return value|
|lk_address0  |  out|    4|   ap_memory|                lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                lk|         array|
|lk_we0       |  out|    1|   ap_memory|                lk|         array|
|lk_d0        |  out|    8|   ap_memory|                lk|         array|
|lk_q0        |   in|    8|   ap_memory|                lk|         array|
|lk_address1  |  out|    4|   ap_memory|                lk|         array|
|lk_ce1       |  out|    1|   ap_memory|                lk|         array|
|lk_q1        |   in|    8|   ap_memory|                lk|         array|
+-------------+-----+-----+------------+------------------+--------------+

