

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config3_0_0'
================================================================
* Date:           Fri Jan 13 14:29:35 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|      67|      2|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      84|     11|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |myproject_mul_16s_12ns_26_2_0_U72  |myproject_mul_16s_12ns_26_2_0  |        0|      1|  67|   2|    0|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |Total                              |                               |        0|      1|  67|   2|    0|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  17|   0|   17|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config3>.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config3>.0.0 | return value |
|ap_return      | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config3>.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config3>.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                 data_0_V_read                |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------+--------------+

