# Dual-Core Processor Architecture

> Implemented by *Sara Ghazavi*
> Sharif University of Technology â€“ Spring 1404

---

## ğŸ“ Description

This project implements a **simplified dual-core processor architecture** inspired by **multi-cycle CPU design principles**.
It was developed as a course project for *Computer Architecture (CA)* at **Sharif University of Technology**.

The processor consists of **two parallel cores**, each with its own **ALU**, **Control Unit**, **Register File**, and **Program Counter**, sharing a **common data memory** managed through concurrency control.
The goal of this project was to explore the fundamentals of **hardwareâ€“software parallelism**, **synchronization**, and **multi-core performance evaluation**.

---

## âš™ï¸ Features

âœ… **Dual-Core Execution** â€” Two cores execute instructions concurrently.

âœ… **Shared Data Memory** â€” Central memory accessible by both cores with concurrency control.

âœ… **Custom Instruction Set** â€” Includes special synchronization instructions:

* `cpuid` â€“ Identifies the executing core
* `sync` â€“ Enforces instruction ordering
* `exchng` â€“ Atomic memory exchange

  âœ… **Spinlock Mechanism** â€” Prevents race conditions in shared memory access.
  
  âœ… **Performance Evaluation** â€” Parallel execution tested on 8Ã—8 matrix multiplication and summation benchmarks.
  
  âœ… **Instruction-Level Parallelism** â€” Demonstrated through concurrent load/store and ALU operations.

---

## ğŸ§© Architecture Overview

```
+-----------------------------+
|        Shared Memory        |
+-----------------------------+
          â†‘          â†‘
   +-------------+  +-------------+
   |   Core #1   |  |   Core #2   |
   |-------------|  |-------------|
   | ALU         |  | ALU         |
   | Control Unit|  | Control Unit|
   | Reg File    |  | Reg File    |
   | PC          |  | PC          |
   +-------------+  +-------------+
```

Each core executes instructions independently, synchronizing via shared memory using atomic operations and a spinlock-based protocol.

---

## ğŸ› ï¸ Technical Stack

* **Language:** Verilog
* **Simulation Tools:** ModelSim / Quartus
* **Architecture:** Multi-cycle dual-core CPU
* **Synchronization:** Custom ISA extensions (`cpuid`, `sync`, `exchng`)
* **Memory:** Shared data memory with concurrency control

---

## ğŸ“˜ Educational Objectives

* Understand the fundamentals of **multi-core processor design**
* Learn how **concurrency and synchronization** work at the hardware level
* Implement **custom instruction sets** and **control logic**
* Explore **hardware-level performance improvements** through parallel execution.
Hub Link](https://github.com/sarahghazavi/Dual-Core-Processor-Spring-2025)

---

## ğŸ‘©â€ğŸ’» Author

**Sara Ghazavi**
Sharif University of Technology
Course: Computer Architecture â€“ Spring 1404
