// Seed: 4063742273
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_5,
    output supply0 id_3
);
  initial begin : LABEL_0
    return id_1;
  end
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input supply0 id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14,
    output supply1 id_15,
    input tri1 id_16,
    output tri id_17,
    input tri0 id_18
);
  wire id_20;
  ;
  logic id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_14,
      id_8
  );
  assign modCall_1.id_2 = 0;
  wire [-1 : 1] id_22;
endmodule
