
<!-- HEADER -->
<h1 align="center">ğŸš€ Drive Ready 7.0 â€” <span style="color:#3BAFDA;">VLSI Journey</span></h1>

<p align="center">
  <a href="https://github.com/S-Nikhil-Prince/Drive-Ready-7.0">
    <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=22&pause=1000&color=3BAFDA&center=true&vCenter=true&width=500&lines=VLSI+Design+%26+Verification;SystemVerilog+%26+Cadence;Projects+%7C+Notes+%7C+Programs;Learning+Never+Stops!" alt="Typing SVG" />
  </a>
</p>

---

## ğŸ§© Overview  

**Drive Ready 7.0** is a curated collection of my learning and project work completed under the **Technical Hubâ€™s Drive Ready Program**.  
It includes everything from foundational **SystemVerilog programs** to **industry-level design projects**, **Cadence tool certifications**, and **handwritten notes** from the journey.  

> ğŸ’¡ *This repository reflects my practical growth in the VLSI domain â€” learning, designing, and verifying step by step.*

---

## ğŸ—ï¸ Repository Structure  


---

## ğŸ§  Highlights  

âœ¨ **Hands-on Projects** â€” RTL + Testbench designs using Verilog & SystemVerilog  
ğŸ§© **EDA Tools** â€” Practiced on *Cadence*, *AMD Vivado*, and *EDA Playground*  
ğŸ§¾ **Documentation** â€” Proper verification notes and project writeups  
ğŸ¯ **Goal** â€” Build deep understanding of design flow and verification architecture  

---

## ğŸ› ï¸ Tools & Technologies  

<p align="center">
  <img src="https://img.shields.io/badge/AMD%20Vivado-%231F77B4.svg?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/Cadence-%23E03C31.svg?style=for-the-badge&logo=autodesk&logoColor=white" />
  <img src="https://img.shields.io/badge/EDA%20Playground-%23007ACC.svg?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/VS%20Code-%23007ACC.svg?style=for-the-badge&logo=visualstudiocode&logoColor=white" />
  <img src="https://img.shields.io/badge/GitHub-%23181717.svg?style=for-the-badge&logo=github&logoColor=white" />
  <img src="https://img.shields.io/badge/LinkedIn-%230A66C2.svg?style=for-the-badge&logo=linkedin&logoColor=white" />
</p>

---

## ğŸ“š Sections Explained  

### ğŸ“ Cadence Certificates  
Contains proof of completion and excellence in Cadence tool training under *Technical Hub* collaboration with *Cadence Design Systems*.  
> ğŸ… Demonstrates tool-level proficiency and course completion.

---

### ğŸ’» Programs  
Fundamental Verilog & SystemVerilog programs written during training.  
> Includes logic designs, sequential circuits, and verification examples.

---

### ğŸ§© Projects  
Mini and micro-level design projects built using real verification flow concepts.  
> ğŸ§  Example: *APB-based bus ticketing system, FSM-based seat allocation, and more.*

---

### ğŸ“˜ SV Notes  
Personal learning notes covering:
- Testbench components (Driver, Monitor, Scoreboard, Interface)  
- Classes & OOP concepts in SystemVerilog  
- Constrained Random Verification  
- Functional Coverage and Assertions  

> ğŸ““ Organized for quick revision and concept clarity.

---

## ğŸŒŸ Visual Overview  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=S-Nikhil-Prince&repo=Drive-Ready-7.0&theme=transparent&title_color=3BAFDA&text_color=9f9f9f&icon_color=3BAFDA&border_color=2D333B" />
</p>

---

## ğŸ“ˆ Learning Progress  

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com?user=S-Nikhil-Prince&theme=transparent&hide_border=true&fire=3BAFDA&currStreakNum=3BAFDA&sideNums=9f9f9f&currStreakLabel=3BAFDA" height="165"/>
  <img src="https://github-readme-stats.vercel.app/api?username=S-Nikhil-Prince&show_icons=true&theme=transparent&hide_border=true&title_color=3BAFDA&text_color=9f9f9f&icon_color=3BAFDA" height="165"/>
</p>

---

## ğŸ§  Future Scope  

- ğŸ§ª Integrate UVM-based verification flow  
- ğŸ’» Add Python automation for log parsing  
- ğŸ§° Upload waveform examples and simulation results  
- ğŸ“ Contribute educational content for VLSI learners  

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="https://www.linkedin.com/in/nikhil-prince-sodadasi/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Connect-3BAFDA?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="mailto:your-email@example.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-Say%20Hi-2ecc71?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://github.com/S-Nikhil-Prince" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-Follow-24292e?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=S-Nikhil-Prince&style=for-the-badge&color=3BAFDA&label=Repo+Views" />
</p>

<!-- Commit 1: Initial documentation update -->

<h3 align="center" style="color:gray;">âš¡ Driven by Curiosity Â· Built with Code Â· Verified by Practice âš¡</h3>

<!-- Commit 2: Enhance repository documentation -->

<!-- Commit 3: Refactor content organization -->

<!-- Commit 4: Optimize formatting and styling -->

<!-- Commit 5: Maintain code consistency -->
