#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 18 11:16:31 2016
# Process ID: 3179
# Log file: /home/phil/cpu_entwurf/cpu/work_vivado/vivado.log
# Journal file: /home/phil/cpu_entwurf/cpu/work_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project single_cycle_cpu /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/phil/cpu_entwurf/cpu/memory_access.vhd /home/phil/cpu_entwurf/alu/alu.vhd /home/phil/cpu_entwurf/cpu/execute.vhd /home/phil/cpu_entwurf/decoder/decoder.vhd /home/phil/cpu_entwurf/cpu/instruction_decode.vhd /home/phil/cpu_entwurf/register_file/regfile.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd /home/phil/cpu_entwurf/program_counter/pc.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd /home/phil/cpu_entwurf/cpu/fetch.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd /home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
