/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:20 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_TXRX_CFIR_COEFF_H__
#define __ADI_APOLLO_BF_TXRX_CFIR_COEFF_H__

/*============= D E F I N E S ==============*/
#define RX_CFIR_COEFF_RX_SLICE_0_RX_DIGITAL0 0x60365000
#define RX_CFIR_COEFF_RX_SLICE_1_RX_DIGITAL0 0x60565000
#define RX_CFIR_COEFF_RX_SLICE_0_RX_DIGITAL1 0x60B65000
#define RX_CFIR_COEFF_RX_SLICE_1_RX_DIGITAL1 0x60D65000
#define TX_CFIR_COEFF_TX_SLICE_0_TX_DIGITAL0 0x61305000
#define TX_CFIR_COEFF_TX_SLICE_1_TX_DIGITAL0 0x61505000
#define TX_CFIR_COEFF_TX_SLICE_0_TX_DIGITAL1 0x61B05000
#define TX_CFIR_COEFF_TX_SLICE_1_TX_DIGITAL1 0x61D05000

#define REG_I_COEFF_0_LSB_1_ADDR(inst, n)    ((inst) + 0x00000000 + 2 * (n))
#define BF_I_COEFF_0_1_INFO(inst, n)         ((inst) + 0x00000000 + 2 * (n)), 0x00001000

#define REG_I_COEFF_0_MSB_1_ADDR(inst, n)    ((inst) + 0x00000001 + 2 * (n))

#define REG_Q_COEFF_0_LSB_1_ADDR(inst, n)    ((inst) + 0x00000020 + 2 * (n))
#define BF_Q_COEFF_0_1_INFO(inst, n)         ((inst) + 0x00000020 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_0_MSB_1_ADDR(inst, n)    ((inst) + 0x00000021 + 2 * (n))

#define REG_I_COEFF_1_LSB_1_ADDR(inst, n)    ((inst) + 0x00000040 + 2 * (n))
#define BF_I_COEFF_1_1_INFO(inst, n)         ((inst) + 0x00000040 + 2 * (n)), 0x00001000

#define REG_I_COEFF_1_MSB_1_ADDR(inst, n)    ((inst) + 0x00000041 + 2 * (n))

#define REG_Q_COEFF_1_LSB_1_ADDR(inst, n)    ((inst) + 0x00000060 + 2 * (n))
#define BF_Q_COEFF_1_1_INFO(inst, n)         ((inst) + 0x00000060 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_1_MSB_1_ADDR(inst, n)    ((inst) + 0x00000061 + 2 * (n))

#define REG_I_COEFF_2_LSB_1_ADDR(inst, n)    ((inst) + 0x00000080 + 2 * (n))
#define BF_I_COEFF_2_1_INFO(inst, n)         ((inst) + 0x00000080 + 2 * (n)), 0x00001000

#define REG_I_COEFF_2_MSB_1_ADDR(inst, n)    ((inst) + 0x00000081 + 2 * (n))

#define REG_Q_COEFF_2_LSB_1_ADDR(inst, n)    ((inst) + 0x000000A0 + 2 * (n))
#define BF_Q_COEFF_2_1_INFO(inst, n)         ((inst) + 0x000000A0 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_2_MSB_1_ADDR(inst, n)    ((inst) + 0x000000A1 + 2 * (n))

#define REG_I_COEFF_3_LSB_1_ADDR(inst, n)    ((inst) + 0x000000C0 + 2 * (n))
#define BF_I_COEFF_3_1_INFO(inst, n)         ((inst) + 0x000000C0 + 2 * (n)), 0x00001000

#define REG_I_COEFF_3_MSB_1_ADDR(inst, n)    ((inst) + 0x000000C1 + 2 * (n))

#define REG_Q_COEFF_3_LSB_1_ADDR(inst, n)    ((inst) + 0x000000E0 + 2 * (n))
#define BF_Q_COEFF_3_1_INFO(inst, n)         ((inst) + 0x000000E0 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_3_MSB_1_ADDR(inst, n)    ((inst) + 0x000000E1 + 2 * (n))

#define REG_I_COEFF_0_LSB_2_ADDR(inst, n)    ((inst) + 0x00000100 + 2 * (n))
#define BF_I_COEFF_0_2_INFO(inst, n)         ((inst) + 0x00000100 + 2 * (n)), 0x00001000

#define REG_I_COEFF_0_MSB_2_ADDR(inst, n)    ((inst) + 0x00000101 + 2 * (n))

#define REG_Q_COEFF_0_LSB_2_ADDR(inst, n)    ((inst) + 0x00000120 + 2 * (n))
#define BF_Q_COEFF_0_2_INFO(inst, n)         ((inst) + 0x00000120 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_0_MSB_2_ADDR(inst, n)    ((inst) + 0x00000121 + 2 * (n))

#define REG_I_COEFF_1_LSB_2_ADDR(inst, n)    ((inst) + 0x00000140 + 2 * (n))
#define BF_I_COEFF_1_2_INFO(inst, n)         ((inst) + 0x00000140 + 2 * (n)), 0x00001000

#define REG_I_COEFF_1_MSB_2_ADDR(inst, n)    ((inst) + 0x00000141 + 2 * (n))

#define REG_Q_COEFF_1_LSB_2_ADDR(inst, n)    ((inst) + 0x00000160 + 2 * (n))
#define BF_Q_COEFF_1_2_INFO(inst, n)         ((inst) + 0x00000160 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_1_MSB_2_ADDR(inst, n)    ((inst) + 0x00000161 + 2 * (n))

#define REG_I_COEFF_2_LSB_2_ADDR(inst, n)    ((inst) + 0x00000180 + 2 * (n))
#define BF_I_COEFF_2_2_INFO(inst, n)         ((inst) + 0x00000180 + 2 * (n)), 0x00001000

#define REG_I_COEFF_2_MSB_2_ADDR(inst, n)    ((inst) + 0x00000181 + 2 * (n))

#define REG_Q_COEFF_2_LSB_2_ADDR(inst, n)    ((inst) + 0x000001A0 + 2 * (n))
#define BF_Q_COEFF_2_2_INFO(inst, n)         ((inst) + 0x000001A0 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_2_MSB_2_ADDR(inst, n)    ((inst) + 0x000001A1 + 2 * (n))

#define REG_I_COEFF_3_LSB_2_ADDR(inst, n)    ((inst) + 0x000001C0 + 2 * (n))
#define BF_I_COEFF_3_2_INFO(inst, n)         ((inst) + 0x000001C0 + 2 * (n)), 0x00001000

#define REG_I_COEFF_3_MSB_2_ADDR(inst, n)    ((inst) + 0x000001C1 + 2 * (n))

#define REG_Q_COEFF_3_LSB_2_ADDR(inst, n)    ((inst) + 0x000001E0 + 2 * (n))
#define BF_Q_COEFF_3_2_INFO(inst, n)         ((inst) + 0x000001E0 + 2 * (n)), 0x00001000

#define REG_Q_COEFF_3_MSB_2_ADDR(inst, n)    ((inst) + 0x000001E1 + 2 * (n))

#define REG_COEFF_SEL_0_1_ADDR(inst, n)      ((inst) + 0x00000201 + 1 * (n))
#define BF_COEFF_SEL_0_1_INFO(inst, n)       ((inst) + 0x00000201 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_1_1_ADDR(inst, n)      ((inst) + 0x00000211 + 1 * (n))
#define BF_COEFF_SEL_1_1_INFO(inst, n)       ((inst) + 0x00000211 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_2_1_ADDR(inst, n)      ((inst) + 0x00000221 + 1 * (n))
#define BF_COEFF_SEL_2_1_INFO(inst, n)       ((inst) + 0x00000221 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_3_1_ADDR(inst, n)      ((inst) + 0x00000231 + 1 * (n))
#define BF_COEFF_SEL_3_1_INFO(inst, n)       ((inst) + 0x00000231 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_0_2_ADDR(inst, n)      ((inst) + 0x00000241 + 1 * (n))
#define BF_COEFF_SEL_0_2_INFO(inst, n)       ((inst) + 0x00000241 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_1_2_ADDR(inst, n)      ((inst) + 0x00000251 + 1 * (n))
#define BF_COEFF_SEL_1_2_INFO(inst, n)       ((inst) + 0x00000251 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_2_2_ADDR(inst, n)      ((inst) + 0x00000261 + 1 * (n))
#define BF_COEFF_SEL_2_2_INFO(inst, n)       ((inst) + 0x00000261 + 1 * (n)), 0x00000600

#define REG_COEFF_SEL_3_2_ADDR(inst, n)      ((inst) + 0x00000271 + 1 * (n))
#define BF_COEFF_SEL_3_2_INFO(inst, n)       ((inst) + 0x00000271 + 1 * (n)), 0x00000600

#endif /* __ADI_APOLLO_BF_TXRX_CFIR_COEFF_H__ */
/*! @} */
