Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov  1 20:46:52 2022
| Host         : mohamed-Inspiron-7577 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.562    -1452.944                   2338                47266        0.016        0.000                      0                47266        5.750        0.000                       0                 17677  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.562    -1452.944                   2338                37578        0.016        0.000                      0                37578        5.750        0.000                       0                 17677  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.181        0.000                      0                 9688        1.995        0.000                      0                 9688  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2338  Failing Endpoints,  Worst Slack       -1.562ns,  Total Violation    -1452.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.390ns  (logic 8.111ns (52.702%)  route 7.279ns (47.298%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 16.858 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.296    18.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X109Y87        LUT6 (Prop_lut6_I1_O)        0.124    18.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[24]_i_1__0/O
                         net (fo=1, routed)           0.000    18.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[24]_i_1__0_n_0
    SLICE_X109Y87        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.679    16.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X109Y87        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[24]/C
                         clock pessimism              0.229    17.087    
                         clock uncertainty           -0.213    16.874    
    SLICE_X109Y87        FDCE (Setup_fdce_C_D)        0.031    16.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.560ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.389ns  (logic 8.111ns (52.705%)  route 7.278ns (47.295%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 16.858 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.295    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X109Y87        LUT6 (Prop_lut6_I1_O)        0.124    18.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[27]_i_1__0/O
                         net (fo=1, routed)           0.000    18.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[27]_i_1__0_n_0
    SLICE_X109Y87        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.679    16.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X109Y87        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[27]/C
                         clock pessimism              0.229    17.087    
                         clock uncertainty           -0.213    16.874    
    SLICE_X109Y87        FDCE (Setup_fdce_C_D)        0.032    16.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         16.906    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 -1.560    

Slack (VIOLATED) :        -1.557ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.430ns  (logic 8.111ns (52.567%)  route 7.319ns (47.433%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 16.855 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.336    18.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124    18.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000    18.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[11]_i_1__0_n_0
    SLICE_X108Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.676    16.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X108Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[11]/C
                         clock pessimism              0.229    17.084    
                         clock uncertainty           -0.213    16.871    
    SLICE_X108Y83        FDCE (Setup_fdce_C_D)        0.079    16.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.950    
                         arrival time                         -18.507    
  -------------------------------------------------------------------
                         slack                                 -1.557    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.426ns  (logic 8.111ns (52.580%)  route 7.315ns (47.420%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 16.855 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.332    18.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124    18.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    18.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[3]_i_1__0_n_0
    SLICE_X108Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.676    16.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X108Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[3]/C
                         clock pessimism              0.229    17.084    
                         clock uncertainty           -0.213    16.871    
    SLICE_X108Y83        FDCE (Setup_fdce_C_D)        0.079    16.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.950    
                         arrival time                         -18.503    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.369ns  (logic 8.111ns (52.775%)  route 7.258ns (47.225%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 16.857 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.275    18.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I1_O)        0.124    18.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[1]_i_1__0_n_0
    SLICE_X109Y86        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.678    16.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X109Y86        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[1]/C
                         clock pessimism              0.229    17.086    
                         clock uncertainty           -0.213    16.873    
    SLICE_X109Y86        FDCE (Setup_fdce_C_D)        0.031    16.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.904    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 8.111ns (53.046%)  route 7.179ns (46.954%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 16.787 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.197    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X105Y91        LUT6 (Prop_lut6_I1_O)        0.124    18.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000    18.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[16]_i_1__0_n_0
    SLICE_X105Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.608    16.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X105Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[16]/C
                         clock pessimism              0.229    17.016    
                         clock uncertainty           -0.213    16.803    
    SLICE_X105Y91        FDCE (Setup_fdce_C_D)        0.029    16.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.287ns  (logic 8.111ns (53.056%)  route 7.176ns (46.943%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 16.787 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.194    18.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X105Y91        LUT6 (Prop_lut6_I1_O)        0.124    18.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    18.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[19]_i_1__0_n_0
    SLICE_X105Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.608    16.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X105Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[19]/C
                         clock pessimism              0.229    17.016    
                         clock uncertainty           -0.213    16.803    
    SLICE_X105Y91        FDCE (Setup_fdce_C_D)        0.031    16.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -18.364    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 8.111ns (53.135%)  route 7.154ns (46.864%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 16.787 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.171    18.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I1_O)        0.124    18.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    18.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[22]_i_1__0_n_0
    SLICE_X105Y92        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.608    16.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X105Y92        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[22]/C
                         clock pessimism              0.229    17.016    
                         clock uncertainty           -0.213    16.803    
    SLICE_X105Y92        FDCE (Setup_fdce_C_D)        0.031    16.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.407ns  (logic 8.111ns (52.643%)  route 7.296ns (47.357%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 17.039 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.314    18.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I1_O)        0.124    18.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[124]_i_1__0/O
                         net (fo=1, routed)           0.000    18.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[124]_i_1__0_n_0
    SLICE_X110Y103       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.860    17.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y103       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[124]/C
                         clock pessimism              0.129    17.168    
                         clock uncertainty           -0.213    16.955    
    SLICE_X110Y103       FDCE (Setup_fdce_C_D)        0.031    16.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[124]
  -------------------------------------------------------------------
                         required time                         16.986    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.407ns  (logic 8.111ns (52.646%)  route 7.296ns (47.354%))
  Logic Levels:           52  (CARRY4=47 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 17.039 - 14.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.783     3.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X100Y90        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.478     3.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg_reg/Q
                         net (fo=641, routed)         1.212     4.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/load_reg
    SLICE_X101Y86        LUT4 (Prop_lut4_I1_O)        0.295     5.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_5__97/O
                         net (fo=1, routed)           0.000     5.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/p_0_in[0]
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     5.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__64_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     5.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__65_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     5.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__66_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     5.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__67_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__68_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__69_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__70_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     6.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__71_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     6.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__72_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     6.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__73_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     6.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__74_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     6.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__75_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     6.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__76_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.001     7.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__77_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__78_n_0
    SLICE_X101Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     7.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__79_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     7.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__80_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     7.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__81_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000     7.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__82_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     7.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__83_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     7.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__84_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     7.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__85_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__86_n_0
    SLICE_X101Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__87_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__88_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__89_n_0
    SLICE_X101Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__90_n_0
    SLICE_X101Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     8.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__91_n_0
    SLICE_X101Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__92_n_0
    SLICE_X101Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     8.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__93_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__94_n_0
    SLICE_X101Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_1__95_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/i__i_2__32/CO[1]
                         net (fo=1271, routed)        1.316    10.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/CO[0]
    SLICE_X110Y111       LUT3 (Prop_lut3_I1_O)        0.329    10.931 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[153]_i_4__0/O
                         net (fo=7, routed)           1.244    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg_reg[155]_i_6__0_2
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124    12.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/r_reg[255]_i_258__0/O
                         net (fo=1, routed)           1.008    13.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_0[0]
    SLICE_X113Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236/CO[3]
                         net (fo=1, routed)           0.000    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_236_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_218_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_200_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_182_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_164_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_146_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_128_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_110_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_92_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_74_n_0
    SLICE_X113Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_56_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_38_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_22_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[255]_i_9/CO[0]
                         net (fo=5, routed)           1.202    16.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/isSumLess2N
    SLICE_X109Y95        LUT2 (Prop_lut2_I1_O)        0.373    17.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0/O
                         net (fo=125, routed)         1.313    18.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[126]_i_2__0_n_0
    SLICE_X110Y104       LUT6 (Prop_lut6_I1_O)        0.124    18.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[125]_i_1__0/O
                         net (fo=1, routed)           0.000    18.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg[125]_i_1__0_n_0
    SLICE_X110Y104       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.860    17.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y104       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[125]/C
                         clock pessimism              0.129    17.168    
                         clock uncertainty           -0.213    16.955    
    SLICE_X110Y104       FDCE (Setup_fdce_C_D)        0.031    16.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_P/r_reg_reg[125]
  -------------------------------------------------------------------
                         required time                         16.986    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][strb]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.565%)  route 0.207ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X53Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/Q
                         net (fo=2, routed)           0.207     1.241    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[24]
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][strb]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.828     1.194    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][strb]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.066     1.225    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][strb]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.324%)  route 0.184ns (49.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.565     0.901    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[1]/Q
                         net (fo=2, routed)           0.184     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1[1]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.270 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.270    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_im1[1]
    SLICE_X33Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X33Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[1]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.253    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.132%)  route 0.191ns (59.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X41Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/Q
                         net (fo=2, routed)           0.191     1.212    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[39]
    SLICE_X41Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X41Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.013     1.179    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.584     0.919    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.116    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X26Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X26Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X26Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.080    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y33         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X10Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.858     1.224    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X10Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X10Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.158%)  route 0.238ns (62.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y41         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.238     1.272    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[26]
    SLICE_X47Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.827     1.193    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X47Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.076     1.234    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.698%)  route 0.243ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/Q
                         net (fo=3, routed)           0.243     1.306    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[2]
    SLICE_X64Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.072     1.257    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.786%)  route 0.242ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/Q
                         net (fo=3, routed)           0.242     1.305    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[1]
    SLICE_X64Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.070     1.255    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/modular_multiplication_P/r_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/p_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.828%)  route 0.248ns (57.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X48Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/modular_multiplication_P/r_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/modular_multiplication_P/r_reg_reg[29]/Q
                         net (fo=3, routed)           0.248     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/dut_selector_for_ready_core/p_reg_reg[255]_3[29]
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/dut_selector_for_ready_core/p_reg[29]_i_1__3/O
                         net (fo=1, routed)           0.000     1.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/p_reg_reg[255]_0[29]
    SLICE_X50Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/p_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/clk
    SLICE_X50Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/p_reg_reg[29]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.121     1.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation04/RSA_Datapath/p_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.037%)  route 0.246ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.588     0.924    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.164     1.088 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.246     1.333    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X1Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.900     1.266    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.280    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X2Y21     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y23     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y23     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y23     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X3Y23     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X30Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X30Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.000       5.750      SLICE_X42Y38    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X18Y31    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X18Y31    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X18Y31    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[140]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 0.580ns (5.679%)  route 9.632ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.897 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.327    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/shift_reg_A_reg[254]_rep__1_0
    SLICE_X88Y140        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.718    16.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/clk
    SLICE_X88Y140        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[140]/C
                         clock pessimism              0.129    17.026    
                         clock uncertainty           -0.213    16.813    
    SLICE_X88Y140        FDCE (Recov_fdce_C_CLR)     -0.405    16.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[140]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[173]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 0.580ns (5.679%)  route 9.632ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.897 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.327    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/shift_reg_A_reg[254]_rep__1_0
    SLICE_X88Y140        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.718    16.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/clk
    SLICE_X88Y140        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[173]/C
                         clock pessimism              0.129    17.026    
                         clock uncertainty           -0.213    16.813    
    SLICE_X88Y140        FDCE (Recov_fdce_C_CLR)     -0.405    16.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_C/r_reg_reg[173]
  -------------------------------------------------------------------
                         required time                         16.408    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[246]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[246]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[246]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[247]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[247]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[247]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[248]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[248]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[248]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[249]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[249]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[249]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[250]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[250]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[251]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[251]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[252]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[252]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 0.580ns (5.615%)  route 9.750ns (94.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 17.040 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.721     3.015    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.306     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.901 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       6.444    13.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X110Y148       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       1.861    17.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X110Y148       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[253]/C
                         clock pessimism              0.129    17.169    
                         clock uncertainty           -0.213    16.956    
    SLICE_X110Y148       FDCE (Recov_fdce_C_CLR)     -0.405    16.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation01/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[253]
  -------------------------------------------------------------------
                         required time                         16.551    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  3.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.995ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[154]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.186ns (8.531%)  route 1.994ns (91.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.489     3.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X24Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.860     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X24Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[154]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[154]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.995ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[155]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.186ns (8.531%)  route 1.994ns (91.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.489     3.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X24Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.860     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X24Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[155]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation02/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[155]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[210]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.186ns (8.217%)  route 2.078ns (91.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.572     3.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X24Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.860     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X24Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[210]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[211]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.186ns (8.217%)  route 2.078ns (91.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.572     3.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[254]_rep__1_0
    SLICE_X24Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.860     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/clk
    SLICE_X24Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[211]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/modular_multiplication_P/shift_reg_A_reg[211]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.186ns (8.107%)  route 2.108ns (91.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.603     3.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.186ns (8.107%)  route 2.108ns (91.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.603     3.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.186ns (8.107%)  route 2.108ns (91.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.603     3.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.186ns (8.107%)  route 2.108ns (91.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.603     3.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.186ns (7.521%)  route 2.287ns (92.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.782     3.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/reg_en_R_reg_1
    SLICE_X31Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/clk
    SLICE_X31Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.186ns (7.521%)  route 2.287ns (92.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.583     0.919    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X80Y56         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     2.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/reset_n
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation00/RSA_Datapath/modular_multiplication_C/i___254/O
                         net (fo=10763, routed)       0.782     3.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/reg_en_R_reg_1
    SLICE_X31Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17678, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/clk
    SLICE_X31Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[1]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation03/RSA_Datapath/counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  2.289    





