Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_matrix_mul_ip_core_s_int_g_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\" "C:\Xilinx\14.7\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/system_matrix_mul_ip_core_s_int_g_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_matrix_mul_ip_core_s_int_g_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_reset.vhd" into library axi_master_lite_v1_00_a
Parsing entity <axi_master_lite_reset>.
Parsing architecture <implementation> of entity <axi_master_lite_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_cntlr.vhd" into library axi_master_lite_v1_00_a
Parsing entity <axi_master_lite_cntlr>.
Parsing architecture <implementation> of entity <axi_master_lite_cntlr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite.vhd" into library axi_master_lite_v1_00_a
Parsing entity <axi_master_lite>.
Parsing architecture <implementation> of entity <axi_master_lite>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/txt_util.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing package <txt_util>.
Parsing package body <txt_util>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/MATRIX_MUL_IP_CORE_LIBRARY.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing package <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing package body <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/CONTROL_UNIT_S_INT_G.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <CONTROL_UNIT_S_INT_G>.
Parsing architecture <Behavioral> of entity <control_unit_s_int_g>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/STANDARD_RAM.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <STANDARD_RAM>.
Parsing architecture <Behavioral> of entity <standard_ram>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <BRAM_WRAPPER_V2>.
Parsing architecture <Behavioral> of entity <bram_wrapper_v2>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/DSP_INPUT_C.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <DSP_INPUT_C>.
Parsing architecture <DSP_INPUT_C_a> of entity <dsp_input_c>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/MATRIX_MUL_IP_CORE_S_INT_G_TOP.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <MATRIX_MUL_IP_CORE_S_INT_G_top>.
Parsing architecture <Behavioral> of entity <matrix_mul_ip_core_s_int_g_top>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <matrix_mul_ip_core_s_int_g>.
Parsing architecture <IMP> of entity <matrix_mul_ip_core_s_int_g>.
Parsing VHDL file "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/BRAM18x1k.vhd" into library matrix_mul_ip_core_s_int_g_v1_00_a
Parsing entity <BRAM18x1k>.
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\hdl\system_matrix_mul_ip_core_s_int_g_0_wrapper.vhd" into library work
Parsing entity <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_matrix_mul_ip_core_s_int_g_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_matrix_mul_ip_core_s_int_g_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <matrix_mul_ip_core_s_int_g> (architecture <IMP>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_lite> (architecture <implementation>) with generics from library <axi_master_lite_v1_00_a>.

Elaborating entity <axi_master_lite_reset> (architecture <implementation>) from library <axi_master_lite_v1_00_a>.

Elaborating entity <axi_master_lite_cntlr> (architecture <implementation>) with generics from library <axi_master_lite_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_cntlr.vhd" Line 402: Assignment to sig_ip2bus_lock ignored, since the identifier is never used

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <MATRIX_MUL_IP_CORE_S_INT_G_top> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <CONTROL_UNIT_S_INT_G> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/CONTROL_UNIT_S_INT_G.vhd" Line 92: Assignment to g_cnt_delay_ready ignored, since the identifier is never used

Elaborating entity <STANDARD_RAM> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd" Line 52: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <BRAM18x1k_a>) from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <matrix_mul_ip_core_s_int_g_v1_00_a>.

Elaborating entity <DSP_INPUT_C> (architecture <DSP_INPUT_C_a>) from library <matrix_mul_ip_core_s_int_g_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" Line 538: Assignment to mst_cntl_burst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" Line 541: Assignment to mst_xfer_length ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" Line 751. Case statement is complete. others clause is never selected

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
    Related source file is "C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\hdl\system_matrix_mul_ip_core_s_int_g_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> synthesized.

Synthesizing Unit <matrix_mul_ip_core_s_int_g>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        COLUMN_TOTAL = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
        OPCODE_WIDTH = 3
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01111010000000000000000000000000"
        C_HIGHADDR = "01111010000000001111111111111111"
        C_FAMILY = "virtex6"
        C_NUM_REG = 4
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_M_AXI_LITE_ADDR_WIDTH = 32
        C_M_AXI_LITE_DATA_WIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_lite_aclk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_lite_aresetn>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" line 345: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" line 345: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" line 447: Output port <AXI_Bus_2IP_RdCE_2> of the instance <USER_LOGIC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" line 447: Output port <AXI_Bus_2IP_RdCE_3> of the instance <USER_LOGIC_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <matrix_mul_ip_core_s_int_g> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111010000000000000000000000000","0000000000000000000000000000000001111010000000000000000011111111","0000000000000000000000000000000001111010000000000000000100000000","0000000000000000000000000000000001111010000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (4,4)
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111010000000000000000000000000","0000000000000000000000000000000001111010000000000000000011111111","0000000000000000000000000000000001111010000000000000000100000000","0000000000000000000000000000000001111010000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (4,4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111010000000000000000000000000","0000000000000000000000000000000001111010000000000000000011111111","0000000000000000000000000000000001111010000000000000000100000000","0000000000000000000000000000000001111010000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (4,4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <ce_out_i<7>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <axi_master_lite>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite.vhd".
        C_M_AXI_LITE_ADDR_WIDTH = 32
        C_M_AXI_LITE_DATA_WIDTH = 32
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_master_lite> synthesized.

Synthesizing Unit <axi_master_lite_reset>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_reset.vhd".
    Found 1-bit register for signal <sig_combined_reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_master_lite_reset> synthesized.

Synthesizing Unit <axi_master_lite_cntlr>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_cntlr.vhd".
        C_M_AXI_LITE_ADDR_WIDTH = 32
        C_M_AXI_LITE_DATA_WIDTH = 32
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_bus2ip_cmplt>.
    Set property "equivalent_register_removal = no" for signal <sig_bus2ip_cmplt>.
    Set property "KEEP = TRUE" for signal <sig_bus2ip_cmplt_local>.
    Set property "equivalent_register_removal = no" for signal <sig_bus2ip_cmplt_local>.
WARNING:Xst:647 - Input <ip2bus_mst_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_wr_req_reg>.
    Found 32-bit register for signal <sig_ip2bus_addr_reg>.
    Found 1-bit register for signal <sig_wr_in_prog>.
    Found 1-bit register for signal <sig_m_axi_awvalid>.
    Found 1-bit register for signal <sig_m_axi_wvalid>.
    Found 32-bit register for signal <sig_m_axi_wdata>.
    Found 4-bit register for signal <sig_m_axi_wstrb>.
    Found 1-bit register for signal <sig_write_error>.
    Found 1-bit register for signal <sig_bus2ip_wr_dst_rdy>.
    Found 1-bit register for signal <sig_m_axi_bready>.
    Found 1-bit register for signal <sig_wr_addr_cmplt>.
    Found 1-bit register for signal <sig_wr_data_cmplt>.
    Found 1-bit register for signal <sig_wr_resp_cmplt>.
    Found 1-bit register for signal <sig_rd_in_prog>.
    Found 1-bit register for signal <sig_m_axi_arvalid>.
    Found 1-bit register for signal <sig_m_axi_rready>.
    Found 32-bit register for signal <sig_bus2ip_mstrd_d>.
    Found 1-bit register for signal <sig_bus2ip_rd_src_rdy>.
    Found 1-bit register for signal <sig_read_error>.
    Found 1-bit register for signal <sig_rd_addr_cmplt>.
    Found 1-bit register for signal <sig_rd_data_cmplt>.
    Found 1-bit register for signal <sig_bus2ip_cmdack>.
    Found 1-bit register for signal <sig_bus2ip_cmplt_local>.
    Found 1-bit register for signal <sig_bus2ip_cmplt>.
    Found 1-bit register for signal <sig_md_error>.
    Found 1-bit register for signal <sig_rd_req_reg>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_bus2ip_cmplt_local may hinder XST clustering optimizations.
    Summary:
	inferred 122 D-type flip-flop(s).
Unit <axi_master_lite_cntlr> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        COLUMN_TOTAL = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
        OPCODE_WIDTH = 3
        C_MST_AWIDTH = 32
        C_MST_DWIDTH = 32
        C_NUM_REG = 8
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <bus2ip_mst_rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" line 767: Output port <Addr> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" line 767: Output port <FIFO_Empty> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/user_logic.vhd" line 767: Output port <FIFO_Full> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <slv_reg3>.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg2>.
    Found 8-bit register for signal <mst_reg<0>>.
    Found 8-bit register for signal <mst_reg<1>>.
    Found 8-bit register for signal <mst_reg<2>>.
    Found 8-bit register for signal <mst_reg<3>>.
    Found 8-bit register for signal <mst_reg<4>>.
    Found 8-bit register for signal <mst_reg<5>>.
    Found 8-bit register for signal <mst_reg<6>>.
    Found 8-bit register for signal <mst_reg<7>>.
    Found 8-bit register for signal <mst_reg<8>>.
    Found 8-bit register for signal <mst_reg<9>>.
    Found 8-bit register for signal <mst_reg<10>>.
    Found 8-bit register for signal <mst_reg<11>>.
    Found 8-bit register for signal <mst_reg<12>>.
    Found 8-bit register for signal <mst_reg<13>>.
    Found 8-bit register for signal <mst_reg<14>>.
    Found 1-bit register for signal <mst_go>.
    Found 2-bit register for signal <mst_cmd_sm_state>.
    Found 1-bit register for signal <mst_cmd_sm_clr_go>.
    Found 1-bit register for signal <mst_cmd_sm_rd_req>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 1-bit register for signal <mst_cmd_sm_bus_lock>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 4-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 1-bit register for signal <mst_cmd_sm_set_done>.
    Found 1-bit register for signal <mst_cmd_sm_set_error>.
    Found 1-bit register for signal <mst_cmd_sm_set_timeout>.
    Found 1-bit register for signal <mst_cmd_sm_busy>.
    Found 32-bit register for signal <slv_reg1>.
    Found finite state machine <FSM_1> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_25_o_Mux_77_o> created at line 698.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_25_o_Mux_78_o> created at line 698.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_reset<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    Summary:
	inferred 293 D-type flip-flop(s).
	inferred 114 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <MATRIX_MUL_IP_CORE_S_INT_G_top>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/MATRIX_MUL_IP_CORE_S_INT_G_TOP.vhd".
        COLUMN_TOTAL = 4
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
    Found 9-bit register for signal <p_Write_ADDR<1>>.
    Found 9-bit register for signal <p_Write_ADDR<2>>.
    Found 9-bit register for signal <p_Write_ADDR<3>>.
    Found 9-bit register for signal <p_Write_ADDR<4>>.
    Found 9-bit register for signal <p_Write_ADDR<5>>.
    Found 9-bit register for signal <p_Write_ADDR<6>>.
    Found 9-bit register for signal <p_Write_ADDR<7>>.
    Found 4-bit register for signal <p_WEB<0>>.
    Found 4-bit register for signal <p_WEB<1>>.
    Found 4-bit register for signal <p_WEB<2>>.
    Found 4-bit register for signal <p_WEB<3>>.
    Found 4-bit register for signal <p_WEB<4>>.
    Found 4-bit register for signal <p_WEB<5>>.
    Found 4-bit register for signal <p_WEB<6>>.
    Found 4-bit register for signal <p_WEB<7>>.
    Found 9-bit register for signal <i_P_Write_ADDR>.
    Found 4-bit register for signal <i_WEB>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 3-bit register for signal <i_OPCODE>.
    Found 9-bit register for signal <p_Write_ADDR<0>>.
    Summary:
	inferred 126 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MATRIX_MUL_IP_CORE_S_INT_G_top> synthesized.

Synthesizing Unit <CONTROL_UNIT_S_INT_G>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/CONTROL_UNIT_S_INT_G.vhd".
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        OPCODE_WIDTH = 3
        COLUMN_TOTAL = 4
    Found 1-bit register for signal <AXI_IP2Bus_RdAck>.
    Found 1-bit register for signal <AXI_IP2Bus_WrAck>.
    Found 5-bit register for signal <FLAGS_and_Current_state_update.v_cnt_delay_ready>.
    Found 1-bit register for signal <s_READY>.
    Found 1-bit register for signal <s_LOADING_DONE>.
    Found 1-bit register for signal <s_UN_LOADING_DONE>.
    Found 1-bit register for signal <OP_DONE>.
    Found 3-bit register for signal <i_row_cnt>.
    Found 3-bit register for signal <i_col_cnt>.
    Found 3-bit register for signal <i_addr_cnt>.
    Found 1-bit register for signal <count>.
    Found 1-bit register for signal <G_EN>.
    Found 1-bit register for signal <s_G_WE>.
    Found 1-bit register for signal <s_AXI_IP2Bus_RdAck>.
    Found 1-bit register for signal <v_OP_DONE>.
    Found 1-bit register for signal <v_LOADING_DONE>.
    Found 1-bit register for signal <proceed>.
    Found 1-bit register for signal <v_UNLOAD_DONE>.
    Found 4-bit register for signal <next_state>.
    Found 2-bit register for signal <CONTROL_A_INPUT_OF_DSP>.
    Found 3-bit register for signal <i>.
    Found 3-bit register for signal <j>.
    Found 1-bit register for signal <Read_SHFT>.
    Found 1-bit register for signal <Write_SHFT>.
    Found 1-bit register for signal <s_WE>.
    Found 3-bit register for signal <OPCODE>.
    Found 4-bit register for signal <s_CSEL>.
    Found 1-bit register for signal <v_WE>.
    Found 4-bit register for signal <v_CSEL>.
    Found 3-bit register for signal <v_OPCODE>.
    Found 4-bit register for signal <current_state>.
    Found 4-bit subtractor for signal <GND_30_o_GND_30_o_sub_60_OUT> created at line 297.
    Found 5-bit subtractor for signal <GND_30_o_GND_30_o_sub_61_OUT> created at line 297.
    Found 4-bit subtractor for signal <GND_30_o_GND_30_o_sub_317_OUT> created at line 679.
    Found 5-bit subtractor for signal <n0496> created at line 297.
    Found 5-bit adder for signal <FLAGS_and_Current_state_update.v_cnt_delay_ready[4]_GND_30_o_add_19_OUT> created at line 169.
    Found 3-bit adder for signal <i[2]_GND_30_o_add_41_OUT> created at line 252.
    Found 4-bit adder for signal <n0487> created at line 456.
    Found 3-bit adder for signal <GND_30_o_j[2]_add_192_OUT> created at line 503.
    Found 4-bit adder for signal <n0485> created at line 547.
    Found 3-bit adder for signal <i_addr_cnt[2]_GND_30_o_add_233_OUT> created at line 556.
    Found 3-bit adder for signal <n0506> created at line 560.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_54_OUT<2:0>> created at line 275.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_151_OUT<2:0>> created at line 451.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_158_OUT<2:0>> created at line 458.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_163_OUT<2:0>> created at line 463.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_241_OUT<2:0>> created at line 565.
    Found 3-bit subtractor for signal <GND_30_o_GND_30_o_sub_280_OUT<2:0>> created at line 644.
    Found 4-bit shifter logical right for signal <n0498> created at line 297
    Found 4-bit shifter logical left for signal <n0497> created at line 297
    Found 4x1-bit Read Only RAM for signal <_n1253>
    Found 5-bit comparator lessequal for signal <n0006> created at line 117
    Found 5-bit comparator lessequal for signal <n0013> created at line 135
    Found 5-bit comparator lessequal for signal <n0022> created at line 153
    Found 5-bit comparator lessequal for signal <n0025> created at line 159
    Found 5-bit comparator lessequal for signal <n0037> created at line 170
    Found 3-bit comparator greater for signal <j[2]_GND_30_o_LessThan_59_o> created at line 296
    Found 4-bit comparator lessequal for signal <n0174> created at line 460
    Found 4-bit comparator lessequal for signal <n0189> created at line 507
    Summary:
	inferred   1 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 155 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <CONTROL_UNIT_S_INT_G> synthesized.

Synthesizing Unit <STANDARD_RAM>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/STANDARD_RAM.vhd".
        COLUMN_TOTAL = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
WARNING:Xst:647 - Input <ROW<9:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <COL<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x18-bit dual-port RAM <Mram_datamem_0> for signal <datamem_0>.
    Found 4x18-bit dual-port RAM <Mram_datamem_2> for signal <datamem_2>.
    Found 4x18-bit dual-port RAM <Mram_datamem_1> for signal <datamem_1>.
    Found 4x18-bit dual-port RAM <Mram_datamem_3> for signal <datamem_3>.
    Found 18-bit register for signal <DOUT>.
    Found 18-bit register for signal <ii_DOUT>.
    Found 18-bit register for signal <i_DOUT>.
    Summary:
	inferred   4 RAM(s).
	inferred  54 D-type flip-flop(s).
Unit <STANDARD_RAM> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_1>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_32_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_32_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_2>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_34_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_34_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_34_o_GND_34_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_34_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_34_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_3>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_35_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_35_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_35_o_GND_35_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_35_o_GND_35_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_35_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_35_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_3> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_4>.
    Related source file is "C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_int_g_v1_00_a/hdl/vhdl/bram_wrapper_v2.vhd".
        COLUMN_NUMBER = 3
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_36_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_36_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_36_o_GND_36_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_36_o_GND_36_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_36_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_36_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_4> synthesized.

Synthesizing Unit <srl_fifo_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 16
        C_FAMILY = "nofamily"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f> synthesized.

Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 16
        C_FAMILY = "nofamily"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0017> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 5
        C_FAMILY = "nofamily"
    Found 5-bit register for signal <cnt_i>.
    Found 5-bit adder for signal <n0023> created at line 261.
    Found 5-bit adder for signal <cnt_i_p1> created at line 261.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <cntr_incr_decr_addn_f> synthesized.

Synthesizing Unit <dynshreg_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 16
        C_DWIDTH = 32
        C_FAMILY = "nofamily"
    Found 32-bit register for signal <INFERRED_GEN.data<1>>.
    Found 32-bit register for signal <INFERRED_GEN.data<2>>.
    Found 32-bit register for signal <INFERRED_GEN.data<3>>.
    Found 32-bit register for signal <INFERRED_GEN.data<4>>.
    Found 32-bit register for signal <INFERRED_GEN.data<5>>.
    Found 32-bit register for signal <INFERRED_GEN.data<6>>.
    Found 32-bit register for signal <INFERRED_GEN.data<7>>.
    Found 32-bit register for signal <INFERRED_GEN.data<8>>.
    Found 32-bit register for signal <INFERRED_GEN.data<9>>.
    Found 32-bit register for signal <INFERRED_GEN.data<10>>.
    Found 32-bit register for signal <INFERRED_GEN.data<11>>.
    Found 32-bit register for signal <INFERRED_GEN.data<12>>.
    Found 32-bit register for signal <INFERRED_GEN.data<13>>.
    Found 32-bit register for signal <INFERRED_GEN.data<14>>.
    Found 32-bit register for signal <INFERRED_GEN.data<15>>.
    Found 32-bit register for signal <INFERRED_GEN.data<0>>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <INFERRED_GEN.data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 16-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 4x1-bit single-port Read Only RAM                     : 1
 4x18-bit dual-port RAM                                : 4
# Adders/Subtractors                                   : 34
 3-bit adder                                           : 4
 3-bit subtractor                                      : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 8
# Registers                                            : 169
 1-bit register                                        : 73
 10-bit register                                       : 8
 18-bit register                                       : 7
 2-bit register                                        : 4
 3-bit register                                        : 10
 32-bit register                                       : 25
 4-bit register                                        : 16
 5-bit register                                        : 2
 8-bit register                                        : 15
 9-bit register                                        : 9
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 6
 9-bit comparator greater                              : 8
# Multiplexers                                         : 302
 1-bit 2-to-1 multiplexer                              : 145
 1-bit 4-to-1 multiplexer                              : 2
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 75
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 29
 4-bit 2-to-1 multiplexer                              : 24
 5-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <slv_reg3<31:18>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <slv_reg1<31:4>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <mst_reg_1<7:4>> (without init value) have a constant value of 0 in block <user_logic>.

Synthesizing (advanced) Unit <CONTROL_UNIT_S_INT_G>.
INFO:Xst:3231 - The small RAM <Mram__n1253> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CONTROL_UNIT_S_INT_G> synthesized (advanced).

Synthesizing (advanced) Unit <STANDARD_RAM>.
INFO:Xst:3231 - The small RAM <Mram_datamem_0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROW>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     addrB          | connected to signal <COL>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_datamem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROW>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     addrB          | connected to signal <COL>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_datamem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROW>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     addrB          | connected to signal <COL>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_datamem_3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROW>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 18-bit                     |          |
    |     addrB          | connected to signal <COL>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <STANDARD_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <cntr_incr_decr_addn_f>.
The following registers are absorbed into accumulator <cnt_i>: 1 register on signal <cnt_i>.
Unit <cntr_incr_decr_addn_f> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 4x1-bit single-port distributed Read Only RAM         : 1
 4x18-bit dual-port distributed RAM                    : 4
# Adders/Subtractors                                   : 32
 3-bit adder                                           : 4
 3-bit subtractor                                      : 6
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 1
 5-bit subtractor                                      : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 8
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 5-bit up accumulator cin                              : 1
# Registers                                            : 825
 Flip-Flops                                            : 825
# Shift Registers                                      : 32
 16-bit dynamic shift register                         : 32
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 6
 9-bit comparator greater                              : 8
# Multiplexers                                         : 289
 1-bit 2-to-1 multiplexer                              : 133
 1-bit 4-to-1 multiplexer                              : 2
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 75
 32-bit 2-to-1 multiplexer                             : 29
 4-bit 2-to-1 multiplexer                              : 24
 5-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mst_reg_2_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/FSM_1> on signal <mst_cmd_sm_state[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------

Optimizing unit <dynshreg_f> ...

Optimizing unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <axi_master_lite_cntlr> ...

Optimizing unit <user_logic> ...

Optimizing unit <srl_fifo_rbu_f> ...

Optimizing unit <MATRIX_MUL_IP_CORE_S_INT_G_top> ...

Optimizing unit <CONTROL_UNIT_S_INT_G> ...

Optimizing unit <STANDARD_RAM> ...

Optimizing unit <BRAM_WRAPPER_V2_1> ...

Optimizing unit <BRAM_WRAPPER_V2_2> ...

Optimizing unit <BRAM_WRAPPER_V2_3> ...

Optimizing unit <BRAM_WRAPPER_V2_4> ...
WARNING:Xst:1293 - FF/Latch <matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/mst_cmd_sm_set_timeout> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_6> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_5> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_4> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_6> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_5> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_4> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/mst_cmd_sm_bus_lock> of sequential type is unconnected in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
WARNING:Xst:2677 - Node <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_4> of sequential type is unconnected in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
WARNING:Xst:2677 - Node <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
WARNING:Xst:2677 - Node <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
WARNING:Xst:2677 - Node <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <system_matrix_mul_ip_core_s_int_g_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_0> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_0> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_0> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_0_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_9> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_9> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_9> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_9> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_0> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_0> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_1_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_2_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_0> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_0> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_9> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_9> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_9> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_9> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_0> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_0> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_3_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_4_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_5_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_6_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_7> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_6> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_4> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/p_Write_ADDR_7_3> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_6> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_4> 
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_6> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_5> <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_4> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_8> in Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_6> 
Found area constraint ratio of 100 (+ 0) on block system_matrix_mul_ip_core_s_int_g_0_wrapper, actual ratio is 0.
FlipFlop matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg has been replicated 1 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 has been replicated 1 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 has been replicated 1 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/i_0 has been replicated 2 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/i_1 has been replicated 1 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/i_2 has been replicated 1 time(s)
FlipFlop matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/v_LOADING_DONE has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> :
	Found 8-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_8>.
	Found 8-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_2>.
	Found 8-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_1>.
	Found 8-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_P_Write_ADDR_0>.
	Found 3-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_OPCODE_2>.
	Found 3-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_OPCODE_1>.
	Found 3-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/i_OPCODE_0>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_17>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_16>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_15>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_14>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_13>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_12>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_11>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_10>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_9>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_8>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_7>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_6>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_5>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_4>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_3>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_2>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_1>.
	Found 2-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/GRAM/DOUT_0>.
	Found 9-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_MEM_GEN[3].MEMA/i_wea_0>.
Unit <system_matrix_mul_ip_core_s_int_g_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 611
 Flip-Flops                                            : 611
# Shift Registers                                      : 29
 2-bit shift register                                  : 18
 3-bit shift register                                  : 3
 8-bit shift register                                  : 4
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_matrix_mul_ip_core_s_int_g_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 578
#      GND                         : 1
#      INV                         : 10
#      LUT2                        : 45
#      LUT3                        : 53
#      LUT4                        : 61
#      LUT5                        : 136
#      LUT6                        : 263
#      MUXF7                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 640
#      FD                          : 159
#      FDE                         : 60
#      FDR                         : 125
#      FDRE                        : 292
#      FDS                         : 4
# RAMS                             : 12
#      RAM32M                      : 12
# Shift Registers                  : 61
#      SRLC16E                     : 61
# Others                           : 8
#      BRAM18x1k                   : 4
#      DSP_INPUT_C                 : 4

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             640  out of  301440     0%  
 Number of Slice LUTs:                  677  out of  150720     0%  
    Number used as Logic:               568  out of  150720     0%  
    Number used as Memory:              109  out of  58400     0%  
       Number used as RAM:               48
       Number used as SRL:               61

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1026
   Number with an unused Flip Flop:     386  out of   1026    37%  
   Number with an unused LUT:           349  out of   1026    34%  
   Number of fully used LUT-FF pairs:   291  out of   1026    28%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         348
 Number of bonded IOBs:                   0  out of    600     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                      4  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                   | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)    | 590   |
m_axi_lite_aclk                    | NONE(matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_31)| 123   |
-----------------------------------+-----------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.956ns (Maximum Frequency: 338.295MHz)
   Minimum input arrival time before clock: 1.625ns
   Maximum output required time after clock: 1.930ns
   Maximum combinational path delay: 0.405ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 5075 / 828
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 3)
  Source:            matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/FLAGS_and_Current_state_update.v_cnt_delay_ready_4 (FF)
  Destination:       matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/next_state_3 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/FLAGS_and_Current_state_update.v_cnt_delay_ready_4 to matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/next_state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.375   0.828  matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/FLAGS_and_Current_state_update.v_cnt_delay_ready_4 (matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/FLAGS_and_Current_state_update.v_cnt_delay_ready_4)
     LUT5:I0->O            6   0.068   0.450  matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0743_inv21 (matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0743_inv2)
     LUT5:I4->O            1   0.068   0.417  matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0981_inv2 (matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0981_inv2)
     LUT6:I5->O            4   0.068   0.419  matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0981_inv3 (matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/_n0981_inv)
     FDE:CE                    0.263          matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FSM_UNIT/next_state_0
    ----------------------------------------
    Total                      2.956ns (0.842ns logic, 2.114ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_lite_aclk'
  Clock period: 2.085ns (frequency: 479.620MHz)
  Total number of paths / destination ports: 367 / 234
-------------------------------------------------------------------------
Delay:               2.085ns (Levels of Logic = 1)
  Source:            matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RESET_MODULE/sig_combined_reset (FF)
  Destination:       matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31 (FF)
  Source Clock:      m_axi_lite_aclk rising
  Destination Clock: m_axi_lite_aclk rising

  Data Path: matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RESET_MODULE/sig_combined_reset to matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              80   0.375   0.654  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RESET_MODULE/sig_combined_reset (matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RESET_MODULE/sig_combined_reset)
     LUT2:I0->O           43   0.068   0.554  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/axi_reset_sig_bus2ip_cmplt_local_OR_21_o1 (matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/axi_reset_sig_bus2ip_cmplt_local_OR_21_o)
     FDRE:R                    0.434          matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_0
    ----------------------------------------
    Total                      2.085ns (0.877ns logic, 1.208ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 647 / 507
-------------------------------------------------------------------------
Offset:              1.625ns (Levels of Logic = 3)
  Source:            S_AXI_ARVALID (PAD)
  Destination:       matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARVALID to matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            6   0.068   0.450  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i91 (matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<8>)
     LUT6:I5->O            1   0.068   0.778  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot_SW0 (N191)
     LUT6:I0->O            1   0.068   0.000  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot (matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot)
     FD:D                      0.011          matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    ----------------------------------------
    Total                      1.625ns (0.397ns logic, 1.228ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_lite_aclk'
  Total number of paths / destination ports: 97 / 82
-------------------------------------------------------------------------
Offset:              1.442ns (Levels of Logic = 3)
  Source:            m_axi_lite_awready (PAD)
  Destination:       matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_cmplt (FF)
  Destination Clock: m_axi_lite_aclk rising

  Data Path: m_axi_lite_awready to matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_cmplt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.068   0.417  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_wr_cmplt_SW0 (N6)
     LUT5:I4->O            3   0.068   0.431  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_wr_cmplt (matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            1   0.068   0.000  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_cmplt_glue_set (matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_cmplt_glue_set)
     FDR:D                     0.011          matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_bus2ip_cmplt
    ----------------------------------------
    Total                      1.442ns (0.594ns logic, 0.848ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 563 / 302
-------------------------------------------------------------------------
Offset:              1.930ns (Levels of Logic = 2)
  Source:            matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1 (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1 to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.491  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1 (matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1)
     LUT2:I0->O           33   0.068   0.928  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<4>1 (matrix_mul_ip_core_s_int_g_0/ipif_Bus2IP_RdCE<3>)
     LUT6:I1->O           12   0.068   0.000  matrix_mul_ip_core_s_int_g_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
    ----------------------------------------
    Total                      1.930ns (0.511ns logic, 1.419ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_lite_aclk'
  Total number of paths / destination ports: 106 / 106
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31 (FF)
  Destination:       m_axi_lite_araddr<31> (PAD)
  Source Clock:      m_axi_lite_aclk rising

  Data Path: matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31 to m_axi_lite_araddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.375   0.000  matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31 (matrix_mul_ip_core_s_int_g_0/AXI_MASTER_LITE_I/I_RD_WR_CNTLR/sig_ip2bus_addr_reg_31)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 276 / 276
-------------------------------------------------------------------------
Delay:               0.405ns (Levels of Logic = 0)
  Source:            matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_DSP_GEN[3].DSP:p<17> (PAD)
  Destination:       matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FIRST_DSP:c<17> (PAD)

  Data Path: matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_DSP_GEN[3].DSP:p<17> to matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FIRST_DSP:c<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DSP_INPUT_C:p<17>      2   0.000   0.405  matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/BLOCK_A_DSP_GEN[3].DSP (matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/s_DOUT<17>)
    DSP_INPUT_C:c<17>          0.000          matrix_mul_ip_core_s_int_g_0/USER_LOGIC_I/MATRIX_IP_CORE/FIRST_DSP
    ----------------------------------------
    Total                      0.405ns (0.000ns logic, 0.405ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    2.956|         |         |         |
m_axi_lite_aclk|    1.256|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_lite_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    1.923|         |         |         |
m_axi_lite_aclk|    2.085|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.95 secs
 
--> 

Total memory usage is 326096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :   40 (   0 filtered)

