[2021-09-09 10:07:33,859]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 10:07:33,859]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:34,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; ".

Peak memory: 14266368 bytes

[2021-09-09 10:07:34,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:34,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 10:07:34,254]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 10:07:34,254]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:34,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 7524352 bytes

[2021-09-09 10:07:34,286]mapper_test.py:220:[INFO]: area: 48 level: 2
[2021-09-09 12:09:51,181]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 12:09:51,181]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:51,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; ".

Peak memory: 14618624 bytes

[2021-09-09 12:09:51,463]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:51,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 12:09:51,600]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 12:09:51,600]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:53,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14123008 bytes

[2021-09-09 12:09:53,483]mapper_test.py:220:[INFO]: area: 48 level: 2
[2021-09-09 13:39:27,807]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 13:39:27,807]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:28,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; ".

Peak memory: 14290944 bytes

[2021-09-09 13:39:28,079]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:28,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 13:39:28,207]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 13:39:28,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:29,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :48
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14213120 bytes

[2021-09-09 13:39:29,988]mapper_test.py:220:[INFO]: area: 48 level: 2
[2021-09-09 15:10:45,736]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 15:10:45,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:45,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:45,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 15:10:45,872]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 15:10:45,872]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:47,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 13946880 bytes

[2021-09-09 15:10:47,820]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-09 15:39:49,981]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 15:39:49,982]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:49,982]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:50,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 15:39:50,150]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 15:39:50,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:52,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 13926400 bytes

[2021-09-09 15:39:52,102]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-09 16:17:53,360]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 16:17:53,360]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:53,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:53,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34816000 bytes

[2021-09-09 16:17:53,495]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 16:17:53,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:55,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14049280 bytes

[2021-09-09 16:17:55,446]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-09 16:52:39,170]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 16:52:39,171]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:39,171]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:39,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 35053568 bytes

[2021-09-09 16:52:39,340]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 16:52:39,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:41,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14102528 bytes

[2021-09-09 16:52:41,267]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-09 17:28:58,009]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-09 17:28:58,009]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:58,009]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:58,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 17:28:58,180]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-09 17:28:58,180]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:00,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 13963264 bytes

[2021-09-09 17:29:00,128]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-13 23:33:17,235]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-13 23:33:17,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:17,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:17,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34566144 bytes

[2021-09-13 23:33:17,408]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-13 23:33:17,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:19,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12480512 bytes

[2021-09-13 23:33:19,101]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-13 23:42:58,752]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-13 23:42:58,752]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:58,753]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:58,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34381824 bytes

[2021-09-13 23:42:58,933]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-13 23:42:58,933]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:58,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 7016448 bytes

[2021-09-13 23:42:58,966]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-14 09:03:19,969]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-14 09:03:19,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:19,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:20,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34197504 bytes

[2021-09-14 09:03:20,140]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-14 09:03:20,140]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:21,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14229504 bytes

[2021-09-14 09:03:21,833]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-14 09:21:56,793]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-14 09:21:56,793]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:56,794]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:56,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34635776 bytes

[2021-09-14 09:21:56,956]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-14 09:21:56,956]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:56,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 7340032 bytes

[2021-09-14 09:21:56,996]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-15 15:36:19,673]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-15 15:36:19,674]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:19,674]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:19,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34607104 bytes

[2021-09-15 15:36:19,835]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-15 15:36:19,835]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:21,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 14069760 bytes

[2021-09-15 15:36:21,395]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-15 15:55:14,019]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-15 15:55:14,019]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:14,019]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:14,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34484224 bytes

[2021-09-15 15:55:14,129]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-15 15:55:14,129]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:14,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6803456 bytes

[2021-09-15 15:55:14,167]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-18 14:06:45,496]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-18 14:06:45,498]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:45,498]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:45,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34492416 bytes

[2021-09-18 14:06:45,617]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-18 14:06:45,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:47,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-09-18 14:06:47,195]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-18 16:31:17,250]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-18 16:31:17,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:17,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:17,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34340864 bytes

[2021-09-18 16:31:17,408]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-18 16:31:17,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:18,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-09-18 16:31:18,996]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-22 09:00:32,161]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-22 09:00:32,161]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:32,162]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:32,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34529280 bytes

[2021-09-22 09:00:32,275]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-22 09:00:32,276]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:33,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :3
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11591680 bytes

[2021-09-22 09:00:33,073]mapper_test.py:220:[INFO]: area: 64 level: 3
[2021-09-22 11:29:56,994]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-22 11:29:56,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:56,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:57,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34344960 bytes

[2021-09-22 11:29:57,109]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-22 11:29:57,109]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:58,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12214272 bytes

[2021-09-22 11:29:58,743]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-23 16:49:11,869]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-23 16:49:11,869]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:11,869]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:11,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34578432 bytes

[2021-09-23 16:49:11,986]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-23 16:49:11,987]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:13,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-23 16:49:13,643]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-23 17:12:02,625]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-23 17:12:02,625]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:02,625]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:02,787]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34631680 bytes

[2021-09-23 17:12:02,788]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-23 17:12:02,789]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:04,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12197888 bytes

[2021-09-23 17:12:04,370]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-23 18:13:43,958]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-23 18:13:43,958]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:43,958]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:44,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34508800 bytes

[2021-09-23 18:13:44,070]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-23 18:13:44,070]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:45,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-23 18:13:45,629]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-27 16:40:49,491]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-27 16:40:49,492]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:49,492]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:49,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34594816 bytes

[2021-09-27 16:40:49,651]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-27 16:40:49,651]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:51,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12181504 bytes

[2021-09-27 16:40:51,290]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-27 17:47:32,662]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-27 17:47:32,662]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:32,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:32,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34541568 bytes

[2021-09-27 17:47:32,820]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-27 17:47:32,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:34,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
balancing!
	current map manager:
		current min nodes:134
		current min depth:4
rewriting!
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12218368 bytes

[2021-09-27 17:47:34,408]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-28 02:13:46,118]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-28 02:13:46,119]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:46,119]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:46,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34422784 bytes

[2021-09-28 02:13:46,265]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-28 02:13:46,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:47,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-28 02:13:47,860]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-28 16:53:04,303]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-28 16:53:04,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:04,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:04,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34570240 bytes

[2021-09-28 16:53:04,427]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-28 16:53:04,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:06,048]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-28 16:53:06,049]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-09-28 17:32:06,835]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-09-28 17:32:06,835]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:06,835]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:06,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 17:32:06,999]mapper_test.py:156:[INFO]: area: 48 level: 2
[2021-09-28 17:32:06,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:08,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 12689408 bytes

[2021-09-28 17:32:08,651]mapper_test.py:220:[INFO]: area: 64 level: 2
[2021-10-09 10:43:38,356]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-09 10:43:38,357]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:38,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:38,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34467840 bytes

[2021-10-09 10:43:38,470]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-09 10:43:38,471]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:38,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6930432 bytes

[2021-10-09 10:43:38,502]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-09 11:26:10,089]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-09 11:26:10,089]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:10,089]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:10,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34533376 bytes

[2021-10-09 11:26:10,202]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-09 11:26:10,203]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:10,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6934528 bytes

[2021-10-09 11:26:10,234]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-09 16:34:15,667]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-09 16:34:15,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:15,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:15,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34570240 bytes

[2021-10-09 16:34:15,826]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-09 16:34:15,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:16,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-10-09 16:34:16,715]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-09 16:51:18,952]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-09 16:51:18,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:18,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:19,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34344960 bytes

[2021-10-09 16:51:19,071]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-09 16:51:19,071]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:19,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-09 16:51:19,899]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-12 11:03:35,540]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-12 11:03:35,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:35,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:35,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34516992 bytes

[2021-10-12 11:03:35,663]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-12 11:03:35,663]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:37,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-12 11:03:37,346]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-12 11:20:29,830]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-12 11:20:29,830]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:29,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:29,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34549760 bytes

[2021-10-12 11:20:29,947]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-12 11:20:29,947]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:29,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6598656 bytes

[2021-10-12 11:20:29,983]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-12 13:39:04,914]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-12 13:39:04,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:04,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:05,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34340864 bytes

[2021-10-12 13:39:05,074]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-12 13:39:05,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:06,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-12 13:39:06,769]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-12 15:09:42,920]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-12 15:09:42,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:42,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:43,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34299904 bytes

[2021-10-12 15:09:43,045]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-12 15:09:43,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:44,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-12 15:09:44,741]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-12 18:54:44,846]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-12 18:54:44,846]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:44,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:45,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34447360 bytes

[2021-10-12 18:54:45,012]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-12 18:54:45,012]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:46,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11423744 bytes

[2021-10-12 18:54:46,679]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-18 11:48:16,009]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-18 11:48:16,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:16,010]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:16,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34443264 bytes

[2021-10-18 11:48:16,135]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-18 11:48:16,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:17,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-10-18 11:48:17,882]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-18 12:04:42,640]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-18 12:04:42,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:42,640]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:42,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34291712 bytes

[2021-10-18 12:04:42,759]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-18 12:04:42,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:42,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-18 12:04:42,792]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-19 14:12:38,470]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-19 14:12:38,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:38,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:38,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34127872 bytes

[2021-10-19 14:12:38,587]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-19 14:12:38,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:38,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:12:38,620]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-22 13:35:36,364]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-22 13:35:36,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:36,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:36,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34525184 bytes

[2021-10-22 13:35:36,481]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-22 13:35:36,481]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:36,537]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-22 13:35:36,538]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-22 13:56:29,187]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-22 13:56:29,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:29,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:29,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34344960 bytes

[2021-10-22 13:56:29,305]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-22 13:56:29,305]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:29,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 8716288 bytes

[2021-10-22 13:56:29,362]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-22 14:02:59,514]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-22 14:02:59,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:59,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:59,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34373632 bytes

[2021-10-22 14:02:59,631]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-22 14:02:59,632]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:59,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6111232 bytes

[2021-10-22 14:02:59,654]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-22 14:06:20,716]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-22 14:06:20,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:20,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:20,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-10-22 14:06:20,879]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-22 14:06:20,879]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:20,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 6119424 bytes

[2021-10-22 14:06:20,908]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-23 13:37:37,834]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-23 13:37:37,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:37,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:38,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34635776 bytes

[2021-10-23 13:37:38,011]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-23 13:37:38,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:39,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11530240 bytes

[2021-10-23 13:37:39,697]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-24 17:49:20,789]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-24 17:49:20,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:20,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:20,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34500608 bytes

[2021-10-24 17:49:20,909]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-24 17:49:20,910]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:22,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11476992 bytes

[2021-10-24 17:49:22,571]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-24 18:09:46,363]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-24 18:09:46,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:46,363]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:46,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34127872 bytes

[2021-10-24 18:09:46,484]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-24 18:09:46,484]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:48,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
	current map manager:
		current min nodes:134
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :64
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-24 18:09:48,110]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-26 10:26:14,625]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-26 10:26:14,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:14,625]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:14,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34312192 bytes

[2021-10-26 10:26:14,755]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-26 10:26:14,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:14,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	current map manager:
		current min nodes:134
		current min depth:4
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 5820416 bytes

[2021-10-26 10:26:14,785]mapper_test.py:224:[INFO]: area: 49 level: 2
[2021-10-26 11:07:47,072]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-26 11:07:47,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:47,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:47,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34222080 bytes

[2021-10-26 11:07:47,189]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-26 11:07:47,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:48,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11173888 bytes

[2021-10-26 11:07:48,842]mapper_test.py:224:[INFO]: area: 49 level: 2
[2021-10-26 11:28:19,250]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-26 11:28:19,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:19,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:19,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34439168 bytes

[2021-10-26 11:28:19,368]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-26 11:28:19,368]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:21,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11345920 bytes

[2021-10-26 11:28:21,075]mapper_test.py:224:[INFO]: area: 49 level: 2
[2021-10-26 12:26:22,562]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-26 12:26:22,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:22,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:22,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 12:26:22,681]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-26 12:26:22,681]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:24,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 11116544 bytes

[2021-10-26 12:26:24,324]mapper_test.py:224:[INFO]: area: 64 level: 2
[2021-10-26 14:13:40,334]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-26 14:13:40,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:40,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:40,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34385920 bytes

[2021-10-26 14:13:40,511]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-26 14:13:40,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:40,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-26 14:13:40,540]mapper_test.py:224:[INFO]: area: 49 level: 2
[2021-10-29 16:10:45,535]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-10-29 16:10:45,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:45,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:45,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34430976 bytes

[2021-10-29 16:10:45,651]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-10-29 16:10:45,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:45,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():65
		max delay       :2
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-29 16:10:45,679]mapper_test.py:224:[INFO]: area: 65 level: 2
[2021-11-03 09:52:48,268]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-03 09:52:48,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:48,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:48,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-11-03 09:52:48,386]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-03 09:52:48,387]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:48,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():65
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig_output.v
	Peak memory: 6057984 bytes

[2021-11-03 09:52:48,412]mapper_test.py:226:[INFO]: area: 65 level: 2
[2021-11-03 10:04:59,766]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-03 10:04:59,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:59,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:59,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34369536 bytes

[2021-11-03 10:04:59,936]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-03 10:04:59,937]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:59,966]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():65
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig_output.v
	Peak memory: 5906432 bytes

[2021-11-03 10:04:59,967]mapper_test.py:226:[INFO]: area: 65 level: 2
[2021-11-03 13:44:59,911]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-03 13:44:59,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:59,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:00,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-11-03 13:45:00,072]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-03 13:45:00,072]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:00,103]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():65
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig_output.v
	Peak memory: 6123520 bytes

[2021-11-03 13:45:00,104]mapper_test.py:226:[INFO]: area: 65 level: 2
[2021-11-03 13:51:14,978]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-03 13:51:14,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:14,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:15,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-11-03 13:51:15,096]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-03 13:51:15,097]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:15,121]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():65
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig_output.v
	Peak memory: 6160384 bytes

[2021-11-03 13:51:15,122]mapper_test.py:226:[INFO]: area: 65 level: 2
[2021-11-04 15:58:13,691]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-04 15:58:13,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:13,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:13,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34525184 bytes

[2021-11-04 15:58:13,862]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-04 15:58:13,862]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:13,888]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig_output.v
	Peak memory: 6053888 bytes

[2021-11-04 15:58:13,889]mapper_test.py:226:[INFO]: area: 49 level: 2
[2021-11-16 12:28:52,047]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-16 12:28:52,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:52,047]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:52,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-11-16 12:28:52,217]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-16 12:28:52,217]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:52,244]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001445 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-16 12:28:52,245]mapper_test.py:228:[INFO]: area: 49 level: 2
[2021-11-16 14:17:49,860]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-16 14:17:49,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:49,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:49,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-11-16 14:17:49,974]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-16 14:17:49,974]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:49,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001677 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5865472 bytes

[2021-11-16 14:17:49,996]mapper_test.py:228:[INFO]: area: 49 level: 2
[2021-11-16 14:24:11,682]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-16 14:24:11,682]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:11,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:11,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34443264 bytes

[2021-11-16 14:24:11,801]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-16 14:24:11,801]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:11,820]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001294 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():49
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-16 14:24:11,821]mapper_test.py:228:[INFO]: area: 49 level: 2
[2021-11-17 16:36:49,060]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-17 16:36:49,061]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:49,061]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:49,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34312192 bytes

[2021-11-17 16:36:49,180]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-17 16:36:49,180]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:49,201]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001308 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-17 16:36:49,201]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-18 10:19:28,566]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-18 10:19:28,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:28,567]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:28,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34484224 bytes

[2021-11-18 10:19:28,685]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-18 10:19:28,686]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:28,707]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.003836 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 6565888 bytes

[2021-11-18 10:19:28,707]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-23 16:12:19,208]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-23 16:12:19,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:19,209]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:19,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34377728 bytes

[2021-11-23 16:12:19,386]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-23 16:12:19,386]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:19,416]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.00339 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-23 16:12:19,417]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-23 16:43:17,815]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-23 16:43:17,815]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:17,815]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:17,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34598912 bytes

[2021-11-23 16:43:17,955]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-23 16:43:17,956]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:17,984]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.003826 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 6025216 bytes

[2021-11-23 16:43:17,984]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-24 11:39:24,607]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 11:39:24,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:24,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:24,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 11:39:24,773]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 11:39:24,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:24,798]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.000124 secs
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 6168576 bytes

[2021-11-24 11:39:24,798]mapper_test.py:228:[INFO]: area: 64 level: 2
[2021-11-24 12:02:38,481]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 12:02:38,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:38,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:38,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 12:02:38,600]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 12:02:38,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:38,626]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.000123 secs
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 6230016 bytes

[2021-11-24 12:02:38,626]mapper_test.py:228:[INFO]: area: 64 level: 2
[2021-11-24 12:06:28,627]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 12:06:28,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:28,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:28,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34463744 bytes

[2021-11-24 12:06:28,742]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 12:06:28,743]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:28,776]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.002078 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-24 12:06:28,776]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-24 12:12:01,320]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 12:12:01,321]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:01,321]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:01,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34291712 bytes

[2021-11-24 12:12:01,441]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 12:12:01,442]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:01,458]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00045 secs
	Report mapping result:
		klut_size()     :71
		klut.num_gates():33
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-24 12:12:01,459]mapper_test.py:228:[INFO]: area: 33 level: 3
[2021-11-24 12:58:26,730]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 12:58:26,731]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:26,732]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:26,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34320384 bytes

[2021-11-24 12:58:26,847]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 12:58:26,847]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:26,874]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001335 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:58:26,874]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-24 13:14:46,067]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 13:14:46,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:46,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:46,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34336768 bytes

[2021-11-24 13:14:46,231]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 13:14:46,231]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:47,934]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.001287 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():48
		max delay       :2
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 11288576 bytes

[2021-11-24 13:14:47,935]mapper_test.py:228:[INFO]: area: 48 level: 2
[2021-11-24 13:37:28,595]mapper_test.py:79:[INFO]: run case "unreg_comb"
[2021-11-24 13:37:28,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:28,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:28,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      97.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      64.0.  Edge =      176.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
P:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      321.  T =     0.00 sec
F:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
A:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
E:  Del =    2.00.  Ar =      48.0.  Edge =      160.  Cut =      225.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34381824 bytes

[2021-11-24 13:37:28,712]mapper_test.py:160:[INFO]: area: 48 level: 2
[2021-11-24 13:37:28,713]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:30,352]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
Mapping time: 0.000122 secs
	Report mapping result:
		klut_size()     :102
		klut.num_gates():64
		max delay       :2
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v
	Peak memory: 11128832 bytes

[2021-11-24 13:37:30,353]mapper_test.py:228:[INFO]: area: 64 level: 2
