/*
 * Copyright (c) 2001-2019, Arm Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause OR Armâ€™s non-OSI source license
 *
 */

#ifndef __CC_REGISTERS_H__
#define __CC_REGISTERS_H__

// --------------------------------------
// BLOCK: AO
// --------------------------------------
#define CC_HOST_DCU_EN0_REG_OFFSET 	0x0A80UL
#define CC_HOST_DCU_EN0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_EN0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_EN1_REG_OFFSET 	0x0A84UL
#define CC_HOST_DCU_EN1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_EN1_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_EN2_REG_OFFSET 	0x0A88UL
#define CC_HOST_DCU_EN2_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_EN2_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_EN3_REG_OFFSET 	0x0A8CUL
#define CC_HOST_DCU_EN3_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_EN3_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_LOCK0_REG_OFFSET 	0x0A90UL
#define CC_HOST_DCU_LOCK0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_LOCK0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_LOCK1_REG_OFFSET 	0x0A94UL
#define CC_HOST_DCU_LOCK1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_LOCK1_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_LOCK2_REG_OFFSET 	0x0A98UL
#define CC_HOST_DCU_LOCK2_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_LOCK2_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_DCU_LOCK3_REG_OFFSET 	0x0A9CUL
#define CC_HOST_DCU_LOCK3_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_DCU_LOCK3_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK0_REG_OFFSET 	0x0AA0UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK0_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK0_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK1_REG_OFFSET 	0x0AA4UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK1_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK1_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK2_REG_OFFSET 	0x0AA8UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK2_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK2_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK3_REG_OFFSET 	0x0AACUL
#define CC_AO_ICV_DCU_RESTRICTION_MASK3_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_ICV_DCU_RESTRICTION_MASK3_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_CC_SEC_DEBUG_RESET_REG_OFFSET 	0x0AB0UL
#define CC_AO_CC_SEC_DEBUG_RESET_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_CC_SEC_DEBUG_RESET_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_REG_OFFSET 	0x0AB4UL
#define CC_HOST_AO_LOCK_BITS_HOST_FATAL_ERR_BIT_SHIFT 	0x0UL
#define CC_HOST_AO_LOCK_BITS_HOST_FATAL_ERR_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_KPICV_LOCK_BIT_SHIFT 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_KPICV_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCEICV_LOCK_BIT_SHIFT 	0x2UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCEICV_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCP_LOCK_BIT_SHIFT 	0x3UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCP_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCE_LOCK_BIT_SHIFT 	0x4UL
#define CC_HOST_AO_LOCK_BITS_HOST_KCE_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_ICV_RMA_LOCK_BIT_SHIFT 	0x5UL
#define CC_HOST_AO_LOCK_BITS_HOST_ICV_RMA_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_RESET_UPON_DEBUG_DISABLE_BIT_SHIFT 	0x6UL
#define CC_HOST_AO_LOCK_BITS_RESET_UPON_DEBUG_DISABLE_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_SP_EN_BIT_SHIFT 	0x9UL
#define CC_HOST_AO_LOCK_BITS_HOST_SP_EN_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_HOST_HUK_LOCK_BIT_SHIFT 	0xAUL
#define CC_HOST_AO_LOCK_BITS_HOST_HUK_LOCK_BIT_SIZE 	0x1UL
#define CC_HOST_AO_LOCK_BITS_SG_BYPASS_LOCK_BIT_SHIFT 	0xBUL
#define CC_HOST_AO_LOCK_BITS_SG_BYPASS_LOCK_BIT_SIZE 	0x1UL
#define CC_AO_SECURITY_DISABLED_INDICATION_REG_OFFSET 	0x0AB8UL
#define CC_AO_SECURITY_DISABLED_INDICATION_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_SECURITY_DISABLED_INDICATION_VALUE_BIT_SIZE 	0x1UL
#define CC_AO_CC_GPPC_REG_OFFSET 	0x0ABCUL
#define CC_AO_CC_GPPC_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_CC_GPPC_VALUE_BIT_SIZE 	0x8UL
#define CC_AO_CPC_SD_REG_OFFSET 	0x0AC0UL
#define CC_AO_CPC_SD_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_CPC_SD_VALUE_BIT_SIZE 	0x1UL
#define CC_DCU_DEBUG_BITS0_REG_OFFSET 	0x0AC4UL
#define CC_DCU_DEBUG_BITS0_VALUE_BIT_SHIFT 	0x0UL
#define CC_DCU_DEBUG_BITS0_VALUE_BIT_SIZE 	0x20UL
#define CC_DCU_DEBUG_BITS1_REG_OFFSET 	0x0AC8UL
#define CC_DCU_DEBUG_BITS1_VALUE_BIT_SHIFT 	0x0UL
#define CC_DCU_DEBUG_BITS1_VALUE_BIT_SIZE 	0x20UL
#define CC_DCU_DEBUG_BITS2_REG_OFFSET 	0x0ACCUL
#define CC_DCU_DEBUG_BITS2_VALUE_BIT_SHIFT 	0x0UL
#define CC_DCU_DEBUG_BITS2_VALUE_BIT_SIZE 	0x20UL
#define CC_DCU_DEBUG_BITS3_REG_OFFSET 	0x0AD0UL
#define CC_DCU_DEBUG_BITS3_VALUE_BIT_SHIFT 	0x0UL
#define CC_DCU_DEBUG_BITS3_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_PERMANENT_DISABLE_MASK0_REG_OFFSET 	0x0AD4UL
#define CC_AO_PERMANENT_DISABLE_MASK0_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_PERMANENT_DISABLE_MASK0_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_PERMANENT_DISABLE_MASK1_REG_OFFSET 	0x0AD8UL
#define CC_AO_PERMANENT_DISABLE_MASK1_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_PERMANENT_DISABLE_MASK1_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_PERMANENT_DISABLE_MASK2_REG_OFFSET 	0x0ADCUL
#define CC_AO_PERMANENT_DISABLE_MASK2_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_PERMANENT_DISABLE_MASK2_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_PERMANENT_DISABLE_MASK3_REG_OFFSET 	0x0AE0UL
#define CC_AO_PERMANENT_DISABLE_MASK3_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_PERMANENT_DISABLE_MASK3_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_SESSION_KEY_REG_OFFSET 	0x0AE4UL
#define CC_AO_SESSION_KEY_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_SESSION_KEY_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_FDE0_REG_OFFSET 	0x0AE8UL
#define CC_AO_FDE0_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_FDE0_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_FDE1_REG_OFFSET 	0x0AECUL
#define CC_AO_FDE1_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_FDE1_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_FDE2_REG_OFFSET 	0x0AF0UL
#define CC_AO_FDE2_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_FDE2_VALUE_BIT_SIZE 	0x20UL
#define CC_AO_FDE3_REG_OFFSET 	0x0AF4UL
#define CC_AO_FDE3_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_FDE3_VALUE_BIT_SIZE 	0x20UL
// --------------------------------------
// BLOCK: CPP
// --------------------------------------
#define CC_CPP_AES_IV_0_0_REG_OFFSET 	0x0400UL
#define CC_CPP_AES_IV_0_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_IV_0_0_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_IV_0_1_REG_OFFSET 	0x0404UL
#define CC_CPP_AES_IV_0_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_IV_0_1_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_IV_0_2_REG_OFFSET 	0x0408UL
#define CC_CPP_AES_IV_0_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_IV_0_2_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_IV_0_3_REG_OFFSET 	0x040CUL
#define CC_CPP_AES_IV_0_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_IV_0_3_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_CTR_0_0_REG_OFFSET 	0x0410UL
#define CC_CPP_AES_CTR_0_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_CTR_0_0_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_CTR_0_1_REG_OFFSET 	0x0414UL
#define CC_CPP_AES_CTR_0_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_CTR_0_1_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_CTR_0_2_REG_OFFSET 	0x0418UL
#define CC_CPP_AES_CTR_0_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_CTR_0_2_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_AES_CTR_0_3_REG_OFFSET 	0x041CUL
#define CC_CPP_AES_CTR_0_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_AES_CTR_0_3_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_IV_0_0_REG_OFFSET 	0x0500UL
#define CC_CPP_SM4_IV_0_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_IV_0_0_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_IV_0_1_REG_OFFSET 	0x0504UL
#define CC_CPP_SM4_IV_0_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_IV_0_1_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_IV_0_2_REG_OFFSET 	0x0508UL
#define CC_CPP_SM4_IV_0_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_IV_0_2_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_IV_0_3_REG_OFFSET 	0x050CUL
#define CC_CPP_SM4_IV_0_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_IV_0_3_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_CTR_0_0_REG_OFFSET 	0x0510UL
#define CC_CPP_SM4_CTR_0_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_CTR_0_0_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_CTR_0_1_REG_OFFSET 	0x0514UL
#define CC_CPP_SM4_CTR_0_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_CTR_0_1_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_CTR_0_2_REG_OFFSET 	0x0518UL
#define CC_CPP_SM4_CTR_0_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_CTR_0_2_VALUE_BIT_SIZE 	0x20UL
#define CC_CPP_SM4_CTR_0_3_REG_OFFSET 	0x051CUL
#define CC_CPP_SM4_CTR_0_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_CPP_SM4_CTR_0_3_VALUE_BIT_SIZE 	0x20UL
// --------------------------------------
// BLOCK: CRY_MISC
// --------------------------------------
#define CC_AES_CLK_ENABLE_REG_OFFSET 	0x0810UL
#define CC_AES_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_AES_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_DES_CLK_ENABLE_REG_OFFSET 	0x0814UL
#define CC_DES_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_DES_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_HASH_CLK_ENABLE_REG_OFFSET 	0x0818UL
#define CC_HASH_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_HASH_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_PKA_CLK_ENABLE_REG_OFFSET 	0x081CUL
#define CC_PKA_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_DMA_CLK_ENABLE_REG_OFFSET 	0x0820UL
#define CC_DMA_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_DMA_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_REG_OFFSET 	0x0824UL
#define CC_CLK_STATUS_AES_CLK_STATUS_BIT_SHIFT 	0x0UL
#define CC_CLK_STATUS_AES_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_DES_CLK_STATUS_BIT_SHIFT 	0x1UL
#define CC_CLK_STATUS_DES_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_HASH_CLK_STATUS_BIT_SHIFT 	0x2UL
#define CC_CLK_STATUS_HASH_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_PKA_CLK_STATUS_BIT_SHIFT 	0x3UL
#define CC_CLK_STATUS_PKA_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_RNG_CLK_STATUS_BIT_SHIFT 	0x6UL
#define CC_CLK_STATUS_RNG_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_SM4_CLK_STATUS_BIT_SHIFT 	0x7UL
#define CC_CLK_STATUS_SM4_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_CLK_STATUS_DMA_CLK_STATUS_BIT_SHIFT 	0x8UL
#define CC_CLK_STATUS_DMA_CLK_STATUS_BIT_SIZE 	0x1UL
#define CC_SM4_CLK_ENABLE_REG_OFFSET 	0x0858UL
#define CC_SM4_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_SM4_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: ID_REGISTERS
// --------------------------------------
#define CC_PERIPHERAL_ID_4_REG_OFFSET 	0x0FD0UL
#define CC_PERIPHERAL_ID_4_VALUE_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_4_VALUE_BIT_SIZE 	0x4UL
#define CC_PIDRESERVED0_REG_OFFSET 	0x0FD4UL
#define CC_PIDRESERVED1_REG_OFFSET 	0x0FD8UL
#define CC_PIDRESERVED2_REG_OFFSET 	0x0FDCUL
#define CC_PERIPHERAL_ID_0_REG_OFFSET 	0x0FE0UL
#define CC_PERIPHERAL_ID_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_0_VALUE_BIT_SIZE 	0x8UL
#define CC_PERIPHERAL_ID_1_REG_OFFSET 	0x0FE4UL
#define CC_PERIPHERAL_ID_1_PART_1_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_1_PART_1_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_2_REG_OFFSET 	0x0FE8UL
#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SIZE 	0x3UL
#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SHIFT 	0x3UL
#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SIZE 	0x1UL
#define CC_PERIPHERAL_ID_2_REVISION_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_2_REVISION_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_3_REG_OFFSET 	0x0FECUL
#define CC_PERIPHERAL_ID_3_CMOD_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_3_CMOD_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_3_REVAND_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_3_REVAND_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_0_REG_OFFSET 	0x0FF0UL
#define CC_COMPONENT_ID_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_0_VALUE_BIT_SIZE 	0x8UL
#define CC_COMPONENT_ID_1_REG_OFFSET 	0x0FF4UL
#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_1_CLASS_BIT_SHIFT 	0x4UL
#define CC_COMPONENT_ID_1_CLASS_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_2_REG_OFFSET 	0x0FF8UL
#define CC_COMPONENT_ID_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_2_VALUE_BIT_SIZE 	0x8UL
#define CC_COMPONENT_ID_3_REG_OFFSET 	0x0FFCUL
#define CC_COMPONENT_ID_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_3_VALUE_BIT_SIZE 	0x8UL
// --------------------------------------
// BLOCK: NVM
// --------------------------------------
#define CC_NVM_IS_IDLE_REG_OFFSET 	0x0F10UL
#define CC_NVM_IS_IDLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_NVM_IS_IDLE_VALUE_BIT_SIZE 	0x1UL
#define CC_OTP_ADDR_WIDTH_DEF_REG_OFFSET 	0x0F14UL
#define CC_OTP_ADDR_WIDTH_DEF_VALUE_BIT_SHIFT 	0x0UL
#define CC_OTP_ADDR_WIDTH_DEF_VALUE_BIT_SIZE 	0x4UL
#define CC_HOST_SECURE_TIMER_BIST_KICK_REG_OFFSET 	0x0F18UL
#define CC_HOST_SECURE_TIMER_BIST_KICK_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SECURE_TIMER_BIST_KICK_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_SECURE_TIMER_BIST_VAL_REG_OFFSET 	0x0F1CUL
#define CC_HOST_SECURE_TIMER_BIST_VAL_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SECURE_TIMER_BIST_VAL_VALUE_BIT_SIZE 	0x10UL
#define CC_HOST_CC_AO_TEST_REG_OFFSET 	0x0F20UL
#define CC_HOST_CC_AO_TEST_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CC_AO_TEST_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_LOW_RES_SECURE_TIMER_RST_REG_OFFSET 	0x0F24UL
#define CC_HOST_LOW_RES_SECURE_TIMER_RST_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_LOW_RES_SECURE_TIMER_RST_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_LOW_RES_SECURE_TIMER_0_REG_OFFSET 	0x0F28UL
#define CC_HOST_LOW_RES_SECURE_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_LOW_RES_SECURE_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_LOW_RES_SECURE_TIMER_1_REG_OFFSET 	0x0F2CUL
#define CC_HOST_LOW_RES_SECURE_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_LOW_RES_SECURE_TIMER_1_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_RST_REG_OFFSET 	0x0F30UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_RST_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_RST_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_0_REG_OFFSET 	0x0F34UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_1_REG_OFFSET 	0x0F38UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_1_VALUE_BIT_SIZE 	0x8UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_0_REG_OFFSET 	0x0F3CUL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_1_REG_OFFSET 	0x0F40UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_HIGH_RES_SECURE_TIMER_TH_1_VALUE_BIT_SIZE 	0x8UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_0_REG_OFFSET 	0x0F44UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_0_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_1_REG_OFFSET 	0x0F48UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_LATCHED_EXTERNAL_TIMER_1_VALUE_BIT_SIZE 	0x20UL
#define CC_GP_PARAM_REG_OFFSET 	0x0F4CUL
#define CC_GP_PARAM_VALUE_BIT_SHIFT 	0x0UL
#define CC_GP_PARAM_VALUE_BIT_SIZE 	0x20UL
#define CC_CHIP_MODE_REG_OFFSET 	0x0F50UL
#define CC_CHIP_MODE_TCI_BIT_SHIFT 	0x0UL
#define CC_CHIP_MODE_TCI_BIT_SIZE 	0x1UL
#define CC_CHIP_MODE_PCI_BIT_SHIFT 	0x1UL
#define CC_CHIP_MODE_PCI_BIT_SIZE 	0x1UL
#define CC_AIB_FUSE_PROG_COMPLETED_REG_OFFSET 	0x0F60UL
#define CC_AIB_FUSE_PROG_COMPLETED_VALUE_BIT_SHIFT 	0x0UL
#define CC_AIB_FUSE_PROG_COMPLETED_VALUE_BIT_SIZE 	0x1UL
#define CC_NVM_DEBUG_STATUS_REG_OFFSET 	0x0F68UL
#define CC_NVM_DEBUG_STATUS_VALUE_BIT_SHIFT 	0x0UL
#define CC_NVM_DEBUG_STATUS_VALUE_BIT_SIZE 	0x4UL
#define CC_LCS_IS_VALID_REG_OFFSET 	0x0F6CUL
#define CC_LCS_IS_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_LCS_IS_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_LCS_REG_REG_OFFSET 	0x0F84UL
#define CC_LCS_REG_LCS_REG_BIT_SHIFT 	0x0UL
#define CC_LCS_REG_LCS_REG_BIT_SIZE 	0x3UL
#define CC_LCS_REG_RESREVED0_BIT_SHIFT 	0x3UL
#define CC_LCS_REG_RESREVED0_BIT_SIZE 	0x5UL
#define CC_LCS_REG_ERR_HUK_ZERO_CNT_BIT_SHIFT 	0x8UL
#define CC_LCS_REG_ERR_HUK_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_ERR_PROV_ZERO_CNT_BIT_SHIFT 	0x9UL
#define CC_LCS_REG_ERR_PROV_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_ERR_KCE_ZERO_CNT_BIT_SHIFT 	0xAUL
#define CC_LCS_REG_ERR_KCE_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_ERR_KPICV_ZERO_CNT_BIT_SHIFT 	0xBUL
#define CC_LCS_REG_ERR_KPICV_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_ERR_KCEICV_ZERO_CNT_BIT_SHIFT 	0xCUL
#define CC_LCS_REG_ERR_KCEICV_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_ERR_EKCST_ZERO_CNT_BIT_SHIFT 	0xDUL
#define CC_LCS_REG_ERR_EKCST_ZERO_CNT_BIT_SIZE 	0x1UL
#define CC_LCS_REG_RESREVED1_BIT_SHIFT 	0xEUL
#define CC_LCS_REG_RESREVED1_BIT_SIZE 	0x12UL
#define CC_HOST_AO_CC_STATE_COUNTER_REG_OFFSET 	0x0F8CUL
#define CC_HOST_AO_CC_STATE_COUNTER_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_AO_CC_STATE_COUNTER_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_CC_AO_STATE_COUNTER_INC_REG_OFFSET 	0x0F90UL
#define CC_HOST_CC_AO_STATE_COUNTER_INC_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CC_AO_STATE_COUNTER_INC_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_RMA_RKEK_WR_REG_OFFSET 	0x0F98UL
#define CC_HOST_RMA_RKEK_WR_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_RMA_RKEK_WR_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KCST_DISABLE_REG_OFFSET 	0x0F9CUL
#define CC_HOST_KCST_DISABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KCST_DISABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KCST_VALID_REG_OFFSET 	0x0FA0UL
#define CC_HOST_KCST_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KCST_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KPLT_VALID_REG_OFFSET 	0x0FA4UL
#define CC_HOST_KPLT_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KPLT_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_SF_STATUS_REG_OFFSET 	0x0FA8UL
#define CC_SF_STATUS_SG_READY_R_BIT_SHIFT 	0x0UL
#define CC_SF_STATUS_SG_READY_R_BIT_SIZE 	0x1UL
#define CC_SF_STATUS_SG_STATUS_R_BIT_SHIFT 	0x4UL
#define CC_SF_STATUS_SG_STATUS_R_BIT_SIZE 	0x4UL
#define CC_SF_STATUS_SG_ERVMIN_R_BIT_SHIFT 	0x8UL
#define CC_SF_STATUS_SG_ERVMIN_R_BIT_SIZE 	0x1UL
#define CC_SF_STATUS_SG_READY_L_BIT_SHIFT 	0xCUL
#define CC_SF_STATUS_SG_READY_L_BIT_SIZE 	0x1UL
#define CC_SF_STATUS_SG_STATUS_L_BIT_SHIFT 	0x10UL
#define CC_SF_STATUS_SG_STATUS_L_BIT_SIZE 	0x4UL
#define CC_SF_STATUS_SG_ERVMIN_L_BIT_SHIFT 	0x14UL
#define CC_SF_STATUS_SG_ERVMIN_L_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_REG_OFFSET 	0x0FACUL
#define CC_SF_CONTROL_SG_SECNTL_BIT_SHIFT 	0x0UL
#define CC_SF_CONTROL_SG_SECNTL_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_ERSRT_BIT_SHIFT 	0x1UL
#define CC_SF_CONTROL_SG_ERSRT_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_N_BYPASS_BIT_SHIFT 	0x2UL
#define CC_SF_CONTROL_SG_N_BYPASS_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_ACT_BIT_SHIFT 	0x3UL
#define CC_SF_CONTROL_SG_ACT_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_STPVIDS_BIT_SHIFT 	0x4UL
#define CC_SF_CONTROL_SG_STPVIDS_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_STPVIDS_VAL_BIT_SHIFT 	0x5UL
#define CC_SF_CONTROL_SG_STPVIDS_VAL_BIT_SIZE 	0x2UL
#define CC_SF_CONTROL_SG_VMIN_BIT_SHIFT 	0x7UL
#define CC_SF_CONTROL_SG_VMIN_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_VMIN_THRESH_BIT_SHIFT 	0x8UL
#define CC_SF_CONTROL_SG_VMIN_THRESH_BIT_SIZE 	0x3UL
#define CC_SF_CONTROL_FORCE_ERS_ACTIVE_OTP_BIT_SHIFT 	0xBUL
#define CC_SF_CONTROL_FORCE_ERS_ACTIVE_OTP_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_EN_ERS_HW_CONTROL_OTP_BIT_SHIFT 	0xCUL
#define CC_SF_CONTROL_EN_ERS_HW_CONTROL_OTP_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_FW_EN_ERS_HW_CONTROL_BIT_SHIFT 	0xDUL
#define CC_SF_CONTROL_FW_EN_ERS_HW_CONTROL_BIT_SIZE 	0x1UL
#define CC_SF_CONTROL_SG_CONTROL_BIT_SHIFT 	0xEUL
#define CC_SF_CONTROL_SG_CONTROL_BIT_SIZE 	0x4UL
#define CC_HOST_SHADOW_HUK_REG_REG_OFFSET 	0x0FB0UL
#define CC_HOST_SHADOW_HUK_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_HUK_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_SHADOW_KCP_REG_REG_OFFSET 	0x0FB4UL
#define CC_HOST_SHADOW_KCP_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_KCP_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_SHADOW_KCE_REG_REG_OFFSET 	0x0FB8UL
#define CC_HOST_SHADOW_KCE_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_KCE_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_SHADOW_KPICV_REG_REG_OFFSET 	0x0FBCUL
#define CC_HOST_SHADOW_KPICV_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_KPICV_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_SHADOW_KCEICV_REG_REG_OFFSET 	0x0FC0UL
#define CC_HOST_SHADOW_KCEICV_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_KCEICV_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_SHADOW_EKCST_REG_REG_OFFSET 	0x0FC4UL
#define CC_HOST_SHADOW_EKCST_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SHADOW_EKCST_REG_VALUE_BIT_SIZE 	0x20UL
#define CC_SG_IOS_REG_OFFSET 	0x0FC8UL
#define CC_SG_IOS_SG_SECNTL_BIT_SHIFT 	0x0UL
#define CC_SG_IOS_SG_SECNTL_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_ERSRT_BIT_SHIFT 	0x1UL
#define CC_SG_IOS_SG_ERSRT_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_BYP_BIT_SHIFT 	0x2UL
#define CC_SG_IOS_SG_BYP_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_NPWRUP_BIT_SHIFT 	0x3UL
#define CC_SG_IOS_SG_NPWRUP_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_ERSOFF_BIT_SHIFT 	0x4UL
#define CC_SG_IOS_SG_ERSOFF_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_ACT_BIT_SHIFT 	0x5UL
#define CC_SG_IOS_SG_ACT_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_ACTVAL_BIT_SHIFT 	0x6UL
#define CC_SG_IOS_SG_ACTVAL_BIT_SIZE 	0x2UL
#define CC_SG_IOS_SG_STPVDIS_BIT_SHIFT 	0x8UL
#define CC_SG_IOS_SG_STPVDIS_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_STPVDISVAL_BIT_SHIFT 	0x9UL
#define CC_SG_IOS_SG_STPVDISVAL_BIT_SIZE 	0x2UL
#define CC_SG_IOS_SG_VMIN_BIT_SHIFT 	0xBUL
#define CC_SG_IOS_SG_VMIN_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_VMIN_THRESH_BIT_SHIFT 	0xCUL
#define CC_SG_IOS_SG_VMIN_THRESH_BIT_SIZE 	0x3UL
#define CC_SG_IOS_SG_CONTROL_BIT_SHIFT 	0xFUL
#define CC_SG_IOS_SG_CONTROL_BIT_SIZE 	0x4UL
#define CC_SG_IOS_SG_READY_R_BIT_SHIFT 	0x14UL
#define CC_SG_IOS_SG_READY_R_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_STATUS_R_BIT_SHIFT 	0x15UL
#define CC_SG_IOS_SG_STATUS_R_BIT_SIZE 	0x4UL
#define CC_SG_IOS_SG_ERRVMIN_R_BIT_SHIFT 	0x19UL
#define CC_SG_IOS_SG_ERRVMIN_R_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_READY_L_BIT_SHIFT 	0x1AUL
#define CC_SG_IOS_SG_READY_L_BIT_SIZE 	0x1UL
#define CC_SG_IOS_SG_STATUS_L_BIT_SHIFT 	0x1BUL
#define CC_SG_IOS_SG_STATUS_L_BIT_SIZE 	0x4UL
#define CC_SG_IOS_SG_ERRVMIN_L_BIT_SHIFT 	0x1FUL
#define CC_SG_IOS_SG_ERRVMIN_L_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: PKA
// --------------------------------------
#define CC_MEMORY_MAP0_REG_OFFSET 	0x0000UL
#define CC_MEMORY_MAP0_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP0_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP1_REG_OFFSET 	0x0004UL
#define CC_MEMORY_MAP1_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP1_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP2_REG_OFFSET 	0x0008UL
#define CC_MEMORY_MAP2_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP2_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP3_REG_OFFSET 	0x000CUL
#define CC_MEMORY_MAP3_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP3_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP4_REG_OFFSET 	0x0010UL
#define CC_MEMORY_MAP4_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP4_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP5_REG_OFFSET 	0x0014UL
#define CC_MEMORY_MAP5_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP5_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP6_REG_OFFSET 	0x0018UL
#define CC_MEMORY_MAP6_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP6_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP7_REG_OFFSET 	0x001CUL
#define CC_MEMORY_MAP7_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP7_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP8_REG_OFFSET 	0x0020UL
#define CC_MEMORY_MAP8_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP8_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP9_REG_OFFSET 	0x0024UL
#define CC_MEMORY_MAP9_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP9_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP10_REG_OFFSET 	0x0028UL
#define CC_MEMORY_MAP10_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP10_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP11_REG_OFFSET 	0x002CUL
#define CC_MEMORY_MAP11_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP11_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP12_REG_OFFSET 	0x0030UL
#define CC_MEMORY_MAP12_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP12_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP13_REG_OFFSET 	0x0034UL
#define CC_MEMORY_MAP13_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP13_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP14_REG_OFFSET 	0x0038UL
#define CC_MEMORY_MAP14_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP14_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP15_REG_OFFSET 	0x003CUL
#define CC_MEMORY_MAP15_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP15_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP16_REG_OFFSET 	0x0040UL
#define CC_MEMORY_MAP16_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP16_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP17_REG_OFFSET 	0x0044UL
#define CC_MEMORY_MAP17_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP17_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP18_REG_OFFSET 	0x0048UL
#define CC_MEMORY_MAP18_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP18_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP19_REG_OFFSET 	0x004CUL
#define CC_MEMORY_MAP19_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP19_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP20_REG_OFFSET 	0x0050UL
#define CC_MEMORY_MAP20_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP20_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP21_REG_OFFSET 	0x0054UL
#define CC_MEMORY_MAP21_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP21_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP22_REG_OFFSET 	0x0058UL
#define CC_MEMORY_MAP22_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP22_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP23_REG_OFFSET 	0x005CUL
#define CC_MEMORY_MAP23_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP23_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP24_REG_OFFSET 	0x0060UL
#define CC_MEMORY_MAP24_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP24_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP25_REG_OFFSET 	0x0064UL
#define CC_MEMORY_MAP25_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP25_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP26_REG_OFFSET 	0x0068UL
#define CC_MEMORY_MAP26_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP26_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP27_REG_OFFSET 	0x006CUL
#define CC_MEMORY_MAP27_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP27_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP28_REG_OFFSET 	0x0070UL
#define CC_MEMORY_MAP28_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP28_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP29_REG_OFFSET 	0x0074UL
#define CC_MEMORY_MAP29_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP29_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP30_REG_OFFSET 	0x0078UL
#define CC_MEMORY_MAP30_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP30_VALUE_BIT_SIZE 	0x9UL
#define CC_MEMORY_MAP31_REG_OFFSET 	0x007CUL
#define CC_MEMORY_MAP31_VALUE_BIT_SHIFT 	0x2UL
#define CC_MEMORY_MAP31_VALUE_BIT_SIZE 	0x9UL
#define CC_OPCODE_REG_OFFSET 	0x0080UL
#define CC_OPCODE_TAG_BIT_SHIFT 	0x0UL
#define CC_OPCODE_TAG_BIT_SIZE 	0x6UL
#define CC_OPCODE_REG_R_BIT_SHIFT 	0x6UL
#define CC_OPCODE_REG_R_BIT_SIZE 	0x6UL
#define CC_OPCODE_REG_B_BIT_SHIFT 	0xCUL
#define CC_OPCODE_REG_B_BIT_SIZE 	0x6UL
#define CC_OPCODE_REG_A_BIT_SHIFT 	0x12UL
#define CC_OPCODE_REG_A_BIT_SIZE 	0x6UL
#define CC_OPCODE_LEN_BIT_SHIFT 	0x18UL
#define CC_OPCODE_LEN_BIT_SIZE 	0x3UL
#define CC_OPCODE_OPCODE_BIT_SHIFT 	0x1BUL
#define CC_OPCODE_OPCODE_BIT_SIZE 	0x5UL
#define CC_N_NP_T0_T1_ADDR_REG_OFFSET 	0x0084UL
#define CC_N_NP_T0_T1_ADDR_N_VIRTUAL_ADDR_BIT_SHIFT 	0x0UL
#define CC_N_NP_T0_T1_ADDR_N_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define CC_N_NP_T0_T1_ADDR_NP_VIRTUAL_ADDR_BIT_SHIFT 	0x5UL
#define CC_N_NP_T0_T1_ADDR_NP_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define CC_N_NP_T0_T1_ADDR_T0_VIRTUAL_ADDR_BIT_SHIFT 	0xAUL
#define CC_N_NP_T0_T1_ADDR_T0_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define CC_N_NP_T0_T1_ADDR_T1_VIRTUAL_ADDR_BIT_SHIFT 	0xFUL
#define CC_N_NP_T0_T1_ADDR_T1_VIRTUAL_ADDR_BIT_SIZE 	0x5UL
#define CC_PKA_STATUS_REG_OFFSET 	0x0088UL
#define CC_PKA_STATUS_ALU_MSB_4BITS_BIT_SHIFT 	0x0UL
#define CC_PKA_STATUS_ALU_MSB_4BITS_BIT_SIZE 	0x4UL
#define CC_PKA_STATUS_ALU_LSB_4BITS_BIT_SHIFT 	0x4UL
#define CC_PKA_STATUS_ALU_LSB_4BITS_BIT_SIZE 	0x4UL
#define CC_PKA_STATUS_ALU_SIGN_OUT_BIT_SHIFT 	0x8UL
#define CC_PKA_STATUS_ALU_SIGN_OUT_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_ALU_CARRY_BIT_SHIFT 	0x9UL
#define CC_PKA_STATUS_ALU_CARRY_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_ALU_CARRY_MOD_BIT_SHIFT 	0xAUL
#define CC_PKA_STATUS_ALU_CARRY_MOD_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_ALU_SUB_IS_ZERO_BIT_SHIFT 	0xBUL
#define CC_PKA_STATUS_ALU_SUB_IS_ZERO_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_ALU_OUT_ZERO_BIT_SHIFT 	0xCUL
#define CC_PKA_STATUS_ALU_OUT_ZERO_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_ALU_MODOVRFLW_BIT_SHIFT 	0xDUL
#define CC_PKA_STATUS_ALU_MODOVRFLW_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_DIV_BY_ZERO_BIT_SHIFT 	0xEUL
#define CC_PKA_STATUS_DIV_BY_ZERO_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_MODINV_OF_ZERO_BIT_SHIFT 	0xFUL
#define CC_PKA_STATUS_MODINV_OF_ZERO_BIT_SIZE 	0x1UL
#define CC_PKA_STATUS_OPCODE_BIT_SHIFT 	0x10UL
#define CC_PKA_STATUS_OPCODE_BIT_SIZE 	0x5UL
#define CC_PKA_SW_RESET_REG_OFFSET 	0x008CUL
#define CC_PKA_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define CC_PKA_L0_REG_OFFSET 	0x0090UL
#define CC_PKA_L0_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L0_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L1_REG_OFFSET 	0x0094UL
#define CC_PKA_L1_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L1_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L2_REG_OFFSET 	0x0098UL
#define CC_PKA_L2_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L2_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L3_REG_OFFSET 	0x009CUL
#define CC_PKA_L3_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L3_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L4_REG_OFFSET 	0x00A0UL
#define CC_PKA_L4_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L4_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L5_REG_OFFSET 	0x00A4UL
#define CC_PKA_L5_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L5_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L6_REG_OFFSET 	0x00A8UL
#define CC_PKA_L6_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L6_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_L7_REG_OFFSET 	0x00ACUL
#define CC_PKA_L7_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_L7_VALUE_BIT_SIZE 	0xDUL
#define CC_PKA_PIPE_RDY_REG_OFFSET 	0x00B0UL
#define CC_PKA_PIPE_RDY_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_PIPE_RDY_VALUE_BIT_SIZE 	0x1UL
#define CC_PKA_DONE_REG_OFFSET 	0x00B4UL
#define CC_PKA_DONE_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_DONE_VALUE_BIT_SIZE 	0x1UL
#define CC_PKA_MON_SELECT_REG_OFFSET 	0x00B8UL
#define CC_PKA_MON_SELECT_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_MON_SELECT_VALUE_BIT_SIZE 	0x4UL
#define CC_PKA_VERSION_REG_OFFSET 	0x00C4UL
#define CC_PKA_VERSION_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_VERSION_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_MON_READ_REG_OFFSET 	0x00D0UL
#define CC_PKA_MON_READ_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_MON_READ_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_SRAM_ADDR_REG_OFFSET 	0x00D4UL
#define CC_PKA_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SRAM_ADDR_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_SRAM_WDATA_REG_OFFSET 	0x00D8UL
#define CC_PKA_SRAM_WDATA_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SRAM_WDATA_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_SRAM_RDATA_REG_OFFSET 	0x00DCUL
#define CC_PKA_SRAM_RDATA_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SRAM_RDATA_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_SRAM_WR_CLR_REG_OFFSET 	0x00E0UL
#define CC_PKA_SRAM_WR_CLR_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SRAM_WR_CLR_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_SRAM_RADDR_REG_OFFSET 	0x00E4UL
#define CC_PKA_SRAM_RADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_SRAM_RADDR_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_WORD_ACCESS_REG_OFFSET 	0x00F0UL
#define CC_PKA_WORD_ACCESS_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_WORD_ACCESS_VALUE_BIT_SIZE 	0x20UL
#define CC_PKA_BUFF_ADDR_REG_OFFSET 	0x00F8UL
#define CC_PKA_BUFF_ADDR_PKA_BUF_ADDR_BIT_SHIFT 	0x0UL
#define CC_PKA_BUFF_ADDR_PKA_BUF_ADDR_BIT_SIZE 	0xCUL
#define CC_PKA_BUFF_ADDR_RESEREVED1_BIT_SHIFT 	0xCUL
#define CC_PKA_BUFF_ADDR_RESEREVED1_BIT_SIZE 	0x14UL
// --------------------------------------
// BLOCK: PUB_HOST_SRAM
// --------------------------------------
#define CC_PUB_SRAM_DATA_REG_OFFSET 	0x0300UL
#define CC_PUB_SRAM_DATA_VALUE_BIT_SHIFT 	0x0UL
#define CC_PUB_SRAM_DATA_VALUE_BIT_SIZE 	0x20UL
#define CC_PUB_SRAM_ADDR_REG_OFFSET 	0x0304UL
#define CC_PUB_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_PUB_SRAM_ADDR_VALUE_BIT_SIZE 	0xFUL
#define CC_PUB_SRAM_DATA_READY_REG_OFFSET 	0x0308UL
#define CC_PUB_SRAM_DATA_READY_VALUE_BIT_SHIFT 	0x0UL
#define CC_PUB_SRAM_DATA_READY_VALUE_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: RNG
// --------------------------------------
#define CC_RNG_IMR_REG_OFFSET 	0x0100UL
#define CC_RNG_IMR_EHR_VALID_INT_MASK_BIT_SHIFT 	0x0UL
#define CC_RNG_IMR_EHR_VALID_INT_MASK_BIT_SIZE 	0x1UL
#define CC_RNG_IMR_AUTOCORR_ERR_INT_MASK_BIT_SHIFT 	0x1UL
#define CC_RNG_IMR_AUTOCORR_ERR_INT_MASK_BIT_SIZE 	0x1UL
#define CC_RNG_IMR_CRNGT_ERR_INT_MASK_BIT_SHIFT 	0x2UL
#define CC_RNG_IMR_CRNGT_ERR_INT_MASK_BIT_SIZE 	0x1UL
#define CC_RNG_IMR_VN_ERR_INT_MASK_BIT_SHIFT 	0x3UL
#define CC_RNG_IMR_VN_ERR_INT_MASK_BIT_SIZE 	0x1UL
#define CC_RNG_IMR_WATCHDOG_INT_MASK_BIT_SHIFT 	0x4UL
#define CC_RNG_IMR_WATCHDOG_INT_MASK_BIT_SIZE 	0x1UL
#define CC_RNG_IMR_RNG_DMA_DONE_INT_BIT_SHIFT 	0x5UL
#define CC_RNG_IMR_RNG_DMA_DONE_INT_BIT_SIZE 	0x1UL
#define CC_RNG_ISR_REG_OFFSET 	0x0104UL
#define CC_RNG_ISR_EHR_VALID_BIT_SHIFT 	0x0UL
#define CC_RNG_ISR_EHR_VALID_BIT_SIZE 	0x1UL
#define CC_RNG_ISR_AUTOCORR_ERR_BIT_SHIFT 	0x1UL
#define CC_RNG_ISR_AUTOCORR_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ISR_CRNGT_ERR_BIT_SHIFT 	0x2UL
#define CC_RNG_ISR_CRNGT_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ISR_VN_ERR_BIT_SHIFT 	0x3UL
#define CC_RNG_ISR_VN_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ISR_RNG_DMA_DONE_BIT_SHIFT 	0x5UL
#define CC_RNG_ISR_RNG_DMA_DONE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_REG_OFFSET 	0x0108UL
#define CC_RNG_ICR_EHR_VALID_BIT_SHIFT 	0x0UL
#define CC_RNG_ICR_EHR_VALID_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_AUTOCORR_ERR_BIT_SHIFT 	0x1UL
#define CC_RNG_ICR_AUTOCORR_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_CRNGT_ERR_BIT_SHIFT 	0x2UL
#define CC_RNG_ICR_CRNGT_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_VN_ERR_BIT_SHIFT 	0x3UL
#define CC_RNG_ICR_VN_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_RNG_WATCHDOG_BIT_SHIFT 	0x4UL
#define CC_RNG_ICR_RNG_WATCHDOG_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_RNG_DMA_DONE_BIT_SHIFT 	0x5UL
#define CC_RNG_ICR_RNG_DMA_DONE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_RESEEDING_DONE_BIT_SHIFT 	0x10UL
#define CC_RNG_ICR_RESEEDING_DONE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_INSTANTIATION_DONE_BIT_SHIFT 	0x11UL
#define CC_RNG_ICR_INSTANTIATION_DONE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_FINAL_UPDATE_DONE_BIT_SHIFT 	0x12UL
#define CC_RNG_ICR_FINAL_UPDATE_DONE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_OUTPUT_READY_BIT_SHIFT 	0x13UL
#define CC_RNG_ICR_OUTPUT_READY_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_RESEED_CNTR_FULL_BIT_SHIFT 	0x14UL
#define CC_RNG_ICR_RESEED_CNTR_FULL_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_RESEED_CNTR_TOP_40_BIT_SHIFT 	0x15UL
#define CC_RNG_ICR_RESEED_CNTR_TOP_40_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_PRNG_CRNGT_ERR_BIT_SHIFT 	0x16UL
#define CC_RNG_ICR_PRNG_CRNGT_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_REQ_SIZE_BIT_SHIFT 	0x17UL
#define CC_RNG_ICR_REQ_SIZE_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_KAT_ERR_BIT_SHIFT 	0x18UL
#define CC_RNG_ICR_KAT_ERR_BIT_SIZE 	0x1UL
#define CC_RNG_ICR_WHICH_KAT_ERR_BIT_SHIFT 	0x19UL
#define CC_RNG_ICR_WHICH_KAT_ERR_BIT_SIZE 	0x2UL
#define CC_TRNG_CONFIG_REG_OFFSET 	0x010CUL
#define CC_TRNG_CONFIG_RND_SRC_SEL_BIT_SHIFT 	0x0UL
#define CC_TRNG_CONFIG_RND_SRC_SEL_BIT_SIZE 	0x2UL
#define CC_TRNG_CONFIG_SOP_SEL_BIT_SHIFT 	0x2UL
#define CC_TRNG_CONFIG_SOP_SEL_BIT_SIZE 	0x1UL
#define CC_TRNG_VALID_REG_OFFSET 	0x0110UL
#define CC_TRNG_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_TRNG_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_EHR_DATA_0_REG_OFFSET 	0x0114UL
#define CC_EHR_DATA_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_0_VALUE_BIT_SIZE 	0x20UL
#define CC_EHR_DATA_1_REG_OFFSET 	0x0118UL
#define CC_EHR_DATA_1_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_1_VALUE_BIT_SIZE 	0x20UL
#define CC_EHR_DATA_2_REG_OFFSET 	0x011CUL
#define CC_EHR_DATA_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_2_VALUE_BIT_SIZE 	0x20UL
#define CC_EHR_DATA_3_REG_OFFSET 	0x0120UL
#define CC_EHR_DATA_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_3_VALUE_BIT_SIZE 	0x20UL
#define CC_EHR_DATA_4_REG_OFFSET 	0x0124UL
#define CC_EHR_DATA_4_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_4_VALUE_BIT_SIZE 	0x20UL
#define CC_EHR_DATA_5_REG_OFFSET 	0x0128UL
#define CC_EHR_DATA_5_VALUE_BIT_SHIFT 	0x0UL
#define CC_EHR_DATA_5_VALUE_BIT_SIZE 	0x20UL
#define CC_RND_SOURCE_ENABLE_REG_OFFSET 	0x012CUL
#define CC_RND_SOURCE_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_RND_SOURCE_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_SAMPLE_CNT1_REG_OFFSET 	0x0130UL
#define CC_SAMPLE_CNT1_VALUE_BIT_SHIFT 	0x0UL
#define CC_SAMPLE_CNT1_VALUE_BIT_SIZE 	0x20UL
#define CC_AUTOCORR_STATISTIC_REG_OFFSET 	0x0134UL
#define CC_AUTOCORR_STATISTIC_AUTOCORR_TRYS_BIT_SHIFT 	0x0UL
#define CC_AUTOCORR_STATISTIC_AUTOCORR_TRYS_BIT_SIZE 	0xEUL
#define CC_AUTOCORR_STATISTIC_AUTOCORR_FAILS_BIT_SHIFT 	0xEUL
#define CC_AUTOCORR_STATISTIC_AUTOCORR_FAILS_BIT_SIZE 	0x8UL
#define CC_TRNG_DEBUG_CONTROL_REG_OFFSET 	0x0138UL
#define CC_TRNG_DEBUG_CONTROL_VNC_BYPASS_BIT_SHIFT 	0x1UL
#define CC_TRNG_DEBUG_CONTROL_VNC_BYPASS_BIT_SIZE 	0x1UL
#define CC_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_BIT_SHIFT 	0x2UL
#define CC_TRNG_DEBUG_CONTROL_TRNG_CRNGT_BYPASS_BIT_SIZE 	0x1UL
#define CC_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_BIT_SHIFT 	0x3UL
#define CC_TRNG_DEBUG_CONTROL_AUTO_CORRELATE_BYPASS_BIT_SIZE 	0x1UL
#define CC_RNG_SW_RESET_REG_OFFSET 	0x0140UL
#define CC_RNG_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define CC_RNG_DEBUG_EN_INPUT_REG_OFFSET 	0x01B4UL
#define CC_RNG_DEBUG_EN_INPUT_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_DEBUG_EN_INPUT_VALUE_BIT_SIZE 	0x1UL
#define CC_RNG_BUSY_REG_OFFSET 	0x01B8UL
#define CC_RNG_BUSY_RNG_BUSY_BIT_SHIFT 	0x0UL
#define CC_RNG_BUSY_RNG_BUSY_BIT_SIZE 	0x1UL
#define CC_RNG_BUSY_TRNG_BUSY_BIT_SHIFT 	0x1UL
#define CC_RNG_BUSY_TRNG_BUSY_BIT_SIZE 	0x1UL
#define CC_RNG_BUSY_PRNG_BUSY_BIT_SHIFT 	0x2UL
#define CC_RNG_BUSY_PRNG_BUSY_BIT_SIZE 	0x1UL
#define CC_RST_BITS_COUNTER_REG_OFFSET 	0x01BCUL
#define CC_RST_BITS_COUNTER_VALUE_BIT_SHIFT 	0x0UL
#define CC_RST_BITS_COUNTER_VALUE_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_REG_OFFSET 	0x01C0UL
#define CC_RNG_VERSION_EHR_WIDTH_192_BIT_SHIFT 	0x0UL
#define CC_RNG_VERSION_EHR_WIDTH_192_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_CRNGT_EXISTS_BIT_SHIFT 	0x1UL
#define CC_RNG_VERSION_CRNGT_EXISTS_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_AUTOCORR_EXISTS_BIT_SHIFT 	0x2UL
#define CC_RNG_VERSION_AUTOCORR_EXISTS_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_TRNG_TESTS_BYPASS_EN_BIT_SHIFT 	0x3UL
#define CC_RNG_VERSION_TRNG_TESTS_BYPASS_EN_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_PRNG_EXISTS_BIT_SHIFT 	0x4UL
#define CC_RNG_VERSION_PRNG_EXISTS_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_KAT_EXISTS_BIT_SHIFT 	0x5UL
#define CC_RNG_VERSION_KAT_EXISTS_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_RESEEDING_EXISTS_BIT_SHIFT 	0x6UL
#define CC_RNG_VERSION_RESEEDING_EXISTS_BIT_SIZE 	0x1UL
#define CC_RNG_VERSION_RNG_USE_5_SBOXES_BIT_SHIFT 	0x7UL
#define CC_RNG_VERSION_RNG_USE_5_SBOXES_BIT_SIZE 	0x1UL
#define CC_RNG_CLK_ENABLE_REG_OFFSET 	0x01C4UL
#define CC_RNG_CLK_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_CLK_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_ENABLE_REG_OFFSET 	0x01C8UL
#define CC_RNG_DMA_ENABLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_DMA_ENABLE_VALUE_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_SRC_MASK_REG_OFFSET 	0x01CCUL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL0_BIT_SHIFT 	0x0UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL0_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL1_BIT_SHIFT 	0x1UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL1_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL2_BIT_SHIFT 	0x2UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL2_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL3_BIT_SHIFT 	0x3UL
#define CC_RNG_DMA_SRC_MASK_EN_SRC_SEL3_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_SRAM_ADDR_REG_OFFSET 	0x01D0UL
#define CC_RNG_DMA_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_DMA_SRAM_ADDR_VALUE_BIT_SIZE 	0xCUL
#define CC_RNG_DMA_SAMPLES_NUM_REG_OFFSET 	0x01D4UL
#define CC_RNG_DMA_SAMPLES_NUM_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_DMA_SAMPLES_NUM_VALUE_BIT_SIZE 	0x8UL
#define CC_RNG_WATCHDOG_VAL_REG_OFFSET 	0x01D8UL
#define CC_RNG_WATCHDOG_VAL_VALUE_BIT_SHIFT 	0x0UL
#define CC_RNG_WATCHDOG_VAL_VALUE_BIT_SIZE 	0x20UL
#define CC_RNG_DMA_STATUS_REG_OFFSET 	0x01DCUL
#define CC_RNG_DMA_STATUS_RNG_DMA_BUSY_BIT_SHIFT 	0x0UL
#define CC_RNG_DMA_STATUS_RNG_DMA_BUSY_BIT_SIZE 	0x1UL
#define CC_RNG_DMA_STATUS_DMA_SRC_SEL_BIT_SHIFT 	0x1UL
#define CC_RNG_DMA_STATUS_DMA_SRC_SEL_BIT_SIZE 	0x2UL
#define CC_RNG_DMA_STATUS_NUM_OF_SAMPLES_BIT_SHIFT 	0x3UL
#define CC_RNG_DMA_STATUS_NUM_OF_SAMPLES_BIT_SIZE 	0x8UL
// --------------------------------------
// BLOCK: SEC_AXI
// --------------------------------------
#define CC_AXIM_MON_INFLIGHT_REG_OFFSET 	0x0B00UL
#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SIZE 	0x8UL
#define CC_AXIM_MON_INFLIGHTLAST_REG_OFFSET 	0x0B40UL
#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SIZE 	0x8UL
#define CC_AXIM_PIDTABLE_REG_OFFSET 	0x0B7CUL
#define CC_AXIM_PIDTABLE_PID_BROKEN1_BIT_SHIFT 	0x0UL
#define CC_AXIM_PIDTABLE_PID_BROKEN1_BIT_SIZE 	0x1UL
#define CC_AXIM_PIDTABLE_PID_BROKEN2_BIT_SHIFT 	0x1UL
#define CC_AXIM_PIDTABLE_PID_BROKEN2_BIT_SIZE 	0x1UL
#define CC_AXIM_PIDTABLE_PID_OSCNTR_BIT_SHIFT 	0x2UL
#define CC_AXIM_PIDTABLE_PID_OSCNTR_BIT_SIZE 	0x8UL
#define CC_AXIM_PIDTABLE_PID_ID_BIT_SHIFT 	0xAUL
#define CC_AXIM_PIDTABLE_PID_ID_BIT_SIZE 	0x5UL
#define CC_AXIM_MON_COMP_REG_OFFSET 	0x0B80UL
#define CC_AXIM_MON_COMP_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_COMP_VALUE_BIT_SIZE 	0x10UL
#define CC_AXIM_MON_RMAX_REG_OFFSET 	0x0BB4UL
#define CC_AXIM_MON_RMAX_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_RMAX_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_MON_RMIN_REG_OFFSET 	0x0BB8UL
#define CC_AXIM_MON_RMIN_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_RMIN_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_MON_WMAX_REG_OFFSET 	0x0BBCUL
#define CC_AXIM_MON_WMAX_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_WMAX_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_MON_WMIN_REG_OFFSET 	0x0BC0UL
#define CC_AXIM_MON_WMIN_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_WMIN_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_MON_ERR_REG_OFFSET 	0x0BC4UL
#define CC_AXIM_MON_ERR_BRESP_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_ERR_BRESP_BIT_SIZE 	0x2UL
#define CC_AXIM_MON_ERR_BID_BIT_SHIFT 	0x2UL
#define CC_AXIM_MON_ERR_BID_BIT_SIZE 	0x4UL
#define CC_AXIM_MON_ERR_RRESP_BIT_SHIFT 	0x10UL
#define CC_AXIM_MON_ERR_RRESP_BIT_SIZE 	0x2UL
#define CC_AXIM_MON_ERR_RID_BIT_SHIFT 	0x12UL
#define CC_AXIM_MON_ERR_RID_BIT_SIZE 	0x4UL
#define CC_AXIM_RDSTAT_REG_OFFSET 	0x0BC8UL
#define CC_AXIM_RDSTAT_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_RDSTAT_VALUE_BIT_SIZE 	0x4UL
#define CC_AXIM_RLATENCY_REG_OFFSET 	0x0BD0UL
#define CC_AXIM_RLATENCY_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_RLATENCY_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_RBURST_REG_OFFSET 	0x0BD4UL
#define CC_AXIM_RBURST_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_RBURST_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_WLATENCY_REG_OFFSET 	0x0BD8UL
#define CC_AXIM_WLATENCY_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_WLATENCY_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_WBURST_REG_OFFSET 	0x0BDCUL
#define CC_AXIM_WBURST_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_WBURST_VALUE_BIT_SIZE 	0x20UL
#define CC_AXIM_CACHETYPE_CFG_REG_OFFSET 	0x0BE0UL
#define CC_AXIM_CACHETYPE_CFG_DD_ARCACHE_BIT_SHIFT 	0x8UL
#define CC_AXIM_CACHETYPE_CFG_DD_ARCACHE_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHETYPE_CFG_DD_AWCACHE_BIT_SHIFT 	0x18UL
#define CC_AXIM_CACHETYPE_CFG_DD_AWCACHE_BIT_SIZE 	0x4UL
#define CC_AXIM_PROT_CFG_REG_OFFSET 	0x0BE4UL
#define CC_AXIM_PROT_CFG_DD_ARPROT_BIT_SHIFT 	0x4UL
#define CC_AXIM_PROT_CFG_DD_ARPROT_BIT_SIZE 	0x1UL
#define CC_AXIM_PROT_CFG_DD_AWPROT_BIT_SHIFT 	0xCUL
#define CC_AXIM_PROT_CFG_DD_AWPROT_BIT_SIZE 	0x1UL
#define CC_AXIM_CFG_REG_OFFSET 	0x0BE8UL
#define CC_AXIM_CFG_RD_AFTER_WR_STALL_BIT_SHIFT 	0x0UL
#define CC_AXIM_CFG_RD_AFTER_WR_STALL_BIT_SIZE 	0x4UL
#define CC_AXIM_CFG_ACCUM_LIMIT_BIT_SHIFT 	0x10UL
#define CC_AXIM_CFG_ACCUM_LIMIT_BIT_SIZE 	0x5UL
#define CC_AXIM_ACE_CONST_REG_OFFSET 	0x0BECUL
#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SHIFT 	0x0UL
#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT 	0x2UL
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_ARBAR_BIT_SHIFT 	0x4UL
#define CC_AXIM_ACE_CONST_ARBAR_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_AWBAR_BIT_SHIFT 	0x6UL
#define CC_AXIM_ACE_CONST_AWBAR_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SHIFT 	0x8UL
#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SIZE 	0x4UL
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SHIFT 	0xCUL
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SIZE 	0x3UL
#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SHIFT 	0xFUL
#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SIZE 	0x3UL
#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SHIFT 	0x12UL
#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SIZE 	0x7UL
#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SHIFT 	0x19UL
#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_REG_OFFSET 	0x0BF0UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SHIFT 	0x0UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SHIFT 	0x4UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SHIFT 	0x8UL
#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SIZE 	0x4UL
#define CC_ADDR_AXIM_CTRL_REG_OFFSET 	0x0BF4UL
#define CC_ADDR_AXIM_CTRL_VALUE_BIT_SHIFT 	0x0UL
#define CC_ADDR_AXIM_CTRL_VALUE_BIT_SIZE 	0x4UL
// --------------------------------------
// BLOCK: SEC_DSCRPTR
// --------------------------------------
#define CC_DSCRPTR_COMPLETION_COUNTER_REG_OFFSET 	0x0E00UL
#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SIZE 	0x6UL
#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SHIFT 	0x6UL
#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_COMPLETION_STATUS_REG_OFFSET 	0x0E3CUL
#define CC_DSCRPTR_COMPLETION_STATUS_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_COMPLETION_STATUS_VALUE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_SW_RESET_REG_OFFSET 	0x0E40UL
#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD0_REG_OFFSET 	0x0E44UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD0_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD0_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD1_REG_OFFSET 	0x0E48UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD1_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD1_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD2_REG_OFFSET 	0x0E4CUL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD2_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD2_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD3_REG_OFFSET 	0x0E50UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD3_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD3_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD4_REG_OFFSET 	0x0E54UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD4_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD4_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD5_REG_OFFSET 	0x0E58UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD5_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_CPP_LOADED_FROM_REE_WORD5_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET 	0x0E64UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_MEASURE_CNTR_REG_OFFSET 	0x0E68UL
#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_ARB_MODE_REG_OFFSET 	0x0E70UL
#define CC_DSCRPTR_QUEUE_ARB_MODE_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_ARB_MODE_VALUE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD0_REG_OFFSET 	0x0E80UL
#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_WORD1_REG_OFFSET 	0x0E84UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SHIFT 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SIZE 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SHIFT 	0x1AUL
#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SHIFT 	0x1BUL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SHIFT 	0x1CUL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD2_REG_OFFSET 	0x0E88UL
#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_WORD3_REG_OFFSET 	0x0E8CUL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SHIFT 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SIZE 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SHIFT 	0x1AUL
#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SHIFT 	0x1BUL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SHIFT 	0x1FUL
#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_REG_OFFSET 	0x0E90UL
#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SIZE 	0x6UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SHIFT 	0x6UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SHIFT 	0x7UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SHIFT 	0x8UL
#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SHIFT 	0xAUL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SIZE 	0x4UL
#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SHIFT 	0xEUL
#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SHIFT 	0xFUL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SHIFT 	0x11UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SHIFT 	0x13UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SHIFT 	0x14UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SHIFT 	0x16UL
#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SHIFT 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SIZE 	0x4UL
#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SHIFT 	0x1CUL
#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SHIFT 	0x1FUL
#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD5_REG_OFFSET 	0x0E94UL
#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SIZE 	0x10UL
#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SHIFT 	0x10UL
#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SIZE 	0x10UL
#define CC_DSCRPTR_QUEUE_WATERMARK_REG_OFFSET 	0x0E98UL
#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SIZE 	0x5UL
#define CC_DSCRPTR_QUEUE_CONTENT_REG_OFFSET 	0x0E9CUL
#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SIZE 	0x4UL
// --------------------------------------
// BLOCK: SEC_HOST_RGF
// --------------------------------------
#define CC_HOST_RGF_IRR_REG_OFFSET 	0x0A00UL
#define CC_HOST_RGF_IRR_REE_KS_OPERATION_INDICATION_BIT_SHIFT 	0x0UL
#define CC_HOST_RGF_IRR_REE_KS_OPERATION_INDICATION_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_OTP_ERR_INT_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_IRR_OTP_ERR_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DSCRPTR_COMPLETION_INT_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_IRR_DSCRPTR_COMPLETION_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_SG_ERR_INT_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_IRR_SG_ERR_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_SRAM_TO_DIN_INT_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_IRR_SRAM_TO_DIN_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DOUT_TO_SRAM_INT_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_IRR_DOUT_TO_SRAM_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_MEM_TO_DIN_INT_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_IRR_MEM_TO_DIN_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DOUT_TO_MEM_INT_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_IRR_DOUT_TO_MEM_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_AXI_ERR_INT_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_IRR_AXI_ERR_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_PKA_EXP_INT_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_IRR_PKA_EXP_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_RNG_INT_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_IRR_RNG_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_GPR0_INT_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_IRR_GPR0_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DSCRPTR_WATERMARK_INT_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_IRR_DSCRPTR_WATERMARK_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_AXIM_COMP_INT_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_IRR_AXIM_COMP_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_SECURE_TIMER_INT_BIT_SHIFT 	0x18UL
#define CC_HOST_RGF_IRR_SECURE_TIMER_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REG_OFFSET 	0x0A04UL
#define CC_HOST_RGF_IMR_REE_KS_OPERATION_INDICATION_MASK_BIT_SHIFT 	0x0UL
#define CC_HOST_RGF_IMR_REE_KS_OPERATION_INDICATION_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_OTP_ERR_MASK_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_IMR_OTP_ERR_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DSCRPTR_COMPLETION_MASK_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_IMR_DSCRPTR_COMPLETION_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_SG_ERR_MASK_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_IMR_SG_ERR_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_SRAM_TO_DIN_MASK_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_IMR_SRAM_TO_DIN_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DOUT_TO_SRAM_MASK_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_IMR_DOUT_TO_SRAM_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_MEM_TO_DIN_MASK_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_IMR_MEM_TO_DIN_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DOUT_TO_MEM_MASK_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_IMR_DOUT_TO_MEM_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_AXI_ERR_MASK_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_IMR_AXI_ERR_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_PKA_EXP_MASK_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_IMR_PKA_EXP_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_RNG_INT_MASK_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_IMR_RNG_INT_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_GPR0_MASK_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_IMR_GPR0_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DSCRPTR_WATERMARK_MASK0_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_IMR_DSCRPTR_WATERMARK_MASK0_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_AXIM_COMP_INT_MASK_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_IMR_AXIM_COMP_INT_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_SECURE_TIMER_INT_MASK_BIT_SHIFT 	0x18UL
#define CC_HOST_RGF_IMR_SECURE_TIMER_INT_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REG_OFFSET 	0x0A08UL
#define CC_HOST_RGF_ICR_REE_KS_OPERATION_INDICATION_CLEAR_BIT_SHIFT 	0x0UL
#define CC_HOST_RGF_ICR_REE_KS_OPERATION_INDICATION_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_OTP_ERR_CLEAR_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_ICR_OTP_ERR_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DSCRPTR_COMPLETION_CLEAR_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_ICR_DSCRPTR_COMPLETION_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_SG_ERR_CLEAR_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_ICR_SG_ERR_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_SRAM_TO_DIN_CLEAR_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_ICR_SRAM_TO_DIN_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DOUT_TO_SRAM_CLEAR_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_ICR_DOUT_TO_SRAM_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_MEM_TO_DIN_CLEAR_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_ICR_MEM_TO_DIN_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DOUT_TO_MEM_CLEAR_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_ICR_DOUT_TO_MEM_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_AXI_ERR_CLEAR_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_ICR_AXI_ERR_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_PKA_EXP_CLEAR_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_ICR_PKA_EXP_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_RNG_INT_CLEAR_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_ICR_RNG_INT_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_GPR0_CLEAR_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_ICR_GPR0_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DSCRPTR_WATERMARK_QUEUE0_CLEAR_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_ICR_DSCRPTR_WATERMARK_QUEUE0_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_AXIM_COMP_INT_CLEAR_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_ICR_AXIM_COMP_INT_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_SECURE_TIMER_INT_CLEAR_BIT_SHIFT 	0x18UL
#define CC_HOST_RGF_ICR_SECURE_TIMER_INT_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ENDIAN_REG_OFFSET 	0x0A0CUL
#define CC_HOST_RGF_ENDIAN_DOUT_WR_BG_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_ENDIAN_DOUT_WR_BG_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ENDIAN_DIN_RD_BG_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_ENDIAN_DIN_RD_BG_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ENDIAN_DOUT_WR_WBG_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_ENDIAN_DOUT_WR_WBG_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ENDIAN_DIN_RD_WBG_BIT_SHIFT 	0xFUL
#define CC_HOST_RGF_ENDIAN_DIN_RD_WBG_BIT_SIZE 	0x1UL
#define CC_HOST_STREAM_ID_DEFAULT_VAL_REG_OFFSET 	0x0A10UL
#define CC_HOST_STREAM_ID_DEFAULT_VAL_AWSTREAM_ID_DEFAULT_VAL_BIT_SHIFT 	0x0UL
#define CC_HOST_STREAM_ID_DEFAULT_VAL_AWSTREAM_ID_DEFAULT_VAL_BIT_SIZE 	0x10UL
#define CC_HOST_STREAM_ID_DEFAULT_VAL_ARSTREAM_ID_DEFAULT_VAL_BIT_SHIFT 	0x10UL
#define CC_HOST_STREAM_ID_DEFAULT_VAL_ARSTREAM_ID_DEFAULT_VAL_BIT_SIZE 	0x10UL
#define CC_HOST_REE_PARAMS_REG_OFFSET 	0x0A14UL
#define CC_HOST_REE_PARAMS_KEY_SLOT_SEL_BIT_SHIFT 	0x0UL
#define CC_HOST_REE_PARAMS_KEY_SLOT_SEL_BIT_SIZE 	0x3UL
#define CC_HOST_REE_PARAMS_TARGET_ENGINE_BIT_SHIFT 	0x3UL
#define CC_HOST_REE_PARAMS_TARGET_ENGINE_BIT_SIZE 	0x2UL
#define CC_HOST_REE_PARAMS_DIRECTION_BIT_SHIFT 	0x5UL
#define CC_HOST_REE_PARAMS_DIRECTION_BIT_SIZE 	0x1UL
#define CC_HOST_REE_PARAMS_MODE_BIT_SHIFT 	0x6UL
#define CC_HOST_REE_PARAMS_MODE_BIT_SIZE 	0x3UL
#define CC_HOST_REE_PARAMS_KEY_SIZE_BIT_SHIFT 	0x9UL
#define CC_HOST_REE_PARAMS_KEY_SIZE_BIT_SIZE 	0x2UL
#define CC_HOST_REE_PARAMS_VALID_BIT_SHIFT 	0x1FUL
#define CC_HOST_REE_PARAMS_VALID_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_REG_OFFSET 	0x0A18UL
#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SHIFT 	0x0UL
#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SHIFT 	0x1UL
#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SHIFT 	0x2UL
#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SHIFT 	0x3UL
#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SHIFT 	0x5UL
#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SHIFT 	0x6UL
#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SIZE 	0x3UL
#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SHIFT 	0x9UL
#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SHIFT 	0xAUL
#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SHIFT 	0xBUL
#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SHIFT 	0xCUL
#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SHIFT 	0xDUL
#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SHIFT 	0xEUL
#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SHIFT 	0xFUL
#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SHIFT 	0x10UL
#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SHIFT 	0x11UL
#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SHIFT 	0x12UL
#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SHIFT 	0x13UL
#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SHIFT 	0x14UL
#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SHIFT 	0x15UL
#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SHIFT 	0x16UL
#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SHIFT 	0x17UL
#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SHIFT 	0x18UL
#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SHIFT 	0x19UL
#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SHIFT 	0x1AUL
#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SHIFT 	0x1BUL
#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SHIFT 	0x1CUL
#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SHIFT 	0x1DUL
#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SHIFT 	0x1EUL
#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_CC_SW_RST_REG_OFFSET 	0x0A20UL
#define CC_HOST_RGF_CC_SW_RST_CC_SW_RST_REQ_BIT_SHIFT 	0x0UL
#define CC_HOST_RGF_CC_SW_RST_CC_SW_RST_REQ_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_CC_SW_RST_CC_SW_RST_FORCE_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_CC_SW_RST_CC_SW_RST_FORCE_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_CC_SW_RST_AXIM_SYSREQ_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_CC_SW_RST_AXIM_SYSREQ_BIT_SIZE 	0x1UL
#define CC_HOST_REE_DATA_SIZE_REG_OFFSET 	0x0A24UL
#define CC_HOST_REE_DATA_SIZE_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_REE_DATA_SIZE_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_APPROVE_REE_KS_OPERATION_REG_OFFSET 	0x0A34UL
#define CC_HOST_APPROVE_REE_KS_OPERATION_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_APPROVE_REE_KS_OPERATION_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_ABORT_REE_KS_OPERATION_REG_OFFSET 	0x0A38UL
#define CC_HOST_ABORT_REE_KS_OPERATION_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_ABORT_REE_KS_OPERATION_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_CPP_WATCHDOG_RELOAD_REG_OFFSET 	0x0A3CUL
#define CC_HOST_CPP_WATCHDOG_RELOAD_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CPP_WATCHDOG_RELOAD_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_CPP_AES_KEY_REG_OFFSET 	0x0A50UL
#define CC_HOST_CPP_AES_KEY_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CPP_AES_KEY_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_CPP_SM4_KEY_REG_OFFSET 	0x0A54UL
#define CC_HOST_CPP_SM4_KEY_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CPP_SM4_KEY_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_CPP_WATCHDOG_REG_OFFSET 	0x0A58UL
#define CC_HOST_CPP_WATCHDOG_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CPP_WATCHDOG_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_CPP_WATCHDOG_RELOAD_VALUE_REG_OFFSET 	0x0A5CUL
#define CC_HOST_CPP_WATCHDOG_RELOAD_VALUE_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_CPP_WATCHDOG_RELOAD_VALUE_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_STREAM_ID_CPP_VAL_REG_OFFSET 	0x0A60UL
#define CC_HOST_STREAM_ID_CPP_VAL_AWSTREAM_ID_CPP_VAL_BIT_SHIFT 	0x0UL
#define CC_HOST_STREAM_ID_CPP_VAL_AWSTREAM_ID_CPP_VAL_BIT_SIZE 	0x10UL
#define CC_HOST_STREAM_ID_CPP_VAL_ARSTREAM_ID_CPP_VAL_BIT_SHIFT 	0x10UL
#define CC_HOST_STREAM_ID_CPP_VAL_ARSTREAM_ID_CPP_VAL_BIT_SIZE 	0x10UL
#define CC_HOST_SF_BUILD_CONF_REG_OFFSET 	0x0A64UL
#define CC_HOST_SF_BUILD_CONF_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_SF_BUILD_CONF_VALUE_BIT_SIZE 	0x4UL
#define CC_PKA_REQUEST_REG_OFFSET 	0x0A68UL
#define CC_PKA_REQUEST_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_REQUEST_VALUE_BIT_SIZE 	0x1UL
#define CC_PKA_GRANT_REG_OFFSET 	0x0A6CUL
#define CC_PKA_GRANT_VALUE_BIT_SHIFT 	0x0UL
#define CC_PKA_GRANT_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_GPR_REG_OFFSET 	0x0A70UL
#define CC_HOST_GPR_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_GPR_VALUE_BIT_SIZE 	0x20UL
#define CC_GPR_HOST_REG_OFFSET 	0x0A74UL
#define CC_GPR_HOST_VALUE_BIT_SHIFT 	0x0UL
#define CC_GPR_HOST_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_POWER_DOWN_EN_REG_OFFSET 	0x0A78UL
#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REG_OFFSET 	0x0A7CUL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SHIFT 	0x0UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SHIFT 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SHIFT 	0x2UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SHIFT 	0x3UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SHIFT 	0x4UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SHIFT 	0x5UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SHIFT 	0x6UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SHIFT 	0x7UL
#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: SEC_HOST_SRAM
// --------------------------------------
#define CC_SRAM_DATA_REG_OFFSET 	0x0F00UL
#define CC_SRAM_DATA_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_DATA_VALUE_BIT_SIZE 	0x20UL
#define CC_SRAM_ADDR_REG_OFFSET 	0x0F04UL
#define CC_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_ADDR_VALUE_BIT_SIZE 	0xFUL
#define CC_SRAM_DATA_READY_REG_OFFSET 	0x0F08UL
#define CC_SRAM_DATA_READY_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_DATA_READY_VALUE_BIT_SIZE 	0x1UL

#endif /* __CC_REGISTERS_H__ */
