

================================================================
== Vitis HLS Report for 'bgr2hsv_9_1080_1920_1_s'
================================================================
* Date:           Wed Apr 21 09:52:00 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.576 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        3|  2073609| 20.001 ns | 13.825 ms |    3|  2073609|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_124_1_VITIS_LOOP_128_2  |        0|  2073606|         8|          1|          1| 0 ~ 2073600 |    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_src_mat_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_1"   --->   Operation 12 'read' 'p_src_mat_1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%p_src_mat_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_2"   --->   Operation 13 'read' 'p_src_mat_2_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %p_src_mat_1_read" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 20 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i32 %p_src_mat_2_read" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 21 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%mul_ln73 = mul i64 %zext_ln73_1, i64 %zext_ln73" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 22 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.65ns)   --->   "%br_ln124 = br void %bb.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 23 'br' 'br_ln124' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln124, void %._crit_edge.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln124 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln73" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 25 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln124 = add i64 %indvar_flatten, i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 26 'add' 'add_ln124' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %._crit_edge.loopexit.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 27 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 28 [1/1] (1.83ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %imgInput0_413" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp_V' <Predicate = (!icmp_ln124)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%v = trunc i24 %tmp_V"   --->   Operation 29 'trunc' 'v' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 30 'partselect' 'p_Result_1_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 31 'partselect' 'p_Result_2_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %v" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119]   --->   Operation 32 'zext' 'zext_ln119' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %p_Result_1_i"   --->   Operation 33 'zext' 'zext_ln215' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1351 = sub i9, i9 %zext_ln119"   --->   Operation 34 'sub' 'sub_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 35 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1350 = add i9 %zext_ln215, i9 %sub_ln1351"   --->   Operation 35 'add' 'add_ln1350' <Predicate = (!icmp_ln124)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i9 %add_ln1350"   --->   Operation 36 'zext' 'zext_ln538' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 37 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 38 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_4 : Operation 39 [1/1] (0.76ns)   --->   "%sub_ln1351_2 = sub i9 %zext_ln119, i9 %zext_ln215"   --->   Operation 39 'sub' 'sub_ln1351_2' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.34ns)   --->   "%xor_ln1350 = xor i9 %sub_ln1351_2, i9"   --->   Operation 40 'xor' 'xor_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i9 %xor_ln1350"   --->   Operation 41 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_2 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 42 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 43 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 44 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 44 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %xf_cv_icvSaturate8u_cv_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 45 'zext' 'zext_ln141' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.76ns)   --->   "%v_1 = add i9 %zext_ln119, i9 %zext_ln141" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 46 'add' 'v_1' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %v_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119]   --->   Operation 47 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %p_Result_2_i"   --->   Operation 48 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1351_1 = sub i10 %zext_ln215_1, i10 %zext_ln119_1"   --->   Operation 49 'sub' 'sub_ln1351_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 50 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln1350_1 = add i10, i10 %sub_ln1351_1"   --->   Operation 50 'add' 'add_ln1350_1' <Predicate = (!icmp_ln124)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln538 = sext i10 %add_ln1350_1"   --->   Operation 51 'sext' 'sext_ln538' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_1 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %sext_ln538" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 52 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 53 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 54 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 54 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 55 [1/1] (0.76ns)   --->   "%sub_ln696 = sub i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_2"   --->   Operation 55 'sub' 'sub_ln696' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %sub_ln696"   --->   Operation 56 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i8 %p_Result_2_i"   --->   Operation 57 'zext' 'zext_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.76ns)   --->   "%sub_ln1351_3 = sub i9 %zext_ln215_2, i9 %zext_ln1351"   --->   Operation 58 'sub' 'sub_ln1351_3' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.34ns)   --->   "%xor_ln1350_1 = xor i9 %sub_ln1351_3, i9"   --->   Operation 59 'xor' 'xor_ln1350_1' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i9 %xor_ln1350_1"   --->   Operation 60 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_3 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 61 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 62 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 6 <SV = 5> <Delay = 4.57>
ST_6 : Operation 63 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 63 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %xf_cv_icvSaturate8u_cv_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 64 'zext' 'zext_ln142' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.77ns)   --->   "%v_2 = add i10 %zext_ln142, i10 %zext_ln119_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 65 'add' 'v_2' <Predicate = (!icmp_ln124)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 66 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln216 = add i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_1"   --->   Operation 67 'add' 'add_ln216' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 68 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln216_2 = add i8 %xf_cv_icvSaturate8u_cv_load, i8 %add_ln216"   --->   Operation 68 'add' 'add_ln216_2' <Predicate = (!icmp_ln124)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216 = sub i8 %xf_cv_icvSaturate8u_cv_load_3, i8 %sub_ln696"   --->   Operation 69 'sub' 'sub_ln216' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 70 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln216_1 = add i8 %add_ln216_2, i8 %sub_ln216"   --->   Operation 70 'add' 'add_ln216_1' <Predicate = (!icmp_ln124)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 71 [1/1] (0.91ns)   --->   "%vr = icmp_eq  i10 %v_2, i10 %zext_ln215_1"   --->   Operation 71 'icmp' 'vr' <Predicate = (!icmp_ln124)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i8 %p_Result_1_i"   --->   Operation 72 'zext' 'zext_ln874' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.91ns)   --->   "%vg = icmp_eq  i10 %v_2, i10 %zext_ln874"   --->   Operation 73 'icmp' 'vg' <Predicate = (!icmp_ln124)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i10 %v_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 74 'zext' 'zext_ln150' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv, i64, i64 %zext_ln150" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 75 'getelementptr' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 76 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 77 [1/1] (0.76ns)   --->   "%sub_ln1351_4 = sub i9 %zext_ln215, i9 %zext_ln119"   --->   Operation 77 'sub' 'sub_ln1351_4' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.76ns)   --->   "%sub_ln1351_5 = sub i9 %zext_ln119, i9 %zext_ln1351"   --->   Operation 78 'sub' 'sub_ln1351_5' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i9 %sub_ln1351_5" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 79 'sext' 'sext_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln216_1, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i9 %shl_ln" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 81 'zext' 'zext_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln151 = add i11 %sext_ln151_1, i11 %zext_ln151" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 82 'add' 'add_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.76ns)   --->   "%sub_ln1351_6 = sub i9 %zext_ln1351, i9 %zext_ln215"   --->   Operation 83 'sub' 'sub_ln1351_6' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i9 %sub_ln1351_6" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 84 'sext' 'sext_ln151_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln151_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln216_1, i2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 85 'bitconcatenate' 'shl_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i10 %shl_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 86 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln151_1 = add i12 %sext_ln151_3, i12 %zext_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 87 'add' 'add_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i8 %add_ln216_1"   --->   Operation 88 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv, i64, i64 %zext_ln538_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 89 'getelementptr' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 90 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.84>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1352)   --->   "%select_ln122 = select i1 %vr, i9, i9" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:122]   --->   Operation 91 'select' 'select_ln122' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%select_ln122_1 = select i1 %vg, i11, i11" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:122]   --->   Operation 92 'select' 'select_ln122_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 93 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1350 = zext i8 %add_ln216_1"   --->   Operation 94 'zext' 'zext_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1349 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load"   --->   Operation 95 'trunc' 'trunc_ln1349' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 96 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln1352 = and i9 %sub_ln1351_4, i9 %select_ln122"   --->   Operation 97 'and' 'and_ln1352' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i9 %and_ln1352" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 98 'sext' 'sext_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln151_2)   --->   "%xor_ln151 = xor i1 %vr, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 99 'xor' 'xor_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln151_2)   --->   "%select_ln1351 = select i1 %xor_ln151, i13, i13"   --->   Operation 100 'select' 'select_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%and_ln151 = and i11 %add_ln151, i11 %select_ln122_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 101 'and' 'and_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%sext_ln151_2 = sext i11 %and_ln151" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 102 'sext' 'sext_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%xor_ln151_1 = xor i1 %vg, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 103 'xor' 'xor_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%select_ln1351_1 = select i1 %xor_ln151_1, i12, i12"   --->   Operation 104 'select' 'select_ln1351_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%and_ln151_1 = and i12 %add_ln151_1, i12 %select_ln1351_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 105 'and' 'and_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%sext_ln151_4 = sext i12 %and_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 106 'sext' 'sext_ln151_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln151_2 = add i13 %sext_ln151_2, i13 %sext_ln151_4" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 107 'add' 'add_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln151_2 = and i13 %add_ln151_2, i13 %select_ln1351" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 108 'and' 'and_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln151_5 = sext i13 %and_ln151_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 109 'sext' 'sext_ln151_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.69ns) (grouped into DSP with root node add_ln152)   --->   "%h = add i14 %sext_ln151, i14 %sext_ln151_5" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 110 'add' 'h' <Predicate = (!icmp_ln124)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node add_ln152)   --->   "%sext_ln152 = sext i14 %h" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 111 'sext' 'sext_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 112 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 113 'trunc' 'trunc_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i17 %trunc_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 114 'zext' 'zext_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 115 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 116 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 117 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 118 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1350_2 = add i20, i20 %mul_ln1350"   --->   Operation 119 'add' 'add_ln1350_2' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 120 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln152 = add i30, i30 %mul_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 121 'add' 'add_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.24>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_1_VITIS_LOOP_128_2_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 124 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 125 'specloopname' 'specloopname_ln128' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1350_2 = add i20, i20 %mul_ln1350"   --->   Operation 126 'add' 'add_ln1350_2' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln1350_2, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 127 'partselect' 'op_assign_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln152 = add i30, i30 %mul_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 128 'add' 'add_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln152, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 129 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln152, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 130 'bitselect' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%select_ln153 = select i1 %tmp, i8, i8" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 131 'select' 'select_ln153' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln155 = add i8 %select_ln153, i8 %trunc_ln1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:155]   --->   Operation 132 'add' 'add_ln155' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %add_ln216_2, i8 %op_assign_1, i8 %add_ln155"   --->   Operation 133 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %imgOutput0_414, i24 %p_Result_s" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 134 'write' 'write_ln167' <Predicate = (!icmp_ln124)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'p_src_mat_1' [17]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln73', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73) [21]  (3.42 ns)

 <State 3>: 1.13ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124) with incoming values : ('add_ln124', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124) [24]  (0 ns)
	'icmp' operation ('icmp_ln124', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124) [25]  (1.13 ns)

 <State 4>: 4.18ns
The critical path consists of the following:
	fifo read on port 'imgInput0_413' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [33]  (1.84 ns)
	'sub' operation ('sub_ln1351_2') [55]  (0.765 ns)
	'xor' operation ('xor_ln1350') [56]  (0.343 ns)
	'getelementptr' operation ('xf_cv_icvSaturate8u_cv_addr_2', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143) [58]  (0 ns)
	'load' operation ('xf_cv_icvSaturate8u_cv_load_2', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143) on array 'xf_cv_icvSaturate8u_cv' [59]  (1.24 ns)

 <State 5>: 4.35ns
The critical path consists of the following:
	'load' operation ('xf_cv_icvSaturate8u_cv_load_2', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143) on array 'xf_cv_icvSaturate8u_cv' [59]  (1.24 ns)
	'sub' operation ('sub_ln696') [60]  (0.765 ns)
	'sub' operation ('sub_ln1351_3') [63]  (0.765 ns)
	'xor' operation ('xor_ln1350_1') [64]  (0.343 ns)
	'getelementptr' operation ('xf_cv_icvSaturate8u_cv_addr_3', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144) [66]  (0 ns)
	'load' operation ('xf_cv_icvSaturate8u_cv_load_3', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144) on array 'xf_cv_icvSaturate8u_cv' [67]  (1.24 ns)

 <State 6>: 4.58ns
The critical path consists of the following:
	'load' operation ('xf_cv_icvSaturate8u_cv_load_1', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142) on array 'xf_cv_icvSaturate8u_cv' [52]  (1.24 ns)
	'add' operation ('add_ln216') [68]  (0 ns)
	'add' operation ('op') [69]  (1.05 ns)
	'add' operation ('add_ln216_1') [71]  (1.05 ns)
	'getelementptr' operation ('void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152) [112]  (0 ns)
	'load' operation ('void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152) on array 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv' [113]  (1.24 ns)

 <State 7>: 3.84ns
The critical path consists of the following:
	'select' operation ('select_ln122_1', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:122) [76]  (0 ns)
	'and' operation ('and_ln151', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151) [95]  (0 ns)
	'add' operation ('add_ln151_2', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151) [106]  (0.809 ns)
	'and' operation ('and_ln151_2', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151) [107]  (0.339 ns)
	'add' operation of DSP[117] ('h', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151) [109]  (1.7 ns)
	'mul' operation of DSP[117] ('mul_ln152', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152) [116]  (0.996 ns)

 <State 8>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[83] ('mul_ln1350') [82]  (0.996 ns)

 <State 9>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[83] ('mul_ln1350') [82]  (0 ns)
	'add' operation of DSP[83] ('add_ln1350_2') [83]  (0.645 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'add' operation of DSP[117] ('add_ln152', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152) [117]  (0.645 ns)
	'add' operation ('op', /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:155) [121]  (0.765 ns)
	fifo write on port 'imgOutput0_414' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [123]  (1.84 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
