Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Aug  9 23:57:39 2018
| Host         : ubuntu-HP-Pavilion-Gaming-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.402        0.000                      0                16570        0.095        0.000                      0                16570        3.000        0.000                       0                  3141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          4.402        0.000                      0                16440        0.095        0.000                      0                16440        8.870        0.000                       0                  3036  
  timer_clk_clk_pll        6.665        0.000                      0                   66        0.152        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         10.749        0.000                      0                   64        4.085        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.989ns (32.296%)  route 10.459ns (67.704%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.647    13.066    u_cpu/decode_stage/branchD
    SLICE_X54Y105        LUT5 (Prop_lut5_I2_O)        0.105    13.171 r  u_cpu/decode_stage/inst_sram_addr[3]_i_1/O
                         net (fo=1, routed)           0.487    13.658    u_cpu/fetch_stage/D[3]
    SLICE_X54Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.301    18.634    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/C
                         clock pessimism             -0.455    18.179    
                         clock uncertainty           -0.087    18.092    
    SLICE_X54Y105        FDRE (Setup_fdre_C_D)       -0.032    18.060    u_cpu/fetch_stage/inst_sram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.364ns  (logic 4.989ns (32.471%)  route 10.375ns (67.529%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.653    13.072    u_cpu/decode_stage/branchD
    SLICE_X55Y105        LUT5 (Prop_lut5_I2_O)        0.105    13.177 r  u_cpu/decode_stage/inst_sram_addr[7]_i_1/O
                         net (fo=1, routed)           0.398    13.575    u_cpu/fetch_stage/D[7]
    SLICE_X55Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.301    18.634    u_cpu/fetch_stage/cpu_clk
    SLICE_X55Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/C
                         clock pessimism             -0.455    18.179    
                         clock uncertainty           -0.087    18.092    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)       -0.047    18.045    u_cpu/fetch_stage/inst_sram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.045    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 4.989ns (32.917%)  route 10.167ns (67.083%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.588    13.006    u_cpu/decode_stage/branchD
    SLICE_X50Y107        LUT5 (Prop_lut5_I2_O)        0.105    13.111 r  u_cpu/decode_stage/inst_sram_addr[6]_i_1/O
                         net (fo=1, routed)           0.255    13.366    u_cpu/fetch_stage/D[6]
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.302    18.635    u_cpu/fetch_stage/cpu_clk
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/C
                         clock pessimism             -0.455    18.180    
                         clock uncertainty           -0.087    18.093    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.044    18.049    u_cpu/fetch_stage/inst_sram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.049    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.167ns  (logic 4.989ns (32.894%)  route 10.178ns (67.106%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.594    13.012    u_cpu/decode_stage/branchD
    SLICE_X50Y106        LUT5 (Prop_lut5_I2_O)        0.105    13.117 r  u_cpu/decode_stage/inst_sram_addr[2]_i_1/O
                         net (fo=1, routed)           0.260    13.377    u_cpu/fetch_stage/D[2]
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.302    18.635    u_cpu/fetch_stage/cpu_clk
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/C
                         clock pessimism             -0.455    18.180    
                         clock uncertainty           -0.087    18.093    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.032    18.061    u_cpu/fetch_stage/inst_sram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.061    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.064ns  (logic 4.989ns (33.119%)  route 10.075ns (66.881%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.750    13.169    u_cpu/decode_stage/branchD
    SLICE_X54Y105        LUT5 (Prop_lut5_I2_O)        0.105    13.274 r  u_cpu/decode_stage/inst_sram_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    13.274    u_cpu/fetch_stage/D[11]
    SLICE_X54Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.301    18.634    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[11]/C
                         clock pessimism             -0.455    18.179    
                         clock uncertainty           -0.087    18.092    
    SLICE_X54Y105        FDRE (Setup_fdre_C_D)        0.030    18.122    u_cpu/fetch_stage/inst_sram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.060ns  (logic 4.989ns (33.127%)  route 10.071ns (66.873%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.747    13.165    u_cpu/decode_stage/branchD
    SLICE_X57Y105        LUT5 (Prop_lut5_I2_O)        0.105    13.270 r  u_cpu/decode_stage/inst_sram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    13.270    u_cpu/fetch_stage/D[1]
    SLICE_X57Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.301    18.634    u_cpu/fetch_stage/cpu_clk
    SLICE_X57Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[1]/C
                         clock pessimism             -0.455    18.179    
                         clock uncertainty           -0.087    18.092    
    SLICE_X57Y105        FDRE (Setup_fdre_C_D)        0.030    18.122    u_cpu/fetch_stage/inst_sram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.122    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 4.989ns (33.134%)  route 10.068ns (66.866%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.744    13.162    u_cpu/decode_stage/branchD
    SLICE_X57Y105        LUT5 (Prop_lut5_I2_O)        0.105    13.267 r  u_cpu/decode_stage/inst_sram_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    13.267    u_cpu/fetch_stage/D[0]
    SLICE_X57Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.301    18.634    u_cpu/fetch_stage/cpu_clk
    SLICE_X57Y105        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[0]/C
                         clock pessimism             -0.455    18.179    
                         clock uncertainty           -0.087    18.092    
    SLICE_X57Y105        FDRE (Setup_fdre_C_D)        0.032    18.124    u_cpu/fetch_stage/inst_sram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.124    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 4.989ns (33.251%)  route 10.015ns (66.749%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.691    13.109    u_cpu/decode_stage/branchD
    SLICE_X54Y114        LUT5 (Prop_lut5_I2_O)        0.105    13.214 r  u_cpu/decode_stage/inst_sram_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    13.214    u_cpu/fetch_stage/D[28]
    SLICE_X54Y114        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.296    18.629    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y114        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[28]/C
                         clock pessimism             -0.455    18.174    
                         clock uncertainty           -0.087    18.087    
    SLICE_X54Y114        FDSE (Setup_fdse_C_D)        0.032    18.119    u_cpu/fetch_stage/inst_sram_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         18.119    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 4.989ns (33.268%)  route 10.008ns (66.732%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.683    13.102    u_cpu/decode_stage/branchD
    SLICE_X54Y114        LUT5 (Prop_lut5_I2_O)        0.105    13.207 r  u_cpu/decode_stage/inst_sram_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    13.207    u_cpu/fetch_stage/D[26]
    SLICE_X54Y114        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.296    18.629    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y114        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/C
                         clock pessimism             -0.455    18.174    
                         clock uncertainty           -0.087    18.087    
    SLICE_X54Y114        FDSE (Setup_fdse_C_D)        0.030    18.117    u_cpu/fetch_stage/inst_sram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.117    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 4.989ns (33.263%)  route 10.010ns (66.737%))
  Logic Levels:           27  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.398    -1.790    u_cpu/wb_stage/cpu_clk
    SLICE_X61Y119        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379    -1.411 r  u_cpu/wb_stage/writereg_next_reg[2]/Q
                         net (fo=108, routed)         0.833    -0.578    u_cpu/exe_stage/writereg_next_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I1_O)        0.105    -0.473 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.116    -0.357    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.105    -0.252 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.581     0.329    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X61Y117        LUT3 (Prop_lut3_I2_O)        0.105     0.434 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.160     1.594    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X72Y108        LUT6 (Prop_lut6_I3_O)        0.105     1.699 f  u_cpu/exe_stage/mem_write_dataM[0]_i_1/O
                         net (fo=2, routed)           0.538     2.237    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[0]
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.105     2.342 f  u_cpu/exe_stage/hilo_temp2_i_32/O
                         net (fo=31, routed)          0.427     2.769    u_cpu/exe_stage/mult_b[0]
    SLICE_X72Y104        LUT1 (Prop_lut1_I0_O)        0.105     2.874 r  u_cpu/exe_stage/hilo_temp2_i_86/O
                         net (fo=1, routed)           0.367     3.241    u_cpu/exe_stage/p_0_in[0]
    SLICE_X70Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     3.735 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.735    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X70Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.835 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.835    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.935 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.935    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.035 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.035    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.135 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.135    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.235 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.235    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X70Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.413 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.547     4.961    u_cpu/exe_stage/bout0[25]
    SLICE_X71Y109        LUT4 (Prop_lut4_I3_O)        0.238     5.199 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.199    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.656 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.656    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.916 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.488     6.404    u_cpu/exe_stage/p_2_in
    SLICE_X70Y112        LUT5 (Prop_lut5_I1_O)        0.257     6.661 r  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.679     7.340    u_cpu/decode_stage/controlsE[0]
    SLICE_X63Y118        LUT5 (Prop_lut5_I0_O)        0.105     7.445 r  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.786     8.230    u_cpu/decode_stage/forwardbD[1]
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.105     8.335 r  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          0.867     9.202    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X67Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.307 r  u_cpu/decode_stage/inst_sram_addr[31]_i_123/O
                         net (fo=2, routed)           0.814    10.122    u_cpu/decode_stage/inst_sram_addr[31]_i_123_n_5
    SLICE_X64Y110        LUT6 (Prop_lut6_I0_O)        0.105    10.227 r  u_cpu/decode_stage/inst_sram_addr[31]_i_93/O
                         net (fo=1, routed)           0.000    10.227    u_cpu/decode_stage/inst_sram_addr[31]_i_93_n_5
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.650 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.650    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_45_n_5
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.750 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_29_n_5
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.941 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19/CO[2]
                         net (fo=1, routed)           0.877    11.817    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_19_n_6
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.252    12.069 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.244    12.314    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X57Y109        LUT6 (Prop_lut6_I2_O)        0.105    12.419 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.685    13.104    u_cpu/decode_stage/branchD
    SLICE_X51Y106        LUT5 (Prop_lut5_I2_O)        0.105    13.209 r  u_cpu/decode_stage/inst_sram_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    13.209    u_cpu/fetch_stage/D[4]
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.302    18.635    u_cpu/fetch_stage/cpu_clk
    SLICE_X51Y106        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[4]/C
                         clock pessimism             -0.455    18.180    
                         clock uncertainty           -0.087    18.093    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.032    18.125    u_cpu/fetch_stage/inst_sram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.125    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/resultW_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.397%)  route 0.114ns (44.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.573    -0.547    u_cpu/wb_stage/cpu_clk
    SLICE_X69Y116        FDRE                                         r  u_cpu/wb_stage/resultW_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_cpu/wb_stage/resultW_reg[24]/Q
                         net (fo=11, routed)          0.114    -0.292    u_cpu/regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X68Y116        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.842    -0.309    u_cpu/regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X68Y116        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.225    -0.534    
    SLICE_X68Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.387    u_cpu/regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_cpu/interface/read_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.162%)  route 0.360ns (71.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.586    -0.534    u_cpu/interface/cpu_clk
    SLICE_X57Y101        FDSE                                         r  u_cpu/interface/read_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  u_cpu/interface/read_addr_reg[19]/Q
                         net (fo=2, routed)           0.360    -0.033    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[23]
    SLICE_X58Y99         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.925    -0.226    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X58Y99         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/C
                         clock pessimism              0.026    -0.200    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.061    -0.139    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_cpu/interface/write_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.599%)  route 0.339ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.584    -0.536    u_cpu/interface/cpu_clk
    SLICE_X46Y111        FDRE                                         r  u_cpu/interface/write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  u_cpu/interface/write_data_reg[13]/Q
                         net (fo=78, routed)          0.339    -0.033    u_confreg/D[13]
    SLICE_X46Y98         FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.927    -0.224    u_confreg/cpu_clk
    SLICE_X46Y98         FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059    -0.139    u_confreg/conf_wdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/resultW_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.178%)  route 0.146ns (50.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.573    -0.547    u_cpu/wb_stage/cpu_clk
    SLICE_X69Y116        FDRE                                         r  u_cpu/wb_stage/resultW_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_cpu/wb_stage/resultW_reg[26]/Q
                         net (fo=12, routed)          0.146    -0.260    u_cpu/regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X70Y116        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.841    -0.310    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y116        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.203    -0.513    
    SLICE_X70Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.367    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.648    -0.471    u_confreg/cpu_clk
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.275    u_confreg/timer_r1[22]
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.921    -0.230    u_confreg/cpu_clk
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.241    -0.471    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.076    -0.395    u_confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.648    -0.471    u_confreg/cpu_clk
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/timer_r1_reg[21]/Q
                         net (fo=1, routed)           0.055    -0.275    u_confreg/timer_r1[21]
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.921    -0.230    u_confreg/cpu_clk
    SLICE_X49Y86         FDRE                                         r  u_confreg/timer_r2_reg[21]/C
                         clock pessimism             -0.241    -0.471    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.071    -0.400    u_confreg/timer_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/resultW_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.686%)  route 0.149ns (51.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.575    -0.545    u_cpu/wb_stage/cpu_clk
    SLICE_X69Y112        FDRE                                         r  u_cpu/wb_stage/resultW_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  u_cpu/wb_stage/resultW_reg[20]/Q
                         net (fo=12, routed)          0.149    -0.255    u_cpu/regfile/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X68Y113        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.844    -0.307    u_cpu/regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X68Y113        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.224    -0.531    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.385    u_cpu/regfile/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.652    -0.467    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.240    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X46Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[1]
    SLICE_X46Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.926    -0.225    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.229    -0.454    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.120    -0.334    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.585    -0.535    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y108        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.086    -0.307    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X44Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0_n_0
    SLICE_X44Y108        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.856    -0.295    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X44Y108        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.227    -0.522    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.120    -0.402    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.652    -0.467    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.088    -0.238    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X46Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X46Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.926    -0.225    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.229    -0.454    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.121    -0.333    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y13    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y13    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y21    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y21    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y24    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y24    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y3     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y3     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y20    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y20    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y108   u_cpu/i_cache/d_data2_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y108   u_cpu/i_cache/d_data2_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y105   u_cpu/i_cache/d_data1_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y106   u_cpu/i_cache/d_data1_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y108   u_cpu/i_cache/d_data2_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y108   u_cpu/i_cache/d_data2_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.893ns (56.765%)  route 1.442ns (43.235%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.437 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.437    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.699 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.699    u_confreg/timer_reg[28]_i_1_n_9
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.429     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.101     8.364    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.888ns (56.700%)  route 1.442ns (43.300%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.437 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.437    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.694 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.694    u_confreg/timer_reg[28]_i_1_n_11
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.429     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.101     8.364    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.830ns (55.932%)  route 1.442ns (44.068%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.437 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.437    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.636 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.636    u_confreg/timer_reg[28]_i_1_n_10
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.429     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.101     8.364    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.809ns (55.647%)  route 1.442ns (44.353%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.437 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.437    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.615 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.615    u_confreg/timer_reg[28]_i_1_n_12
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y88         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.429     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.101     8.364    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.793ns (55.428%)  route 1.442ns (44.572%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.599 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.599    u_confreg/timer_reg[24]_i_1_n_9
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.432     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.101     8.361    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.788ns (55.359%)  route 1.442ns (44.641%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.594 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.594    u_confreg/timer_reg[24]_i_1_n_11
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.432     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.101     8.361    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 1.730ns (54.543%)  route 1.442ns (45.457%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.536 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.536    u_confreg/timer_reg[24]_i_1_n_10
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.432     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.101     8.361    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 1.709ns (54.240%)  route 1.442ns (45.760%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.337 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.515 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.515    u_confreg/timer_reg[24]_i_1_n_12
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.436     8.769    u_confreg/timer_clk
    SLICE_X48Y87         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.432     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.101     8.361    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.693ns (54.006%)  route 1.442ns (45.994%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.499 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.499    u_confreg/timer_reg[20]_i_1_n_9
    SLICE_X48Y86         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.435     8.768    u_confreg/timer_clk
    SLICE_X48Y86         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.432     8.336    
                         clock uncertainty           -0.077     8.259    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.101     8.360    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 1.688ns (53.933%)  route 1.442ns (46.067%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 8.768 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.552    -1.636    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.348    -1.288 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.442     0.154    u_confreg/write_timer_begin_r3
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.239     0.393 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.393    u_confreg/timer[0]_i_5_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.837 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.837    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.937 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.037 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.137 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.237 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.237    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.494 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.494    u_confreg/timer_reg[20]_i_1_n_11
    SLICE_X48Y86         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.435     8.768    u_confreg/timer_clk
    SLICE_X48Y86         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.432     8.336    
                         clock uncertainty           -0.077     8.259    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.101     8.360    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  6.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.050%)  route 0.382ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X48Y101        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.382     0.013    u_confreg/conf_wdata_r1[29]
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.060    -0.139    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.252ns (82.502%)  route 0.053ns (17.498%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.648    -0.471    u_confreg/timer_clk
    SLICE_X49Y85         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/conf_wdata_r2_reg[17]/Q
                         net (fo=1, routed)           0.053    -0.277    u_confreg/data[17]
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.232 r  u_confreg/timer[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.232    u_confreg/timer[16]_i_4_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.166 r  u_confreg/timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.166    u_confreg/timer_reg[16]_i_1_n_11
    SLICE_X48Y85         FDRE                                         r  u_confreg/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.921    -0.230    u_confreg/timer_clk
    SLICE_X48Y85         FDRE                                         r  u_confreg/timer_reg[17]/C
                         clock pessimism             -0.228    -0.458    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.134    -0.324    u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.331%)  route 0.415ns (71.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X48Y101        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.415     0.046    u_confreg/conf_wdata_r1[31]
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.064    -0.135    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X48Y97         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.110    -0.192    u_confreg/conf_wdata_r1[20]
    SLICE_X49Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X49Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.226    -0.450    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.076    -0.374    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.885%)  route 0.079ns (24.115%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.645    -0.474    u_confreg/timer_clk
    SLICE_X49Y81         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_confreg/conf_wdata_r2_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.254    u_confreg/data[3]
    SLICE_X48Y81         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.209    u_confreg/timer[0]_i_3_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.145 r  u_confreg/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    u_confreg/timer_reg[0]_i_1_n_9
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[3]/C
                         clock pessimism             -0.227    -0.461    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.134    -0.327    u_confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.373%)  route 0.414ns (71.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X48Y101        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.414     0.045    u_confreg/conf_wdata_r1[30]
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X48Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.053    -0.146    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.251ns (73.944%)  route 0.088ns (26.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.648    -0.471    u_confreg/timer_clk
    SLICE_X49Y85         FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/conf_wdata_r2_reg[18]/Q
                         net (fo=1, routed)           0.088    -0.242    u_confreg/data[18]
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.197 r  u_confreg/timer[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.197    u_confreg/timer[16]_i_3_n_5
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.132 r  u_confreg/timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.132    u_confreg/timer_reg[16]_i_1_n_10
    SLICE_X48Y85         FDRE                                         r  u_confreg/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.921    -0.230    u_confreg/timer_clk
    SLICE_X48Y85         FDRE                                         r  u_confreg/timer_reg[18]/C
                         clock pessimism             -0.228    -0.458    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.134    -0.324    u_confreg/timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.756%)  route 0.086ns (25.244%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.645    -0.474    u_confreg/timer_clk
    SLICE_X49Y81         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_confreg/conf_wdata_r2_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.247    u_confreg/data[0]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.202    u_confreg/timer[0]_i_6_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.132 r  u_confreg/timer_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    u_confreg/timer_reg[0]_i_1_n_12
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[0]/C
                         clock pessimism             -0.227    -0.461    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.134    -0.327    u_confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.284ns (76.664%)  route 0.086ns (23.336%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.645    -0.474    u_confreg/timer_clk
    SLICE_X49Y81         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_confreg/conf_wdata_r2_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.247    u_confreg/data[0]
    SLICE_X48Y81         LUT4 (Prop_lut4_I0_O)        0.048    -0.199 r  u_confreg/timer[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    u_confreg/timer[0]_i_2_n_5
    SLICE_X48Y81         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.104 r  u_confreg/timer_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.104    u_confreg/timer_reg[0]_i_1_n_11
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X48Y81         FDRE                                         r  u_confreg/timer_reg[1]/C
                         clock pessimism             -0.227    -0.461    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.134    -0.327    u_confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.849%)  route 0.173ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    u_confreg/timer_clk
    SLICE_X49Y90         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.154    u_confreg/conf_wdata_r1[9]
    SLICE_X49Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    u_confreg/timer_clk
    SLICE_X49Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.226    -0.453    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.075    -0.378    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y90    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y97    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y97    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y94    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y98    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y98    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y98    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y97    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y81    u_confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y81    u_confreg/conf_wdata_r2_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y81    u_confreg/conf_wdata_r2_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y81    u_confreg/conf_wdata_r2_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81    u_confreg/timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y83    u_confreg/timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y83    u_confreg/timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81    u_confreg/timer_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81    u_confreg/timer_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81    u_confreg/timer_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y93    u_confreg/conf_wdata_r1_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y93    u_confreg/conf_wdata_r1_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r1_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y81    u_confreg/conf_wdata_r2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r2_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r2_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y90    u_confreg/conf_wdata_r2_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       10.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.749ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[60]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 0.484ns (5.737%)  route 7.953ns (94.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 18.623 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.198     6.941    u_cpu/d_cache/clear
    SLICE_X58Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.290    18.623    u_cpu/d_cache/cpu_clk
    SLICE_X58Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[60]/C
                         clock pessimism             -0.515    18.108    
                         clock uncertainty           -0.087    18.021    
    SLICE_X58Y119        FDCE (Recov_fdce_C_CLR)     -0.331    17.690    u_cpu/d_cache/d_valid_reg[60]
  -------------------------------------------------------------------
                         required time                         17.690    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 10.749    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[44]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.484ns (5.784%)  route 7.884ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.130     6.873    u_cpu/d_cache/clear
    SLICE_X49Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X49Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[44]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X49Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[44]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[46]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.484ns (5.784%)  route 7.884ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.130     6.873    u_cpu/d_cache/clear
    SLICE_X49Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X49Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[46]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X49Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[46]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[47]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.484ns (5.784%)  route 7.884ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.130     6.873    u_cpu/d_cache/clear
    SLICE_X49Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X49Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[47]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X49Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[47]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[25]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 0.484ns (5.800%)  route 7.861ns (94.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.106     6.849    u_cpu/d_cache/clear
    SLICE_X50Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X50Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[25]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X50Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[25]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[26]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 0.484ns (5.800%)  route 7.861ns (94.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.106     6.849    u_cpu/d_cache/clear
    SLICE_X50Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X50Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[26]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X50Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[26]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.847ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.484ns (5.803%)  route 7.857ns (94.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.102     6.845    u_cpu/d_cache/clear
    SLICE_X51Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X51Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[24]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X51Y120        FDCE (Recov_fdce_C_CLR)     -0.331    17.692    u_cpu/d_cache/d_valid_reg[24]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                 10.847    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[39]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.484ns (5.784%)  route 7.884ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.130     6.873    u_cpu/d_cache/clear
    SLICE_X48Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X48Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[39]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.258    17.765    u_cpu/d_cache/d_valid_reg[39]
  -------------------------------------------------------------------
                         required time                         17.765    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[45]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.484ns (5.784%)  route 7.884ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.130     6.873    u_cpu/d_cache/clear
    SLICE_X48Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.292    18.625    u_cpu/d_cache/cpu_clk
    SLICE_X48Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[45]/C
                         clock pessimism             -0.515    18.110    
                         clock uncertainty           -0.087    18.023    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.258    17.765    u_cpu/d_cache/d_valid_reg[45]
  -------------------------------------------------------------------
                         required time                         17.765    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.898ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[36]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 0.484ns (5.838%)  route 7.807ns (94.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.755     1.638    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.105     1.743 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        5.052     6.795    u_cpu/d_cache/clear
    SLICE_X49Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        1.293    18.626    u_cpu/d_cache/cpu_clk
    SLICE_X49Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[36]/C
                         clock pessimism             -0.515    18.111    
                         clock uncertainty           -0.087    18.024    
    SLICE_X49Y119        FDCE (Recov_fdce_C_CLR)     -0.331    17.693    u_cpu/d_cache/d_valid_reg[36]
  -------------------------------------------------------------------
                         required time                         17.693    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 10.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.085ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[57]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.186ns (4.485%)  route 3.962ns (95.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.480     3.739    u_cpu/d_cache/clear
    SLICE_X56Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X56Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[57]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X56Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    u_cpu/d_cache/d_valid_reg[57]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.093ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[22]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.186ns (4.503%)  route 3.945ns (95.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.463     3.722    u_cpu/d_cache/clear
    SLICE_X55Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X55Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[22]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X55Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[22]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.097ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[18]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.186ns (4.499%)  route 3.948ns (95.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.467     3.726    u_cpu/d_cache/clear
    SLICE_X54Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X54Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[18]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[18]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[19]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.186ns (4.499%)  route 3.948ns (95.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.467     3.726    u_cpu/d_cache/clear
    SLICE_X54Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X54Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[19]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[19]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[34]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.186ns (4.499%)  route 3.948ns (95.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.467     3.726    u_cpu/d_cache/clear
    SLICE_X54Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X54Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[34]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[34]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.110ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[61]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.186ns (4.485%)  route 3.962ns (95.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.480     3.739    u_cpu/d_cache/clear
    SLICE_X57Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X57Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[61]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X57Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[61]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[62]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.186ns (4.485%)  route 3.962ns (95.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.480     3.739    u_cpu/d_cache/clear
    SLICE_X57Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X57Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[62]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X57Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[62]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[63]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.186ns (4.485%)  route 3.962ns (95.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.480     3.739    u_cpu/d_cache/clear
    SLICE_X57Y119        FDCE                                         f  u_cpu/d_cache/d_valid_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.846    -0.305    u_cpu/d_cache/cpu_clk
    SLICE_X57Y119        FDCE                                         r  u_cpu/d_cache/d_valid_reg[63]/C
                         clock pessimism              0.026    -0.279    
    SLICE_X57Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_cpu/d_cache/d_valid_reg[63]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.157ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.186ns (4.409%)  route 4.033ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.551     3.811    u_cpu/d_cache/clear
    SLICE_X52Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_cpu/d_cache/cpu_clk
    SLICE_X52Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[0]/C
                         clock pessimism              0.026    -0.280    
    SLICE_X52Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.347    u_cpu/d_cache/d_valid_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.186ns (4.409%)  route 4.033ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.482     1.214    u_confreg/cpu_resetn
    SLICE_X90Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.259 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        2.551     3.811    u_cpu/d_cache/clear
    SLICE_X52Y120        FDCE                                         f  u_cpu/d_cache/d_valid_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3034, routed)        0.845    -0.306    u_cpu/d_cache/cpu_clk
    SLICE_X52Y120        FDCE                                         r  u_cpu/d_cache/d_valid_reg[20]/C
                         clock pessimism              0.026    -0.280    
    SLICE_X52Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.347    u_cpu/d_cache/d_valid_reg[20]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  4.157    





