
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)
	S3= ICache[addr]={9,rS,rT,SIMM}                             Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= IMMEXT.Out=>B_EX.In                                    Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F41)
	S44= ICache.Hit=>FU.ICacheHit                               Premise(F42)
	S45= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F43)
	S46= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F44)
	S47= IR_EX.Out=>FU.IR_EX                                    Premise(F45)
	S48= IR_ID.Out=>FU.IR_ID                                    Premise(F46)
	S49= IR_MEM.Out=>FU.IR_MEM                                  Premise(F47)
	S50= IR_WB.Out=>FU.IR_WB                                    Premise(F48)
	S51= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F49)
	S52= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F50)
	S53= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F51)
	S54= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F52)
	S55= ALU.Out=>FU.InEX                                       Premise(F53)
	S56= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F54)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F55)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F56)
	S59= ALUOut_MEM.Out=>FU.InMEM                               Premise(F57)
	S60= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F58)
	S61= ALUOut_WB.Out=>FU.InWB                                 Premise(F59)
	S62= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F60)
	S63= IR_ID.Out25_21=>GPR.RReg1                              Premise(F61)
	S64= ALUOut_WB.Out=>GPR.WData                               Premise(F62)
	S65= IR_WB.Out20_16=>GPR.WReg                               Premise(F63)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F64)
	S67= PC.Out=>ICache.IEA                                     Premise(F65)
	S68= ICache.IEA=addr                                        Path(S5,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= ICache.Out={9,rS,rT,SIMM}                              ICache-Search(S68,S3)
	S71= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S33)
	S72= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S44)
	S73= ICache.Out=>ICacheReg.In                               Premise(F66)
	S74= ICacheReg.In={9,rS,rT,SIMM}                            Path(S70,S73)
	S75= IR_ID.Out15_0=>IMMEXT.In                               Premise(F67)
	S76= PC.Out=>IMMU.IEA                                       Premise(F68)
	S77= IMMU.IEA=addr                                          Path(S5,S76)
	S78= CP0.ASID=>IMMU.PID                                     Premise(F69)
	S79= IMMU.PID=pid                                           Path(S4,S78)
	S80= IMMU.Addr={pid,addr}                                   IMMU-Search(S79,S77)
	S81= IAddrReg.In={pid,addr}                                 Path(S80,S66)
	S82= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S79,S77)
	S83= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S82,S34)
	S84= IR_MEM.Out=>IR_DMMU1.In                                Premise(F70)
	S85= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F71)
	S86= IR_ID.Out=>IR_EX.In                                    Premise(F72)
	S87= ICache.Out=>IR_ID.In                                   Premise(F73)
	S88= IR_ID.In={9,rS,rT,SIMM}                                Path(S70,S87)
	S89= ICache.Out=>IR_IMMU.In                                 Premise(F74)
	S90= IR_IMMU.In={9,rS,rT,SIMM}                              Path(S70,S89)
	S91= IR_EX.Out=>IR_MEM.In                                   Premise(F75)
	S92= IR_DMMU2.Out=>IR_WB.In                                 Premise(F76)
	S93= IR_MEM.Out=>IR_WB.In                                   Premise(F77)
	S94= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F78)
	S95= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F79)
	S96= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F80)
	S97= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F81)
	S98= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F82)
	S99= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F83)
	S100= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F84)
	S101= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F85)
	S102= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F86)
	S103= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F87)
	S104= IR_EX.Out31_26=>CU_EX.Op                              Premise(F88)
	S105= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F89)
	S106= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F90)
	S107= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F91)
	S108= IR_ID.Out31_26=>CU_ID.Op                              Premise(F92)
	S109= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F93)
	S110= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F94)
	S111= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F95)
	S112= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F96)
	S113= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F97)
	S114= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F98)
	S115= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F99)
	S116= IR_WB.Out31_26=>CU_WB.Op                              Premise(F100)
	S117= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F101)
	S118= CtrlA_EX=0                                            Premise(F102)
	S119= CtrlB_EX=0                                            Premise(F103)
	S120= CtrlALUOut_MEM=0                                      Premise(F104)
	S121= CtrlALUOut_DMMU1=0                                    Premise(F105)
	S122= CtrlALUOut_DMMU2=0                                    Premise(F106)
	S123= CtrlALUOut_WB=0                                       Premise(F107)
	S124= CtrlA_MEM=0                                           Premise(F108)
	S125= CtrlA_WB=0                                            Premise(F109)
	S126= CtrlB_MEM=0                                           Premise(F110)
	S127= CtrlB_WB=0                                            Premise(F111)
	S128= CtrlICache=0                                          Premise(F112)
	S129= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S3,S128)
	S130= CtrlIMMU=0                                            Premise(F113)
	S131= CtrlIR_DMMU1=0                                        Premise(F114)
	S132= CtrlIR_DMMU2=0                                        Premise(F115)
	S133= CtrlIR_EX=0                                           Premise(F116)
	S134= CtrlIR_ID=1                                           Premise(F117)
	S135= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Write(S88,S134)
	S136= CtrlIR_IMMU=0                                         Premise(F118)
	S137= CtrlIR_MEM=0                                          Premise(F119)
	S138= CtrlIR_WB=0                                           Premise(F120)
	S139= CtrlGPR=0                                             Premise(F121)
	S140= CtrlIAddrReg=0                                        Premise(F122)
	S141= CtrlPC=0                                              Premise(F123)
	S142= CtrlPCInc=1                                           Premise(F124)
	S143= PC[Out]=addr+4                                        PC-Inc(S1,S141,S142)
	S144= PC[CIA]=addr                                          PC-Inc(S1,S141,S142)
	S145= CtrlIMem=0                                            Premise(F125)
	S146= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S2,S145)
	S147= CtrlICacheReg=0                                       Premise(F126)
	S148= CtrlASIDIn=0                                          Premise(F127)
	S149= CtrlCP0=0                                             Premise(F128)
	S150= CP0[ASID]=pid                                         CP0-Hold(S0,S149)
	S151= CtrlEPCIn=0                                           Premise(F129)
	S152= CtrlExCodeIn=0                                        Premise(F130)
	S153= CtrlIRMux=0                                           Premise(F131)
	S154= GPR[rS]=a                                             Premise(F132)

ID	S155= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S135)
	S156= IR_ID.Out31_26=9                                      IR-Out(S135)
	S157= IR_ID.Out25_21=rS                                     IR-Out(S135)
	S158= IR_ID.Out20_16=rT                                     IR-Out(S135)
	S159= IR_ID.Out15_0=SIMM                                    IR-Out(S135)
	S160= PC.Out=addr+4                                         PC-Out(S143)
	S161= PC.CIA=addr                                           PC-Out(S144)
	S162= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S163= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S164= A_EX.Out=>ALU.A                                       Premise(F261)
	S165= B_EX.Out=>ALU.B                                       Premise(F262)
	S166= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F263)
	S167= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F264)
	S168= ALU.Out=>ALUOut_MEM.In                                Premise(F265)
	S169= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F266)
	S170= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F267)
	S171= FU.OutID1=>A_EX.In                                    Premise(F268)
	S172= A_MEM.Out=>A_WB.In                                    Premise(F269)
	S173= IMMEXT.Out=>B_EX.In                                   Premise(F270)
	S174= B_MEM.Out=>B_WB.In                                    Premise(F271)
	S175= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F272)
	S176= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F273)
	S177= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F274)
	S178= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F275)
	S179= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F276)
	S180= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F277)
	S181= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F278)
	S182= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F279)
	S183= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F280)
	S184= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F281)
	S185= FU.Bub_ID=>CU_ID.Bub                                  Premise(F282)
	S186= FU.Halt_ID=>CU_ID.Halt                                Premise(F283)
	S187= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F284)
	S188= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F285)
	S189= FU.Bub_IF=>CU_IF.Bub                                  Premise(F286)
	S190= FU.Halt_IF=>CU_IF.Halt                                Premise(F287)
	S191= ICache.Hit=>CU_IF.ICacheHit                           Premise(F288)
	S192= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F289)
	S193= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F290)
	S194= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F291)
	S195= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F292)
	S196= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F293)
	S197= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F294)
	S198= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F295)
	S199= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F296)
	S200= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F297)
	S201= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F298)
	S202= ICache.Hit=>FU.ICacheHit                              Premise(F299)
	S203= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F300)
	S204= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F301)
	S205= IR_EX.Out=>FU.IR_EX                                   Premise(F302)
	S206= IR_ID.Out=>FU.IR_ID                                   Premise(F303)
	S207= FU.IR_ID={9,rS,rT,SIMM}                               Path(S155,S206)
	S208= IR_MEM.Out=>FU.IR_MEM                                 Premise(F304)
	S209= IR_WB.Out=>FU.IR_WB                                   Premise(F305)
	S210= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F306)
	S211= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F307)
	S212= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F308)
	S213= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F309)
	S214= ALU.Out=>FU.InEX                                      Premise(F310)
	S215= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F311)
	S216= GPR.Rdata1=>FU.InID1                                  Premise(F312)
	S217= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F313)
	S218= FU.InID1_RReg=rS                                      Path(S157,S217)
	S219= FU.InID2_RReg=5'b00000                                Premise(F314)
	S220= ALUOut_MEM.Out=>FU.InMEM                              Premise(F315)
	S221= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F316)
	S222= ALUOut_WB.Out=>FU.InWB                                Premise(F317)
	S223= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F318)
	S224= IR_ID.Out25_21=>GPR.RReg1                             Premise(F319)
	S225= GPR.RReg1=rS                                          Path(S157,S224)
	S226= GPR.Rdata1=a                                          GPR-Read(S225,S154)
	S227= FU.InID1=a                                            Path(S226,S216)
	S228= FU.OutID1=FU(a)                                       FU-Forward(S227)
	S229= A_EX.In=FU(a)                                         Path(S228,S171)
	S230= ALUOut_WB.Out=>GPR.WData                              Premise(F320)
	S231= IR_WB.Out20_16=>GPR.WReg                              Premise(F321)
	S232= IMMU.Addr=>IAddrReg.In                                Premise(F322)
	S233= PC.Out=>ICache.IEA                                    Premise(F323)
	S234= ICache.IEA=addr+4                                     Path(S160,S233)
	S235= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S234)
	S236= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S235,S191)
	S237= FU.ICacheHit=ICacheHit(addr+4)                        Path(S235,S202)
	S238= ICache.Out=>ICacheReg.In                              Premise(F324)
	S239= IR_ID.Out15_0=>IMMEXT.In                              Premise(F325)
	S240= IMMEXT.In=SIMM                                        Path(S159,S239)
	S241= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S240)
	S242= B_EX.In={16{SIMM[15]},SIMM}                           Path(S241,S173)
	S243= PC.Out=>IMMU.IEA                                      Premise(F326)
	S244= IMMU.IEA=addr+4                                       Path(S160,S243)
	S245= CP0.ASID=>IMMU.PID                                    Premise(F327)
	S246= IMMU.PID=pid                                          Path(S163,S245)
	S247= IMMU.Addr={pid,addr+4}                                IMMU-Search(S246,S244)
	S248= IAddrReg.In={pid,addr+4}                              Path(S247,S232)
	S249= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S246,S244)
	S250= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S249,S192)
	S251= IR_MEM.Out=>IR_DMMU1.In                               Premise(F328)
	S252= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F329)
	S253= IR_ID.Out=>IR_EX.In                                   Premise(F330)
	S254= IR_EX.In={9,rS,rT,SIMM}                               Path(S155,S253)
	S255= ICache.Out=>IR_ID.In                                  Premise(F331)
	S256= ICache.Out=>IR_IMMU.In                                Premise(F332)
	S257= IR_EX.Out=>IR_MEM.In                                  Premise(F333)
	S258= IR_DMMU2.Out=>IR_WB.In                                Premise(F334)
	S259= IR_MEM.Out=>IR_WB.In                                  Premise(F335)
	S260= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S261= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S262= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S263= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S264= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S265= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S266= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S267= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S268= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S269= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S270= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S271= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S272= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S273= CU_ID.IRFunc1=rT                                      Path(S158,S272)
	S274= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S275= CU_ID.IRFunc2=rS                                      Path(S157,S274)
	S276= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S277= CU_ID.Op=9                                            Path(S156,S276)
	S278= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S279= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S280= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S281= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S282= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S283= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S284= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S285= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S286= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S287= CtrlA_EX=1                                            Premise(F360)
	S288= [A_EX]=FU(a)                                          A_EX-Write(S229,S287)
	S289= CtrlB_EX=1                                            Premise(F361)
	S290= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Write(S242,S289)
	S291= CtrlALUOut_MEM=0                                      Premise(F362)
	S292= CtrlALUOut_DMMU1=0                                    Premise(F363)
	S293= CtrlALUOut_DMMU2=0                                    Premise(F364)
	S294= CtrlALUOut_WB=0                                       Premise(F365)
	S295= CtrlA_MEM=0                                           Premise(F366)
	S296= CtrlA_WB=0                                            Premise(F367)
	S297= CtrlB_MEM=0                                           Premise(F368)
	S298= CtrlB_WB=0                                            Premise(F369)
	S299= CtrlICache=0                                          Premise(F370)
	S300= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S129,S299)
	S301= CtrlIMMU=0                                            Premise(F371)
	S302= CtrlIR_DMMU1=0                                        Premise(F372)
	S303= CtrlIR_DMMU2=0                                        Premise(F373)
	S304= CtrlIR_EX=1                                           Premise(F374)
	S305= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Write(S254,S304)
	S306= CtrlIR_ID=0                                           Premise(F375)
	S307= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S135,S306)
	S308= CtrlIR_IMMU=0                                         Premise(F376)
	S309= CtrlIR_MEM=0                                          Premise(F377)
	S310= CtrlIR_WB=0                                           Premise(F378)
	S311= CtrlGPR=0                                             Premise(F379)
	S312= GPR[rS]=a                                             GPR-Hold(S154,S311)
	S313= CtrlIAddrReg=0                                        Premise(F380)
	S314= CtrlPC=0                                              Premise(F381)
	S315= CtrlPCInc=0                                           Premise(F382)
	S316= PC[CIA]=addr                                          PC-Hold(S144,S315)
	S317= PC[Out]=addr+4                                        PC-Hold(S143,S314,S315)
	S318= CtrlIMem=0                                            Premise(F383)
	S319= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S146,S318)
	S320= CtrlICacheReg=0                                       Premise(F384)
	S321= CtrlASIDIn=0                                          Premise(F385)
	S322= CtrlCP0=0                                             Premise(F386)
	S323= CP0[ASID]=pid                                         CP0-Hold(S150,S322)
	S324= CtrlEPCIn=0                                           Premise(F387)
	S325= CtrlExCodeIn=0                                        Premise(F388)
	S326= CtrlIRMux=0                                           Premise(F389)

EX	S327= A_EX.Out=FU(a)                                        A_EX-Out(S288)
	S328= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S288)
	S329= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S288)
	S330= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S290)
	S331= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S290)
	S332= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S290)
	S333= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S305)
	S334= IR_EX.Out31_26=9                                      IR_EX-Out(S305)
	S335= IR_EX.Out25_21=rS                                     IR_EX-Out(S305)
	S336= IR_EX.Out20_16=rT                                     IR_EX-Out(S305)
	S337= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S305)
	S338= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S307)
	S339= IR_ID.Out31_26=9                                      IR-Out(S307)
	S340= IR_ID.Out25_21=rS                                     IR-Out(S307)
	S341= IR_ID.Out20_16=rT                                     IR-Out(S307)
	S342= IR_ID.Out15_0=SIMM                                    IR-Out(S307)
	S343= PC.CIA=addr                                           PC-Out(S316)
	S344= PC.CIA31_28=addr[31:28]                               PC-Out(S316)
	S345= PC.Out=addr+4                                         PC-Out(S317)
	S346= CP0.ASID=pid                                          CP0-Read-ASID(S323)
	S347= A_EX.Out=>ALU.A                                       Premise(F390)
	S348= ALU.A=FU(a)                                           Path(S327,S347)
	S349= B_EX.Out=>ALU.B                                       Premise(F391)
	S350= ALU.B={16{SIMM[15]},SIMM}                             Path(S330,S349)
	S351= ALU.Func=6'b000010                                    Premise(F392)
	S352= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S348,S350)
	S353= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S348,S350)
	S354= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S348,S350)
	S355= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S348,S350)
	S356= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S348,S350)
	S357= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F393)
	S358= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F394)
	S359= ALU.Out=>ALUOut_MEM.In                                Premise(F395)
	S360= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S352,S359)
	S361= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F396)
	S362= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F397)
	S363= FU.OutID1=>A_EX.In                                    Premise(F398)
	S364= A_MEM.Out=>A_WB.In                                    Premise(F399)
	S365= IMMEXT.Out=>B_EX.In                                   Premise(F400)
	S366= B_MEM.Out=>B_WB.In                                    Premise(F401)
	S367= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F402)
	S368= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F403)
	S369= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F404)
	S370= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F405)
	S371= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F406)
	S372= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F407)
	S373= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F408)
	S374= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F409)
	S375= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F410)
	S376= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F411)
	S377= FU.Bub_ID=>CU_ID.Bub                                  Premise(F412)
	S378= FU.Halt_ID=>CU_ID.Halt                                Premise(F413)
	S379= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F414)
	S380= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F415)
	S381= FU.Bub_IF=>CU_IF.Bub                                  Premise(F416)
	S382= FU.Halt_IF=>CU_IF.Halt                                Premise(F417)
	S383= ICache.Hit=>CU_IF.ICacheHit                           Premise(F418)
	S384= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F419)
	S385= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F420)
	S386= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F421)
	S387= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F422)
	S388= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F423)
	S389= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F424)
	S390= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F425)
	S391= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F426)
	S392= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F427)
	S393= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F428)
	S394= ICache.Hit=>FU.ICacheHit                              Premise(F429)
	S395= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F430)
	S396= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F431)
	S397= IR_EX.Out=>FU.IR_EX                                   Premise(F432)
	S398= FU.IR_EX={9,rS,rT,SIMM}                               Path(S333,S397)
	S399= IR_ID.Out=>FU.IR_ID                                   Premise(F433)
	S400= FU.IR_ID={9,rS,rT,SIMM}                               Path(S338,S399)
	S401= IR_MEM.Out=>FU.IR_MEM                                 Premise(F434)
	S402= IR_WB.Out=>FU.IR_WB                                   Premise(F435)
	S403= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F436)
	S404= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F437)
	S405= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F438)
	S406= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F439)
	S407= ALU.Out=>FU.InEX                                      Premise(F440)
	S408= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S352,S407)
	S409= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F441)
	S410= FU.InEX_WReg=rT                                       Path(S336,S409)
	S411= GPR.Rdata1=>FU.InID1                                  Premise(F442)
	S412= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F443)
	S413= FU.InID1_RReg=rS                                      Path(S340,S412)
	S414= ALUOut_MEM.Out=>FU.InMEM                              Premise(F444)
	S415= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F445)
	S416= ALUOut_WB.Out=>FU.InWB                                Premise(F446)
	S417= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F447)
	S418= IR_ID.Out25_21=>GPR.RReg1                             Premise(F448)
	S419= GPR.RReg1=rS                                          Path(S340,S418)
	S420= GPR.Rdata1=a                                          GPR-Read(S419,S312)
	S421= FU.InID1=a                                            Path(S420,S411)
	S422= FU.OutID1=FU(a)                                       FU-Forward(S421)
	S423= A_EX.In=FU(a)                                         Path(S422,S363)
	S424= ALUOut_WB.Out=>GPR.WData                              Premise(F449)
	S425= IR_WB.Out20_16=>GPR.WReg                              Premise(F450)
	S426= IMMU.Addr=>IAddrReg.In                                Premise(F451)
	S427= PC.Out=>ICache.IEA                                    Premise(F452)
	S428= ICache.IEA=addr+4                                     Path(S345,S427)
	S429= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S428)
	S430= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S429,S383)
	S431= FU.ICacheHit=ICacheHit(addr+4)                        Path(S429,S394)
	S432= ICache.Out=>ICacheReg.In                              Premise(F453)
	S433= IR_ID.Out15_0=>IMMEXT.In                              Premise(F454)
	S434= IMMEXT.In=SIMM                                        Path(S342,S433)
	S435= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S434)
	S436= B_EX.In={16{SIMM[15]},SIMM}                           Path(S435,S365)
	S437= PC.Out=>IMMU.IEA                                      Premise(F455)
	S438= IMMU.IEA=addr+4                                       Path(S345,S437)
	S439= CP0.ASID=>IMMU.PID                                    Premise(F456)
	S440= IMMU.PID=pid                                          Path(S346,S439)
	S441= IMMU.Addr={pid,addr+4}                                IMMU-Search(S440,S438)
	S442= IAddrReg.In={pid,addr+4}                              Path(S441,S426)
	S443= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S440,S438)
	S444= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S443,S384)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F457)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F458)
	S447= IR_ID.Out=>IR_EX.In                                   Premise(F459)
	S448= IR_EX.In={9,rS,rT,SIMM}                               Path(S338,S447)
	S449= ICache.Out=>IR_ID.In                                  Premise(F460)
	S450= ICache.Out=>IR_IMMU.In                                Premise(F461)
	S451= IR_EX.Out=>IR_MEM.In                                  Premise(F462)
	S452= IR_MEM.In={9,rS,rT,SIMM}                              Path(S333,S451)
	S453= IR_DMMU2.Out=>IR_WB.In                                Premise(F463)
	S454= IR_MEM.Out=>IR_WB.In                                  Premise(F464)
	S455= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F465)
	S456= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F466)
	S457= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F467)
	S458= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F468)
	S459= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F469)
	S460= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F470)
	S461= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F471)
	S462= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F472)
	S463= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F473)
	S464= CU_EX.IRFunc1=rT                                      Path(S336,S463)
	S465= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F474)
	S466= CU_EX.IRFunc2=rS                                      Path(S335,S465)
	S467= IR_EX.Out31_26=>CU_EX.Op                              Premise(F475)
	S468= CU_EX.Op=9                                            Path(S334,S467)
	S469= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F476)
	S470= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F477)
	S471= CU_ID.IRFunc1=rT                                      Path(S341,S470)
	S472= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F478)
	S473= CU_ID.IRFunc2=rS                                      Path(S340,S472)
	S474= IR_ID.Out31_26=>CU_ID.Op                              Premise(F479)
	S475= CU_ID.Op=9                                            Path(S339,S474)
	S476= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F480)
	S477= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F481)
	S478= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F482)
	S479= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F483)
	S480= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F484)
	S481= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F485)
	S482= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F486)
	S483= IR_WB.Out31_26=>CU_WB.Op                              Premise(F487)
	S484= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F488)
	S485= CtrlA_EX=0                                            Premise(F489)
	S486= [A_EX]=FU(a)                                          A_EX-Hold(S288,S485)
	S487= CtrlB_EX=0                                            Premise(F490)
	S488= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S290,S487)
	S489= CtrlALUOut_MEM=1                                      Premise(F491)
	S490= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S360,S489)
	S491= CtrlALUOut_DMMU1=0                                    Premise(F492)
	S492= CtrlALUOut_DMMU2=0                                    Premise(F493)
	S493= CtrlALUOut_WB=0                                       Premise(F494)
	S494= CtrlA_MEM=0                                           Premise(F495)
	S495= CtrlA_WB=0                                            Premise(F496)
	S496= CtrlB_MEM=0                                           Premise(F497)
	S497= CtrlB_WB=0                                            Premise(F498)
	S498= CtrlICache=0                                          Premise(F499)
	S499= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S300,S498)
	S500= CtrlIMMU=0                                            Premise(F500)
	S501= CtrlIR_DMMU1=0                                        Premise(F501)
	S502= CtrlIR_DMMU2=0                                        Premise(F502)
	S503= CtrlIR_EX=0                                           Premise(F503)
	S504= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S305,S503)
	S505= CtrlIR_ID=0                                           Premise(F504)
	S506= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S307,S505)
	S507= CtrlIR_IMMU=0                                         Premise(F505)
	S508= CtrlIR_MEM=1                                          Premise(F506)
	S509= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Write(S452,S508)
	S510= CtrlIR_WB=0                                           Premise(F507)
	S511= CtrlGPR=0                                             Premise(F508)
	S512= GPR[rS]=a                                             GPR-Hold(S312,S511)
	S513= CtrlIAddrReg=0                                        Premise(F509)
	S514= CtrlPC=0                                              Premise(F510)
	S515= CtrlPCInc=0                                           Premise(F511)
	S516= PC[CIA]=addr                                          PC-Hold(S316,S515)
	S517= PC[Out]=addr+4                                        PC-Hold(S317,S514,S515)
	S518= CtrlIMem=0                                            Premise(F512)
	S519= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S319,S518)
	S520= CtrlICacheReg=0                                       Premise(F513)
	S521= CtrlASIDIn=0                                          Premise(F514)
	S522= CtrlCP0=0                                             Premise(F515)
	S523= CP0[ASID]=pid                                         CP0-Hold(S323,S522)
	S524= CtrlEPCIn=0                                           Premise(F516)
	S525= CtrlExCodeIn=0                                        Premise(F517)
	S526= CtrlIRMux=0                                           Premise(F518)

MEM	S527= A_EX.Out=FU(a)                                        A_EX-Out(S486)
	S528= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S486)
	S529= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S486)
	S530= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S488)
	S531= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S488)
	S532= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S488)
	S533= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S490)
	S534= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S490)
	S535= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S490)
	S536= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S504)
	S537= IR_EX.Out31_26=9                                      IR_EX-Out(S504)
	S538= IR_EX.Out25_21=rS                                     IR_EX-Out(S504)
	S539= IR_EX.Out20_16=rT                                     IR_EX-Out(S504)
	S540= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S504)
	S541= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S506)
	S542= IR_ID.Out31_26=9                                      IR-Out(S506)
	S543= IR_ID.Out25_21=rS                                     IR-Out(S506)
	S544= IR_ID.Out20_16=rT                                     IR-Out(S506)
	S545= IR_ID.Out15_0=SIMM                                    IR-Out(S506)
	S546= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S509)
	S547= IR_MEM.Out31_26=9                                     IR_MEM-Out(S509)
	S548= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S509)
	S549= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S509)
	S550= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S509)
	S551= PC.CIA=addr                                           PC-Out(S516)
	S552= PC.CIA31_28=addr[31:28]                               PC-Out(S516)
	S553= PC.Out=addr+4                                         PC-Out(S517)
	S554= CP0.ASID=pid                                          CP0-Read-ASID(S523)
	S555= A_EX.Out=>ALU.A                                       Premise(F519)
	S556= ALU.A=FU(a)                                           Path(S527,S555)
	S557= B_EX.Out=>ALU.B                                       Premise(F520)
	S558= ALU.B={16{SIMM[15]},SIMM}                             Path(S530,S557)
	S559= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F521)
	S560= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S533,S559)
	S561= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F522)
	S562= ALU.Out=>ALUOut_MEM.In                                Premise(F523)
	S563= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F524)
	S564= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F525)
	S565= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S533,S564)
	S566= FU.OutID1=>A_EX.In                                    Premise(F526)
	S567= A_MEM.Out=>A_WB.In                                    Premise(F527)
	S568= IMMEXT.Out=>B_EX.In                                   Premise(F528)
	S569= B_MEM.Out=>B_WB.In                                    Premise(F529)
	S570= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F530)
	S571= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F531)
	S572= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F532)
	S573= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F533)
	S574= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F534)
	S575= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F535)
	S576= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F536)
	S577= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F537)
	S578= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F538)
	S579= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F539)
	S580= FU.Bub_ID=>CU_ID.Bub                                  Premise(F540)
	S581= FU.Halt_ID=>CU_ID.Halt                                Premise(F541)
	S582= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F542)
	S583= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F543)
	S584= FU.Bub_IF=>CU_IF.Bub                                  Premise(F544)
	S585= FU.Halt_IF=>CU_IF.Halt                                Premise(F545)
	S586= ICache.Hit=>CU_IF.ICacheHit                           Premise(F546)
	S587= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F547)
	S588= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F548)
	S589= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F549)
	S590= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F550)
	S591= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F551)
	S592= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F552)
	S593= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F553)
	S594= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F554)
	S595= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F555)
	S596= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F556)
	S597= ICache.Hit=>FU.ICacheHit                              Premise(F557)
	S598= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F558)
	S599= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F559)
	S600= IR_EX.Out=>FU.IR_EX                                   Premise(F560)
	S601= FU.IR_EX={9,rS,rT,SIMM}                               Path(S536,S600)
	S602= IR_ID.Out=>FU.IR_ID                                   Premise(F561)
	S603= FU.IR_ID={9,rS,rT,SIMM}                               Path(S541,S602)
	S604= IR_MEM.Out=>FU.IR_MEM                                 Premise(F562)
	S605= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S546,S604)
	S606= IR_WB.Out=>FU.IR_WB                                   Premise(F563)
	S607= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F564)
	S608= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F565)
	S609= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F566)
	S610= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F567)
	S611= ALU.Out=>FU.InEX                                      Premise(F568)
	S612= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F569)
	S613= FU.InEX_WReg=rT                                       Path(S539,S612)
	S614= GPR.Rdata1=>FU.InID1                                  Premise(F570)
	S615= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F571)
	S616= FU.InID1_RReg=rS                                      Path(S543,S615)
	S617= ALUOut_MEM.Out=>FU.InMEM                              Premise(F572)
	S618= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S533,S617)
	S619= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F573)
	S620= FU.InMEM_WReg=rT                                      Path(S549,S619)
	S621= ALUOut_WB.Out=>FU.InWB                                Premise(F574)
	S622= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F575)
	S623= IR_ID.Out25_21=>GPR.RReg1                             Premise(F576)
	S624= GPR.RReg1=rS                                          Path(S543,S623)
	S625= GPR.Rdata1=a                                          GPR-Read(S624,S512)
	S626= FU.InID1=a                                            Path(S625,S614)
	S627= FU.OutID1=FU(a)                                       FU-Forward(S626)
	S628= A_EX.In=FU(a)                                         Path(S627,S566)
	S629= ALUOut_WB.Out=>GPR.WData                              Premise(F577)
	S630= IR_WB.Out20_16=>GPR.WReg                              Premise(F578)
	S631= IMMU.Addr=>IAddrReg.In                                Premise(F579)
	S632= PC.Out=>ICache.IEA                                    Premise(F580)
	S633= ICache.IEA=addr+4                                     Path(S553,S632)
	S634= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S633)
	S635= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S634,S586)
	S636= FU.ICacheHit=ICacheHit(addr+4)                        Path(S634,S597)
	S637= ICache.Out=>ICacheReg.In                              Premise(F581)
	S638= IR_ID.Out15_0=>IMMEXT.In                              Premise(F582)
	S639= IMMEXT.In=SIMM                                        Path(S545,S638)
	S640= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S639)
	S641= B_EX.In={16{SIMM[15]},SIMM}                           Path(S640,S568)
	S642= PC.Out=>IMMU.IEA                                      Premise(F583)
	S643= IMMU.IEA=addr+4                                       Path(S553,S642)
	S644= CP0.ASID=>IMMU.PID                                    Premise(F584)
	S645= IMMU.PID=pid                                          Path(S554,S644)
	S646= IMMU.Addr={pid,addr+4}                                IMMU-Search(S645,S643)
	S647= IAddrReg.In={pid,addr+4}                              Path(S646,S631)
	S648= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S645,S643)
	S649= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S648,S587)
	S650= IR_MEM.Out=>IR_DMMU1.In                               Premise(F585)
	S651= IR_DMMU1.In={9,rS,rT,SIMM}                            Path(S546,S650)
	S652= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F586)
	S653= IR_ID.Out=>IR_EX.In                                   Premise(F587)
	S654= IR_EX.In={9,rS,rT,SIMM}                               Path(S541,S653)
	S655= ICache.Out=>IR_ID.In                                  Premise(F588)
	S656= ICache.Out=>IR_IMMU.In                                Premise(F589)
	S657= IR_EX.Out=>IR_MEM.In                                  Premise(F590)
	S658= IR_MEM.In={9,rS,rT,SIMM}                              Path(S536,S657)
	S659= IR_DMMU2.Out=>IR_WB.In                                Premise(F591)
	S660= IR_MEM.Out=>IR_WB.In                                  Premise(F592)
	S661= IR_WB.In={9,rS,rT,SIMM}                               Path(S546,S660)
	S662= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F593)
	S663= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F594)
	S664= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F595)
	S665= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F596)
	S666= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F597)
	S667= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F598)
	S668= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F599)
	S669= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F600)
	S670= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F601)
	S671= CU_EX.IRFunc1=rT                                      Path(S539,S670)
	S672= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F602)
	S673= CU_EX.IRFunc2=rS                                      Path(S538,S672)
	S674= IR_EX.Out31_26=>CU_EX.Op                              Premise(F603)
	S675= CU_EX.Op=9                                            Path(S537,S674)
	S676= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F604)
	S677= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F605)
	S678= CU_ID.IRFunc1=rT                                      Path(S544,S677)
	S679= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F606)
	S680= CU_ID.IRFunc2=rS                                      Path(S543,S679)
	S681= IR_ID.Out31_26=>CU_ID.Op                              Premise(F607)
	S682= CU_ID.Op=9                                            Path(S542,S681)
	S683= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F608)
	S684= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F609)
	S685= CU_MEM.IRFunc1=rT                                     Path(S549,S684)
	S686= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F610)
	S687= CU_MEM.IRFunc2=rS                                     Path(S548,S686)
	S688= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F611)
	S689= CU_MEM.Op=9                                           Path(S547,S688)
	S690= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F612)
	S691= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F613)
	S692= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F614)
	S693= IR_WB.Out31_26=>CU_WB.Op                              Premise(F615)
	S694= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F616)
	S695= CtrlA_EX=0                                            Premise(F617)
	S696= [A_EX]=FU(a)                                          A_EX-Hold(S486,S695)
	S697= CtrlB_EX=0                                            Premise(F618)
	S698= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S488,S697)
	S699= CtrlALUOut_MEM=0                                      Premise(F619)
	S700= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S490,S699)
	S701= CtrlALUOut_DMMU1=1                                    Premise(F620)
	S702= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Write(S560,S701)
	S703= CtrlALUOut_DMMU2=0                                    Premise(F621)
	S704= CtrlALUOut_WB=1                                       Premise(F622)
	S705= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S565,S704)
	S706= CtrlA_MEM=0                                           Premise(F623)
	S707= CtrlA_WB=1                                            Premise(F624)
	S708= CtrlB_MEM=0                                           Premise(F625)
	S709= CtrlB_WB=1                                            Premise(F626)
	S710= CtrlICache=0                                          Premise(F627)
	S711= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S499,S710)
	S712= CtrlIMMU=0                                            Premise(F628)
	S713= CtrlIR_DMMU1=1                                        Premise(F629)
	S714= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Write(S651,S713)
	S715= CtrlIR_DMMU2=0                                        Premise(F630)
	S716= CtrlIR_EX=0                                           Premise(F631)
	S717= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S504,S716)
	S718= CtrlIR_ID=0                                           Premise(F632)
	S719= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S506,S718)
	S720= CtrlIR_IMMU=0                                         Premise(F633)
	S721= CtrlIR_MEM=0                                          Premise(F634)
	S722= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S509,S721)
	S723= CtrlIR_WB=1                                           Premise(F635)
	S724= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Write(S661,S723)
	S725= CtrlGPR=0                                             Premise(F636)
	S726= GPR[rS]=a                                             GPR-Hold(S512,S725)
	S727= CtrlIAddrReg=0                                        Premise(F637)
	S728= CtrlPC=0                                              Premise(F638)
	S729= CtrlPCInc=0                                           Premise(F639)
	S730= PC[CIA]=addr                                          PC-Hold(S516,S729)
	S731= PC[Out]=addr+4                                        PC-Hold(S517,S728,S729)
	S732= CtrlIMem=0                                            Premise(F640)
	S733= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S519,S732)
	S734= CtrlICacheReg=0                                       Premise(F641)
	S735= CtrlASIDIn=0                                          Premise(F642)
	S736= CtrlCP0=0                                             Premise(F643)
	S737= CP0[ASID]=pid                                         CP0-Hold(S523,S736)
	S738= CtrlEPCIn=0                                           Premise(F644)
	S739= CtrlExCodeIn=0                                        Premise(F645)
	S740= CtrlIRMux=0                                           Premise(F646)

WB	S741= A_EX.Out=FU(a)                                        A_EX-Out(S696)
	S742= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S696)
	S743= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S696)
	S744= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S698)
	S745= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S698)
	S746= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S698)
	S747= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S700)
	S748= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S700)
	S749= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S700)
	S750= ALUOut_DMMU1.Out=FU(a)+{16{SIMM[15]},SIMM}            ALUOut_DMMU1-Out(S702)
	S751= ALUOut_DMMU1.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]  ALUOut_DMMU1-Out(S702)
	S752= ALUOut_DMMU1.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]  ALUOut_DMMU1-Out(S702)
	S753= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S705)
	S754= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S705)
	S755= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S705)
	S756= IR_DMMU1.Out={9,rS,rT,SIMM}                           IR_DMMU1-Out(S714)
	S757= IR_DMMU1.Out31_26=9                                   IR_DMMU1-Out(S714)
	S758= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S714)
	S759= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S714)
	S760= IR_DMMU1.Out15_0=SIMM                                 IR_DMMU1-Out(S714)
	S761= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S717)
	S762= IR_EX.Out31_26=9                                      IR_EX-Out(S717)
	S763= IR_EX.Out25_21=rS                                     IR_EX-Out(S717)
	S764= IR_EX.Out20_16=rT                                     IR_EX-Out(S717)
	S765= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S717)
	S766= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S719)
	S767= IR_ID.Out31_26=9                                      IR-Out(S719)
	S768= IR_ID.Out25_21=rS                                     IR-Out(S719)
	S769= IR_ID.Out20_16=rT                                     IR-Out(S719)
	S770= IR_ID.Out15_0=SIMM                                    IR-Out(S719)
	S771= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S722)
	S772= IR_MEM.Out31_26=9                                     IR_MEM-Out(S722)
	S773= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S722)
	S774= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S722)
	S775= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S722)
	S776= IR_WB.Out={9,rS,rT,SIMM}                              IR-Out(S724)
	S777= IR_WB.Out31_26=9                                      IR-Out(S724)
	S778= IR_WB.Out25_21=rS                                     IR-Out(S724)
	S779= IR_WB.Out20_16=rT                                     IR-Out(S724)
	S780= IR_WB.Out15_0=SIMM                                    IR-Out(S724)
	S781= PC.CIA=addr                                           PC-Out(S730)
	S782= PC.CIA31_28=addr[31:28]                               PC-Out(S730)
	S783= PC.Out=addr+4                                         PC-Out(S731)
	S784= CP0.ASID=pid                                          CP0-Read-ASID(S737)
	S785= A_EX.Out=>ALU.A                                       Premise(F903)
	S786= ALU.A=FU(a)                                           Path(S741,S785)
	S787= B_EX.Out=>ALU.B                                       Premise(F904)
	S788= ALU.B={16{SIMM[15]},SIMM}                             Path(S744,S787)
	S789= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F905)
	S790= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S747,S789)
	S791= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F906)
	S792= ALUOut_DMMU2.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S750,S791)
	S793= ALU.Out=>ALUOut_MEM.In                                Premise(F907)
	S794= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F908)
	S795= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F909)
	S796= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S747,S795)
	S797= FU.OutID1=>A_EX.In                                    Premise(F910)
	S798= A_MEM.Out=>A_WB.In                                    Premise(F911)
	S799= IMMEXT.Out=>B_EX.In                                   Premise(F912)
	S800= B_MEM.Out=>B_WB.In                                    Premise(F913)
	S801= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F914)
	S802= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F915)
	S803= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F916)
	S804= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F917)
	S805= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F918)
	S806= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F919)
	S807= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F920)
	S808= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F921)
	S809= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F922)
	S810= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F923)
	S811= FU.Bub_ID=>CU_ID.Bub                                  Premise(F924)
	S812= FU.Halt_ID=>CU_ID.Halt                                Premise(F925)
	S813= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F926)
	S814= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F927)
	S815= FU.Bub_IF=>CU_IF.Bub                                  Premise(F928)
	S816= FU.Halt_IF=>CU_IF.Halt                                Premise(F929)
	S817= ICache.Hit=>CU_IF.ICacheHit                           Premise(F930)
	S818= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F931)
	S819= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F932)
	S820= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F933)
	S821= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F934)
	S822= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F935)
	S823= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F936)
	S824= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F937)
	S825= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F938)
	S826= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F939)
	S827= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F940)
	S828= ICache.Hit=>FU.ICacheHit                              Premise(F941)
	S829= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F942)
	S830= FU.IR_DMMU1={9,rS,rT,SIMM}                            Path(S756,S829)
	S831= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F943)
	S832= IR_EX.Out=>FU.IR_EX                                   Premise(F944)
	S833= FU.IR_EX={9,rS,rT,SIMM}                               Path(S761,S832)
	S834= IR_ID.Out=>FU.IR_ID                                   Premise(F945)
	S835= FU.IR_ID={9,rS,rT,SIMM}                               Path(S766,S834)
	S836= IR_MEM.Out=>FU.IR_MEM                                 Premise(F946)
	S837= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S771,S836)
	S838= IR_WB.Out=>FU.IR_WB                                   Premise(F947)
	S839= FU.IR_WB={9,rS,rT,SIMM}                               Path(S776,S838)
	S840= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F948)
	S841= FU.InDMMU1=FU(a)+{16{SIMM[15]},SIMM}                  Path(S750,S840)
	S842= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F949)
	S843= FU.InDMMU1_WReg=rT                                    Path(S759,S842)
	S844= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F950)
	S845= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F951)
	S846= ALU.Out=>FU.InEX                                      Premise(F952)
	S847= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F953)
	S848= FU.InEX_WReg=rT                                       Path(S764,S847)
	S849= GPR.Rdata1=>FU.InID1                                  Premise(F954)
	S850= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F955)
	S851= FU.InID1_RReg=rS                                      Path(S768,S850)
	S852= ALUOut_MEM.Out=>FU.InMEM                              Premise(F956)
	S853= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S747,S852)
	S854= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F957)
	S855= FU.InMEM_WReg=rT                                      Path(S774,S854)
	S856= ALUOut_WB.Out=>FU.InWB                                Premise(F958)
	S857= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S753,S856)
	S858= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F959)
	S859= FU.InWB_WReg=rT                                       Path(S779,S858)
	S860= IR_ID.Out25_21=>GPR.RReg1                             Premise(F960)
	S861= GPR.RReg1=rS                                          Path(S768,S860)
	S862= GPR.Rdata1=a                                          GPR-Read(S861,S726)
	S863= FU.InID1=a                                            Path(S862,S849)
	S864= FU.OutID1=FU(a)                                       FU-Forward(S863)
	S865= A_EX.In=FU(a)                                         Path(S864,S797)
	S866= ALUOut_WB.Out=>GPR.WData                              Premise(F961)
	S867= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S753,S866)
	S868= IR_WB.Out20_16=>GPR.WReg                              Premise(F962)
	S869= GPR.WReg=rT                                           Path(S779,S868)
	S870= IMMU.Addr=>IAddrReg.In                                Premise(F963)
	S871= PC.Out=>ICache.IEA                                    Premise(F964)
	S872= ICache.IEA=addr+4                                     Path(S783,S871)
	S873= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S872)
	S874= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S873,S817)
	S875= FU.ICacheHit=ICacheHit(addr+4)                        Path(S873,S828)
	S876= ICache.Out=>ICacheReg.In                              Premise(F965)
	S877= IR_ID.Out15_0=>IMMEXT.In                              Premise(F966)
	S878= IMMEXT.In=SIMM                                        Path(S770,S877)
	S879= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S878)
	S880= B_EX.In={16{SIMM[15]},SIMM}                           Path(S879,S799)
	S881= PC.Out=>IMMU.IEA                                      Premise(F967)
	S882= IMMU.IEA=addr+4                                       Path(S783,S881)
	S883= CP0.ASID=>IMMU.PID                                    Premise(F968)
	S884= IMMU.PID=pid                                          Path(S784,S883)
	S885= IMMU.Addr={pid,addr+4}                                IMMU-Search(S884,S882)
	S886= IAddrReg.In={pid,addr+4}                              Path(S885,S870)
	S887= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S884,S882)
	S888= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S887,S818)
	S889= IR_MEM.Out=>IR_DMMU1.In                               Premise(F969)
	S890= IR_DMMU1.In={9,rS,rT,SIMM}                            Path(S771,S889)
	S891= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F970)
	S892= IR_DMMU2.In={9,rS,rT,SIMM}                            Path(S756,S891)
	S893= IR_ID.Out=>IR_EX.In                                   Premise(F971)
	S894= IR_EX.In={9,rS,rT,SIMM}                               Path(S766,S893)
	S895= ICache.Out=>IR_ID.In                                  Premise(F972)
	S896= ICache.Out=>IR_IMMU.In                                Premise(F973)
	S897= IR_EX.Out=>IR_MEM.In                                  Premise(F974)
	S898= IR_MEM.In={9,rS,rT,SIMM}                              Path(S761,S897)
	S899= IR_DMMU2.Out=>IR_WB.In                                Premise(F975)
	S900= IR_MEM.Out=>IR_WB.In                                  Premise(F976)
	S901= IR_WB.In={9,rS,rT,SIMM}                               Path(S771,S900)
	S902= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F977)
	S903= CU_DMMU1.IRFunc1=rT                                   Path(S759,S902)
	S904= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F978)
	S905= CU_DMMU1.IRFunc2=rS                                   Path(S758,S904)
	S906= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F979)
	S907= CU_DMMU1.Op=9                                         Path(S757,S906)
	S908= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F980)
	S909= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F981)
	S910= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F982)
	S911= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F983)
	S912= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F984)
	S913= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F985)
	S914= CU_EX.IRFunc1=rT                                      Path(S764,S913)
	S915= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F986)
	S916= CU_EX.IRFunc2=rS                                      Path(S763,S915)
	S917= IR_EX.Out31_26=>CU_EX.Op                              Premise(F987)
	S918= CU_EX.Op=9                                            Path(S762,S917)
	S919= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F988)
	S920= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F989)
	S921= CU_ID.IRFunc1=rT                                      Path(S769,S920)
	S922= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F990)
	S923= CU_ID.IRFunc2=rS                                      Path(S768,S922)
	S924= IR_ID.Out31_26=>CU_ID.Op                              Premise(F991)
	S925= CU_ID.Op=9                                            Path(S767,S924)
	S926= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F992)
	S927= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F993)
	S928= CU_MEM.IRFunc1=rT                                     Path(S774,S927)
	S929= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F994)
	S930= CU_MEM.IRFunc2=rS                                     Path(S773,S929)
	S931= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F995)
	S932= CU_MEM.Op=9                                           Path(S772,S931)
	S933= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F996)
	S934= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F997)
	S935= CU_WB.IRFunc1=rT                                      Path(S779,S934)
	S936= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F998)
	S937= CU_WB.IRFunc2=rS                                      Path(S778,S936)
	S938= IR_WB.Out31_26=>CU_WB.Op                              Premise(F999)
	S939= CU_WB.Op=9                                            Path(S777,S938)
	S940= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F1000)
	S941= CtrlA_EX=0                                            Premise(F1001)
	S942= [A_EX]=FU(a)                                          A_EX-Hold(S696,S941)
	S943= CtrlB_EX=0                                            Premise(F1002)
	S944= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S698,S943)
	S945= CtrlALUOut_MEM=0                                      Premise(F1003)
	S946= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S700,S945)
	S947= CtrlALUOut_DMMU1=0                                    Premise(F1004)
	S948= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S702,S947)
	S949= CtrlALUOut_DMMU2=0                                    Premise(F1005)
	S950= CtrlALUOut_WB=0                                       Premise(F1006)
	S951= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S705,S950)
	S952= CtrlA_MEM=0                                           Premise(F1007)
	S953= CtrlA_WB=0                                            Premise(F1008)
	S954= CtrlB_MEM=0                                           Premise(F1009)
	S955= CtrlB_WB=0                                            Premise(F1010)
	S956= CtrlICache=0                                          Premise(F1011)
	S957= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S711,S956)
	S958= CtrlIMMU=0                                            Premise(F1012)
	S959= CtrlIR_DMMU1=0                                        Premise(F1013)
	S960= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S714,S959)
	S961= CtrlIR_DMMU2=0                                        Premise(F1014)
	S962= CtrlIR_EX=0                                           Premise(F1015)
	S963= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S717,S962)
	S964= CtrlIR_ID=0                                           Premise(F1016)
	S965= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S719,S964)
	S966= CtrlIR_IMMU=0                                         Premise(F1017)
	S967= CtrlIR_MEM=0                                          Premise(F1018)
	S968= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S722,S967)
	S969= CtrlIR_WB=0                                           Premise(F1019)
	S970= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S724,S969)
	S971= CtrlGPR=1                                             Premise(F1020)
	S972= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S869,S867,S971)
	S973= CtrlIAddrReg=0                                        Premise(F1021)
	S974= CtrlPC=0                                              Premise(F1022)
	S975= CtrlPCInc=0                                           Premise(F1023)
	S976= PC[CIA]=addr                                          PC-Hold(S730,S975)
	S977= PC[Out]=addr+4                                        PC-Hold(S731,S974,S975)
	S978= CtrlIMem=0                                            Premise(F1024)
	S979= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S733,S978)
	S980= CtrlICacheReg=0                                       Premise(F1025)
	S981= CtrlASIDIn=0                                          Premise(F1026)
	S982= CtrlCP0=0                                             Premise(F1027)
	S983= CP0[ASID]=pid                                         CP0-Hold(S737,S982)
	S984= CtrlEPCIn=0                                           Premise(F1028)
	S985= CtrlExCodeIn=0                                        Premise(F1029)
	S986= CtrlIRMux=0                                           Premise(F1030)

POST	S942= [A_EX]=FU(a)                                          A_EX-Hold(S696,S941)
	S944= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S698,S943)
	S946= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S700,S945)
	S948= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S702,S947)
	S951= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S705,S950)
	S957= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S711,S956)
	S960= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S714,S959)
	S963= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S717,S962)
	S965= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S719,S964)
	S968= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S722,S967)
	S970= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S724,S969)
	S972= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S869,S867,S971)
	S976= PC[CIA]=addr                                          PC-Hold(S730,S975)
	S977= PC[Out]=addr+4                                        PC-Hold(S731,S974,S975)
	S979= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S733,S978)
	S983= CP0[ASID]=pid                                         CP0-Hold(S737,S982)

