INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/saw_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/sqr_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/tri_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/wav_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/wav_selector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector_tb
