Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d6f958096e9423c879d56ff8446dcf2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CS_TESBENCH_behav xil_defaultlib.CS_TESBENCH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_read_ready' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_communicate.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'probe1' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:93]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'probe2' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:94]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'probe3' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'probe0' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:102]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'probe2' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:104]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'probe3' [C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TLD_TWO
Compiling module xil_defaultlib.TLD_TWO_8
Compiling module xil_defaultlib.F_W
Compiling module xil_defaultlib.F_R
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.F_C
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.FRC
Compiling module xil_defaultlib.F_S_W
Compiling module xil_defaultlib.F_S_R
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.FSC
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.rgmii_rx(IDELAY_VALUE=0)
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.rgmii_tx_default
Compiling module xil_defaultlib.gmii_to_rgmii
Compiling module xil_defaultlib.arp_rx(BOARD_IP=32'b110000001010...
Compiling module xil_defaultlib.arp_tx(BOARD_IP=32'b110000001010...
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.arp(BOARD_IP=32'b110000001010100...
Compiling module xil_defaultlib.udp_rx(BOARD_IP=32'b110000001010...
Compiling module xil_defaultlib.udp_tx(BOARD_IP=32'b110000001010...
Compiling module xil_defaultlib.udp(BOARD_IP=32'b110000001010100...
Compiling module xil_defaultlib.eth_ctrl
Compiling module xil_defaultlib.ETHTOP(BOARD_IP=32'b110000001010...
Compiling module xil_defaultlib.W32T8
Compiling module xil_defaultlib.ETH
Compiling module xil_defaultlib.DECODE
Compiling module xil_defaultlib.SEDD
Compiling module xil_defaultlib.WC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAC(SOURCE_FREQUENCY0=8'b0,SOURC...
Compiling module xil_defaultlib.SST
Compiling module xil_defaultlib.ADDA
Compiling module xil_defaultlib.ENCODE
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.CS_TOP
Compiling module xil_defaultlib.gmii_to_rgmii_up_default
Compiling module xil_defaultlib.rgmii_rx_tesbench_default
Compiling module xil_defaultlib.CS_TESBENCH
WARNING: [XSIM 43-3373] "C:/Users/xie/Desktop/CABLE_SAMPLE/cable_sample_board/cable_sample_board.srcs/sim_1/new/ETH_TESBENCH.v" Line 156. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CS_TESBENCH_behav
