
module Commonregister(input logic clk, rst, input logic [32:0] varIn, output logic [32:0] varOut);

	
	always @ (posedge clk or posedge rst) begin
		
		if (rst) pcout = 0;
		else
		varOut = varIn;
	
	end

endmodule