{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:02:41 2019 " "Info: Processing started: Thu May 23 13:02:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register_ID_EX -c register_ID_EX --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_ID_EX -c register_ID_EX --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "isEOR_IDEX\$latch " "Warning: Node \"isEOR_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wasJumpOut_IDEX\$latch " "Warning: Node \"wasJumpOut_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isJump_IDEX\$latch " "Warning: Node \"isJump_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isJR_IDEX\$latch " "Warning: Node \"isJR_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isBranch_IDEX\$latch " "Warning: Node \"isBranch_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isR_IDEX\$latch " "Warning: Node \"isR_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isMFPC_IDEX\$latch " "Warning: Node \"isMFPC_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isLW_IDEX\$latch " "Warning: Node \"isLW_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isSW_IDEX\$latch " "Warning: Node \"isSW_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isReadDigit_IDEX\$latch " "Warning: Node \"isReadDigit_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isPrintDigit_IDEX\$latch " "Warning: Node \"isPrintDigit_IDEX\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUFunc_IDEX\[0\]\$latch " "Warning: Node \"ALUFunc_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUFunc_IDEX\[1\]\$latch " "Warning: Node \"ALUFunc_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUFunc_IDEX\[2\]\$latch " "Warning: Node \"ALUFunc_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUFunc_IDEX\[3\]\$latch " "Warning: Node \"ALUFunc_IDEX\[3\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[0\]\$latch " "Warning: Node \"R1Reg_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[1\]\$latch " "Warning: Node \"R1Reg_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[2\]\$latch " "Warning: Node \"R1Reg_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[3\]\$latch " "Warning: Node \"R1Reg_IDEX\[3\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[4\]\$latch " "Warning: Node \"R1Reg_IDEX\[4\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[5\]\$latch " "Warning: Node \"R1Reg_IDEX\[5\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[6\]\$latch " "Warning: Node \"R1Reg_IDEX\[6\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[7\]\$latch " "Warning: Node \"R1Reg_IDEX\[7\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[8\]\$latch " "Warning: Node \"R1Reg_IDEX\[8\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[9\]\$latch " "Warning: Node \"R1Reg_IDEX\[9\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[10\]\$latch " "Warning: Node \"R1Reg_IDEX\[10\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[11\]\$latch " "Warning: Node \"R1Reg_IDEX\[11\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[12\]\$latch " "Warning: Node \"R1Reg_IDEX\[12\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[13\]\$latch " "Warning: Node \"R1Reg_IDEX\[13\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[14\]\$latch " "Warning: Node \"R1Reg_IDEX\[14\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1Reg_IDEX\[15\]\$latch " "Warning: Node \"R1Reg_IDEX\[15\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[0\]\$latch " "Warning: Node \"R2Reg_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[1\]\$latch " "Warning: Node \"R2Reg_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[2\]\$latch " "Warning: Node \"R2Reg_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[3\]\$latch " "Warning: Node \"R2Reg_IDEX\[3\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[4\]\$latch " "Warning: Node \"R2Reg_IDEX\[4\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[5\]\$latch " "Warning: Node \"R2Reg_IDEX\[5\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[6\]\$latch " "Warning: Node \"R2Reg_IDEX\[6\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[7\]\$latch " "Warning: Node \"R2Reg_IDEX\[7\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[8\]\$latch " "Warning: Node \"R2Reg_IDEX\[8\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[9\]\$latch " "Warning: Node \"R2Reg_IDEX\[9\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[10\]\$latch " "Warning: Node \"R2Reg_IDEX\[10\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[11\]\$latch " "Warning: Node \"R2Reg_IDEX\[11\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[12\]\$latch " "Warning: Node \"R2Reg_IDEX\[12\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[13\]\$latch " "Warning: Node \"R2Reg_IDEX\[13\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[14\]\$latch " "Warning: Node \"R2Reg_IDEX\[14\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R2Reg_IDEX\[15\]\$latch " "Warning: Node \"R2Reg_IDEX\[15\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[0\]\$latch " "Warning: Node \"immediate16_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[1\]\$latch " "Warning: Node \"immediate16_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[2\]\$latch " "Warning: Node \"immediate16_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[3\]\$latch " "Warning: Node \"immediate16_IDEX\[3\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[4\]\$latch " "Warning: Node \"immediate16_IDEX\[4\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[5\]\$latch " "Warning: Node \"immediate16_IDEX\[5\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[6\]\$latch " "Warning: Node \"immediate16_IDEX\[6\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[7\]\$latch " "Warning: Node \"immediate16_IDEX\[7\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[8\]\$latch " "Warning: Node \"immediate16_IDEX\[8\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[9\]\$latch " "Warning: Node \"immediate16_IDEX\[9\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[10\]\$latch " "Warning: Node \"immediate16_IDEX\[10\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[11\]\$latch " "Warning: Node \"immediate16_IDEX\[11\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[12\]\$latch " "Warning: Node \"immediate16_IDEX\[12\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[13\]\$latch " "Warning: Node \"immediate16_IDEX\[13\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[14\]\$latch " "Warning: Node \"immediate16_IDEX\[14\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "immediate16_IDEX\[15\]\$latch " "Warning: Node \"immediate16_IDEX\[15\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1AD_IDEX\[0\]\$latch " "Warning: Node \"R1AD_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1AD_IDEX\[1\]\$latch " "Warning: Node \"R1AD_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "R1AD_IDEX\[2\]\$latch " "Warning: Node \"R1AD_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[0\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[0\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[1\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[1\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[2\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[2\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[3\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[3\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[4\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[4\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[5\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[5\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[6\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[6\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[7\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[7\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[8\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[8\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[9\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[9\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[10\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[10\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "jumpShortAddr_IDEX\[11\]\$latch " "Warning: Node \"jumpShortAddr_IDEX\[11\]\$latch\" is a latch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isR " "Info: Assuming node \"isR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isMFPC " "Info: Assuming node \"isMFPC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isEOR " "Info: Assuming node \"isEOR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isJR " "Info: Assuming node \"isJR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isBranch " "Info: Assuming node \"isBranch\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isJump " "Info: Assuming node \"isJump\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "wasJumpOut " "Info: Assuming node \"wasJumpOut\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isPrintDigit " "Info: Assuming node \"isPrintDigit\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isLW " "Info: Assuming node \"isLW\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isSW " "Info: Assuming node \"isSW\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "isReadDigit " "Info: Assuming node \"isReadDigit\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process0~57 " "Info: Detected gated clock \"process0~57\" as buffer" {  } { { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "process0~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "process0~56 " "Info: Detected gated clock \"process0~56\" as buffer" {  } { { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "process0~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "process0~55 " "Info: Detected gated clock \"process0~55\" as buffer" {  } { { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "process0~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "R1Reg_IDEX\[4\]\$latch R1Reg\[4\] isR 3.762 ns register " "Info: tsu for register \"R1Reg_IDEX\[4\]\$latch\" (data pin = \"R1Reg\[4\]\", clock pin = \"isR\") is 3.762 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.195 ns + Longest pin register " "Info: + Longest pin to register delay is 7.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns R1Reg\[4\] 1 PIN PIN_AC8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC8; Fanout = 1; PIN Node = 'R1Reg\[4\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1Reg[4] } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.084 ns) + CELL(0.271 ns) 7.195 ns R1Reg_IDEX\[4\]\$latch 2 REG LCCOMB_X9_Y35_N0 1 " "Info: 2: + IC(6.084 ns) + CELL(0.271 ns) = 7.195 ns; Loc. = LCCOMB_X9_Y35_N0; Fanout = 1; REG Node = 'R1Reg_IDEX\[4\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.355 ns" { R1Reg[4] R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 15.44 % ) " "Info: Total cell delay = 1.111 ns ( 15.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 84.56 % ) " "Info: Total interconnect delay = 6.084 ns ( 84.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.195 ns" { R1Reg[4] R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.195 ns" { R1Reg[4] {} R1Reg[4]~combout {} R1Reg_IDEX[4]$latch {} } { 0.000ns 0.000ns 6.084ns } { 0.000ns 0.840ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "isR destination 4.251 ns - Shortest register " "Info: - Shortest clock path from clock \"isR\" to destination register is 4.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns isR 1 CLK PIN_M4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 2; CLK Node = 'isR'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isR } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.149 ns) 1.633 ns process0~55 2 COMB LCCOMB_X1_Y23_N20 1 " "Info: 2: + IC(0.652 ns) + CELL(0.149 ns) = 1.633 ns; Loc. = LCCOMB_X1_Y23_N20; Fanout = 1; COMB Node = 'process0~55'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.801 ns" { isR process0~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.000 ns) 2.749 ns process0~55clkctrl 3 COMB CLKCTRL_G2 39 " "Info: 3: + IC(1.116 ns) + CELL(0.000 ns) = 2.749 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'process0~55clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.116 ns" { process0~55 process0~55clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 4.251 ns R1Reg_IDEX\[4\]\$latch 4 REG LCCOMB_X9_Y35_N0 1 " "Info: 4: + IC(1.352 ns) + CELL(0.150 ns) = 4.251 ns; Loc. = LCCOMB_X9_Y35_N0; Fanout = 1; REG Node = 'R1Reg_IDEX\[4\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.502 ns" { process0~55clkctrl R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.131 ns ( 26.61 % ) " "Info: Total cell delay = 1.131 ns ( 26.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.120 ns ( 73.39 % ) " "Info: Total interconnect delay = 3.120 ns ( 73.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { isR process0~55 process0~55clkctrl R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "4.251 ns" { isR {} isR~combout {} process0~55 {} process0~55clkctrl {} R1Reg_IDEX[4]$latch {} } { 0.000ns 0.000ns 0.652ns 1.116ns 1.352ns } { 0.000ns 0.832ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.195 ns" { R1Reg[4] R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.195 ns" { R1Reg[4] {} R1Reg[4]~combout {} R1Reg_IDEX[4]$latch {} } { 0.000ns 0.000ns 6.084ns } { 0.000ns 0.840ns 0.271ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { isR process0~55 process0~55clkctrl R1Reg_IDEX[4]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "4.251 ns" { isR {} isR~combout {} process0~55 {} process0~55clkctrl {} R1Reg_IDEX[4]$latch {} } { 0.000ns 0.000ns 0.652ns 1.116ns 1.352ns } { 0.000ns 0.832ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "wasJumpOut jumpShortAddr_IDEX\[1\] jumpShortAddr_IDEX\[1\]\$latch 9.355 ns register " "Info: tco from clock \"wasJumpOut\" to destination pin \"jumpShortAddr_IDEX\[1\]\" through register \"jumpShortAddr_IDEX\[1\]\$latch\" is 9.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wasJumpOut source 5.656 ns + Longest register " "Info: + Longest clock path from clock \"wasJumpOut\" to source register is 5.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns wasJumpOut 1 CLK PIN_G17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G17; Fanout = 2; CLK Node = 'wasJumpOut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wasJumpOut } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.438 ns) 2.266 ns process0~56 2 COMB LCCOMB_X47_Y35_N16 1 " "Info: 2: + IC(0.998 ns) + CELL(0.438 ns) = 2.266 ns; Loc. = LCCOMB_X47_Y35_N16; Fanout = 1; COMB Node = 'process0~56'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.436 ns" { wasJumpOut process0~56 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.000 ns) 4.174 ns process0~56clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.908 ns) + CELL(0.000 ns) = 4.174 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'process0~56clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.908 ns" { process0~56 process0~56clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 5.656 ns jumpShortAddr_IDEX\[1\]\$latch 4 REG LCCOMB_X64_Y6_N10 1 " "Info: 4: + IC(1.332 ns) + CELL(0.150 ns) = 5.656 ns; Loc. = LCCOMB_X64_Y6_N10; Fanout = 1; REG Node = 'jumpShortAddr_IDEX\[1\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { process0~56clkctrl jumpShortAddr_IDEX[1]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.418 ns ( 25.07 % ) " "Info: Total cell delay = 1.418 ns ( 25.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.238 ns ( 74.93 % ) " "Info: Total interconnect delay = 4.238 ns ( 74.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.656 ns" { wasJumpOut process0~56 process0~56clkctrl jumpShortAddr_IDEX[1]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.656 ns" { wasJumpOut {} wasJumpOut~combout {} process0~56 {} process0~56clkctrl {} jumpShortAddr_IDEX[1]$latch {} } { 0.000ns 0.000ns 0.998ns 1.908ns 1.332ns } { 0.000ns 0.830ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.699 ns + Longest register pin " "Info: + Longest register to pin delay is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jumpShortAddr_IDEX\[1\]\$latch 1 REG LCCOMB_X64_Y6_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y6_N10; Fanout = 1; REG Node = 'jumpShortAddr_IDEX\[1\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jumpShortAddr_IDEX[1]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(2.788 ns) 3.699 ns jumpShortAddr_IDEX\[1\] 2 PIN PIN_AB21 0 " "Info: 2: + IC(0.911 ns) + CELL(2.788 ns) = 3.699 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'jumpShortAddr_IDEX\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { jumpShortAddr_IDEX[1]$latch jumpShortAddr_IDEX[1] } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 75.37 % ) " "Info: Total cell delay = 2.788 ns ( 75.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 24.63 % ) " "Info: Total interconnect delay = 0.911 ns ( 24.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { jumpShortAddr_IDEX[1]$latch jumpShortAddr_IDEX[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { jumpShortAddr_IDEX[1]$latch {} jumpShortAddr_IDEX[1] {} } { 0.000ns 0.911ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.656 ns" { wasJumpOut process0~56 process0~56clkctrl jumpShortAddr_IDEX[1]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.656 ns" { wasJumpOut {} wasJumpOut~combout {} process0~56 {} process0~56clkctrl {} jumpShortAddr_IDEX[1]$latch {} } { 0.000ns 0.000ns 0.998ns 1.908ns 1.332ns } { 0.000ns 0.830ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { jumpShortAddr_IDEX[1]$latch jumpShortAddr_IDEX[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { jumpShortAddr_IDEX[1]$latch {} jumpShortAddr_IDEX[1] {} } { 0.000ns 0.911ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "jumpShortAddr_IDEX\[11\]\$latch jumpShortAddr\[11\] wasJumpOut -0.075 ns register " "Info: th for register \"jumpShortAddr_IDEX\[11\]\$latch\" (data pin = \"jumpShortAddr\[11\]\", clock pin = \"wasJumpOut\") is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wasJumpOut destination 5.665 ns + Longest register " "Info: + Longest clock path from clock \"wasJumpOut\" to destination register is 5.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns wasJumpOut 1 CLK PIN_G17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G17; Fanout = 2; CLK Node = 'wasJumpOut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wasJumpOut } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.438 ns) 2.266 ns process0~56 2 COMB LCCOMB_X47_Y35_N16 1 " "Info: 2: + IC(0.998 ns) + CELL(0.438 ns) = 2.266 ns; Loc. = LCCOMB_X47_Y35_N16; Fanout = 1; COMB Node = 'process0~56'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.436 ns" { wasJumpOut process0~56 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.000 ns) 4.174 ns process0~56clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.908 ns) + CELL(0.000 ns) = 4.174 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'process0~56clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.908 ns" { process0~56 process0~56clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 5.665 ns jumpShortAddr_IDEX\[11\]\$latch 4 REG LCCOMB_X64_Y13_N8 1 " "Info: 4: + IC(1.341 ns) + CELL(0.150 ns) = 5.665 ns; Loc. = LCCOMB_X64_Y13_N8; Fanout = 1; REG Node = 'jumpShortAddr_IDEX\[11\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.491 ns" { process0~56clkctrl jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.418 ns ( 25.03 % ) " "Info: Total cell delay = 1.418 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.247 ns ( 74.97 % ) " "Info: Total interconnect delay = 4.247 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.665 ns" { wasJumpOut process0~56 process0~56clkctrl jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.665 ns" { wasJumpOut {} wasJumpOut~combout {} process0~56 {} process0~56clkctrl {} jumpShortAddr_IDEX[11]$latch {} } { 0.000ns 0.000ns 0.998ns 1.908ns 1.341ns } { 0.000ns 0.830ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.740 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns jumpShortAddr\[11\] 1 PIN PIN_U23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U23; Fanout = 1; PIN Node = 'jumpShortAddr\[11\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jumpShortAddr[11] } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.419 ns) 5.740 ns jumpShortAddr_IDEX\[11\]\$latch 2 REG LCCOMB_X64_Y13_N8 1 " "Info: 2: + IC(4.479 ns) + CELL(0.419 ns) = 5.740 ns; Loc. = LCCOMB_X64_Y13_N8; Fanout = 1; REG Node = 'jumpShortAddr_IDEX\[11\]\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.898 ns" { jumpShortAddr[11] jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 21.97 % ) " "Info: Total cell delay = 1.261 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 78.03 % ) " "Info: Total interconnect delay = 4.479 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.740 ns" { jumpShortAddr[11] jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.740 ns" { jumpShortAddr[11] {} jumpShortAddr[11]~combout {} jumpShortAddr_IDEX[11]$latch {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 0.842ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.665 ns" { wasJumpOut process0~56 process0~56clkctrl jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.665 ns" { wasJumpOut {} wasJumpOut~combout {} process0~56 {} process0~56clkctrl {} jumpShortAddr_IDEX[11]$latch {} } { 0.000ns 0.000ns 0.998ns 1.908ns 1.341ns } { 0.000ns 0.830ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.740 ns" { jumpShortAddr[11] jumpShortAddr_IDEX[11]$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.740 ns" { jumpShortAddr[11] {} jumpShortAddr[11]~combout {} jumpShortAddr_IDEX[11]$latch {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 0.842ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 81 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4375 " "Info: Allocated 4375 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:02:57 2019 " "Info: Processing ended: Thu May 23 13:02:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
