C$!0
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
<!0@
<!  
$!  
<!  
$!  
<!  
$!  
<!  
<!  
<!  
<!  
<!  
<!  
<!  
$ $F
<!  
$$$F
<!  
$($F
<!  
$,$F
<!  
$0$F
<!  
$8$F
<!  
$@$F
<!  
$H$F
<!  
$P$F
<!  
$T$F
<!  
$X$F
<!  
$\$F
<!  
$`$F
<!  
$d$F
<!  
$h$F
<!  
$l$F
<!  
$p$F
<!  
$x$F
$!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
<!  
$!(`
s&!  
$!  
<!  
<!  
'!( 
1&! `
<! `
1&! `
<! `
'!(@
$! @
<! @
<! @
<! @
&!8`
'!0b
'!("
<! @
<! @
<! @
$! @
J%!H
'+(x
$+(s
$+(r
$+(q
$+(p
$+(y
$1ue,
$!Ne,
J%!H
)%!@
<!  
D&!(
d&!(
d&!(
d&!(
d&!(
d&!(
d&!(
d&!(
d&!(
d&!(
<!  
IF~	
<!  
IF~	
h$@.
<! `
B$$ 
B$!  
?3.! 
?3.! 
$!0@
?E,i
?3.!0
$!(@
c4$(e
``A ``A
$!0@
]B$	
]B$	
]B$	
]B$	
]B$	
<!( 
<!0 
vB$!0
 ``A
<!( 
$!  
$!  
B4%0F
B4%0F
B4%0F
B4%0F
B4%0F
B4%0F
B4%0F
B4%0F
c4$ d
<!  
<!  
[B$	
<!  
&!0@
B4!0@
1&$ 
s&!0@
@ c4
d$$ 
B4$ 
 b$% 
$!(@
&!0@
<! @
&!0@
c$hU
<!(@
$! `
2! $
<<U"
B$!  
c4$(e
<!  
e$!  
&(SB$
',U#
U$&!(
fe_dma_init
rt2880_eth_send
rt2880_eth_recv
ei_open
0x%x
%d~%d: %d
 Length  | Count
%d: %d
TXD | Count
%d: %08x
CP0 Register dump --
CP0_INDEX	: 0x%08x
CP0_RANDOM	: 0x%08x
CP0_ENTRYLO0	: 0x%08x
CP0_ENTRYLO1	: 0x%08x
CP0_CONF	: 0x%08x
CP0_CONTEXT	: 0x%08x
CP0_PAGEMASK	: 0x%08x
CP0_WIRED	: 0x%08x
CP0_INFO	: 0x%08x
CP0_BADVADDR	: 0x%08x
CP0_COUNT	: 0x%08x
CP0_ENTRYHI	: 0x%08x
CP0_COMPARE	: 0x%08x
CP0_STATUS	: 0x%08x
CP0_CAUSE	: 0x%08x
CP0_EPC	: 0x%08x
CP0_PRID	: 0x%08x
CP0_CONFIG	: 0x%08x
CP0_LLADDR	: 0x%08x
CP0_WATCHLO	: 0x%08x
CP0_WATCHHI	: 0x%08x
CP0_XCONTEXT	: 0x%08x
CP0_FRAMEMASK	: 0x%08x
CP0_DIAGNOSTIC	: 0x%08x
CP0_DEBUG	: 0x%08x
CP0_DEPC	: 0x%08x
CP0_PERFORMANCE	: 0x%08x
CP0_ECC	: 0x%08x
CP0_CACHEERR	: 0x%08x
CP0_TAGLO	: 0x%08x
CP0_TAGHI	: 0x%08x
CP0_ERROREPC	: 0x%08x
CP0_DESAVE	: 0x%08x
LRO statistic dump:
Cnt:   Kernel | Driver
 %d :      %d        %d
Total aggregated pkt: %d
Flushed pkt: %d  %d
Average flush cnt:  %d
No descriptor pkt: %d
Driver flush pkt len:
Kernel flush: %d;  Driver flush: %d
RgmiiDelayWrite error
out of range
		  <<CPU>>			 
		    |				 
+-----------------------------------------------+
|		  <<PSE>>		        |
		   |				 
|		  <<GDMA>>		        |
| GDMA1_RX_GBCNT  : %010u (Rx Good Bytes)	|
| GDMA1_RX_GPCNT  : %010u (Rx Good Pkts)	|
| GDMA1_RX_OERCNT : %010u (overflow error)	|
| GDMA1_RX_FERCNT : %010u (FCS error)	|
| GDMA1_RX_SERCNT : %010u (too short)	|
| GDMA1_RX_LERCNT : %010u (too long)	|
| GDMA1_RX_CERCNT : %010u (checksum error)	|
| GDMA1_RX_FCCNT  : %010u (flow control)	|
| GDMA1_TX_SKIPCNT: %010u (about count)	|
| GDMA1_TX_COLCNT : %010u (collision count)	|
| GDMA1_TX_GBCNT  : %010u (Tx Good Bytes)	|
| GDMA1_TX_GPCNT  : %010u (Tx Good Pkts)	|
|						|
| GDMA2_RX_GBCNT  : %010u (Rx Good Bytes)	|
| GDMA2_RX_GPCNT  : %010u (Rx Good Pkts)	|
| GDMA2_RX_OERCNT : %010u (overflow error)	|
| GDMA2_RX_FERCNT : %010u (FCS error)	|
| GDMA2_RX_SERCNT : %010u (too short)	|
| GDMA2_RX_LERCNT : %010u (too long)	|
| GDMA2_RX_CERCNT : %010u (checksum error)	|
| GDMA2_RX_FCCNT  : %010u (flow control)	|
| GDMA2_TX_SKIPCNT: %010u (skip)		|
| GDMA2_TX_COLCNT : %010u (collision)	|
| GDMA2_TX_GBCNT  : %010u (Tx Good Bytes)	|
| GDMA2_TX_GPCNT  : %010u (Tx Good Pkts)	|
===================== %8s %8s %8s %8s %8s %8s %8s
Port0
Port1
Port2
Port3
Port4
Port5
Port6
Tx Drop Packet      :
%8u 
Tx CRC Error        :
Tx Unicast Packet   :
Tx Multicast Packet :
Tx Broadcast Packet :
Tx Collision Event  :
Tx Pause Packet     :
Rx Drop Packet      :
Rx Filtering Packet :
Rx Unicast Packet   :
Rx Multicast Packet :
Rx Broadcast Packet :
Rx Alignment Error  :
Rx CRC Error	    :
Rx Undersize Error  :
Rx Fragment Error   :
Rx Oversize Error   :
Rx Jabber Error     :
Rx Pause Packet     :
no built-in switch
PhyAutoUpWrite error
clear lro  cnt table
clear tso cnt table
clear txd cnt table
 allocate temp rx_ring fail.
%d: %08x %08x %08x %08x
 allocate temp tx_ring fail.
ra2880stop()...
Done
GMAC1_MAC_ADRH -- : 0x%08x
GMAC1_MAC_ADRL -- : 0x%08x
GDMA2_MAC_ADRH -- : 0x%08x
GDMA2_MAC_ADRL -- : 0x%08x
get_tx_idx failed %d %d
FE_INT_ENABLE  : 0x%08x
TxRing PktCnt: %d/%d
RxRing PktCnt: %d/%d
DLY_INT_CFG    : 0x%08x
TX_BASE_PTR%d   : 0x%08x
TX_MAX_CNT%d    : 0x%08x
TX_CTX_IDX%d	: 0x%08x
TX_DTX_IDX%d	: 0x%08x
RX_BASE_PTR0   : 0x%08x
RX_MAX_CNT0    : 0x%08x
RX_CALC_IDX0   : 0x%08x
RX_DRX_IDX0    : 0x%08x
mt7621
gmac
!! FAIL to create %s PROC !!
skb_free
tx_ring
rx_ring
num_of_txd
tso_len
lro_stats
esw_cnt
phy_auto_up
rgmii_delay
1PROC INIT OK!
1proc exit
 MDIO Read operation is ongoing !!
 MDIO Read operation is ongoing and Time Out!!
 MDIO Write operation ongoing
 MDIO Write operation Time Out
 Set Operation: MDIO Read operation is ongoing and Time Out!!
Warning: Abort rw rf register: too busy
Warning: still busy
Error: rw register failed
3[%s]dma_map_page() failed...
  RX_DMA_BUSY !!! 
  TX_DMA_BUSY !!! 
phy_tx_ring = 0x%08x, tx_ring = 0x%p
phy_rx_ring0 = 0x%08x, rx_ring[0] = 0x%p
3[%s]dma_map_single() failed...
[Raeth PDMA]TX CPU idx=0x%x, TX DMA idx=0x%x
[Raeth PDMA]RX CPU idx=0x%x, RX DMA idx=0x%x
%s: ===> VirtualIF_close
include/linux/netdevice.h
6netif_stop_queue() cannot be called before register_netdev()
cancel phy_read_schedule
Free TX/RX Ring Memory!
%s: ===> VirtualIF_open
0dwork NULL!
phy schedule %s carrier on
phy schedule try %s carrier on reg=%x
phy schedule %s carrier off
phy schedule try %s carrier off reg=%x
Factory
3skb not available...
ERROR: PseudoDev is still not initialize but receive packet from GMAC2
3[%s]dma_map_single() failed...
0%s: ei_change_mtu passed a non-existent private pointer from net_dev!
ESW: Link Status Changed - Port%d Link UP
eth1
eth0
ESW: Link Status Changed - Port%d Link Down
CDMA_CSG_CFG = %0X
GDMA1_FWD_CFG = %0X
GDMA2_FWD_CFG = %0X
MT7621 GE2 link rate to 100M
MT7621 GE2 link rate to 10M
MT7621 GE2 link rate to 1G
3net_interrupt(): irq %x for unknown device.
Global Register Page %d
===============
%02d: %04X 
Local Register Port %d Page %d
SPEC defined Register
[Port %d]===============
offset = 0x%4x value=0x%x
set CLK_CFG_0 = 0x%x!!!!!!!!!!!!!!!!!!1
 alloc_etherdev for PSEUDO_ADAPTER failed.
set vlan timeout value=0x%x.
set TPlink LAN/WAN Partition
MT7530 Reset Completed!!
MT7530 Reset Timeout!!
change HW-TRAP to 0x%x
turn on phy in gsw ,flag = %d
not turn on phy in gsw ,flag = %d
%2X:%2X:%2X:%2X:%2X:%2X
%s: Cannot reserve module
Raeth %s (
v3.1
Tasklet
0%s: ei_open passed a non-existent device!
rx skbuff buffer allocation failed!
dev->dev_addr is empty !
Ralink_ESW
Open PseudoDev failed.
lan_ipaddr
Ralink APSoC Ethernet Driver Initilization. %s  %d rx/tx descriptors allocated, mtu = %d!
4 drivers/net/raeth/raether.c: No ethernet port found.
procRegDir
mii_mgr_read
mii_mgr_write
rt2880_eth_send
fe_dma_init
ei_xmit_housekeeping
ei_start_xmit
set_fe_dma_glo_cfg
raether_dump_pdma_info
lan_wan_separate
M2Q_table
license=GPL
depends=
intree=Y
vermagic=3.10.108 SMP mod_unload MIPS32_R2 32BIT 
raeth
GCC: (Buildroot 2012.11.1) 4.6.3
GCC: (Buildroot 2012.11.1) 4.6.3
GCC: (Buildroot 2012.11.1) 4.6.3
GCC: (Buildroot 2012.11.1) 4.6.3
GCC: (Buildroot 2012.11.1) 4.6.3
GCC: (Buildroot 2012.11.1) 4.6.3
.symtab
.strtab
.shstrtab
.note.gnu.build-id
.rel.text
.rel.text.interrupt
.rel.init.text
.rel.text.datapath
.rel__ksymtab
.reginfo
.rel.rodata
.rodata.str1.4
__ksymtab_strings
.modinfo
.rel.data
.rel.gnu.linkonce.this_module
.bss
.rel.pdr
.comment
.gnu.attributes
.mdebug.abi32
ra_mac.c
seq_SkbFree_start
seq_SkbFree_next
seq_SkbFree_stop
seq_TsoTxdNum_next
seq_TsoTxdNum_stop
seq_TsoLen_next
seq_TsoLen_stop
RgmiiDelayOpen
RgmiiDelayRead
PhyAutoUpOpen
PhyAutoUpRead
switch_count_open
lro_stats_open
cp0_reg_open
rx_ring_open
tx_ring_open
gmac_open
seq_TsoLen_show
seq_TsoLen_start
seq_TsoTxdNum_show
seq_TsoTxdNum_start
seq_SkbFree_show
RgmiiDelayWrite
PhyAutoUpWrite
tso_len_open
seq_tso_len_ops
tso_txd_num_open
seq_tso_txd_num_ops
skb_free_open
seq_skb_free_ops
gmac_fops
procGmac
skb_free_fops
procSkbFree
tx_ring_fops
procTxRing
rx_ring_fops
procRxRing
cp0_reg_fops
procSysCP0
tso_txd_num_fops
procNumOfTxd
tso_len_fops
procTsoLen
lro_stats_fops
procLroStats
switch_count_fops
procEswCnt
phy_auto_up_fops
procPhyAutoUp
rgmii_delay_fops
procRgmiiDelay
__ksymtab_procRegDir
__kstrtab_procRegDir
$LC0
$LC1
$LC2
$LC3
$LC4
$LC5
$LC6
$LC7
$LC8
$LC9
$LC10
$LC11
$LC12
$LC13
$LC14
$LC15
$LC16
$LC17
$LC18
$LC19
$LC20
$LC21
$LC22
$LC23
$LC24
$LC25
$LC26
$LC27
$LC28
$LC29
$LC30
$LC31
$LC32
$LC33
$LC34
$LC35
$LC36
$LC37
$LC38
$LC39
$LC40
$LC41
$LC42
$LC43
$LC44
$LC45
$LC46
$LC47
$LC48
$LC49
$LC50
$LC51
$LC52
$LC53
$LC54
$LC55
$LC56
$LC57
$LC58
$LC59
$LC60
$LC61
$LC62
$LC63
$LC64
$LC65
$LC66
$LC67
$LC68
$LC69
$LC70
$LC71
$LC72
$LC73
$LC74
$LC75
$LC76
$LC77
$LC78
$LC79
$LC80
$LC81
$LC82
$LC83
$LC87
$LC88
$LC89
$LC90
$LC84
$LC85
$LC86
$LC91
$LC92
$LC93
$LC94
$LC95
$LC96
$LC97
$LC98
$LC99
$LC100
$LC101
$LC102
$LC103
$LC104
$LC105
$LC106
$LC107
$LC108
$LC109
$LC110
$LC111
$LC112
$LC113
$LC114
$LC115
$LC116
$LC117
$LC118
$LC120
$LC119
$LC121
$LC122
$LC123
$LC124
$LC125
$LC126
$LC127
$LC128
$LC129
$LC130
$LC131
$LC132
$LC133
$LC134
$LC135
$LC136
$LC137
$LC138
$LC139
$LC140
$LC142
$LC144
$LC145
$LC146
$LC147
$LC148
$LC149
$LC150
$LC151
$LC152
$LC153
$LC154
$LC141
$LC143
$LC155
mii_mgr.c
mii_rw_lock
__ksymtab_mii_mgr_read
__kstrtab_mii_mgr_read
__ksymtab_mii_mgr_write
__kstrtab_mii_mgr_write
ra_rfrw.c
raether_pdma.c
tx_cpu_owner_idx0
__func__.42458
__func__.42425
__ksymtab_rt2880_eth_send
__kstrtab_rt2880_eth_send
__ksymtab_fe_dma_init
__kstrtab_fe_dma_init
__ksymtab_ei_xmit_housekeeping
__kstrtab_ei_xmit_housekeeping
__ksymtab_ei_start_xmit
__kstrtab_ei_start_xmit
raether.c
rt_get_skb_header
is_dev_init
eth_ports.42952
ei_set_mac2_addr
ei_start_xmit_fake
rx_dma_owner_idx
_rs.42496
__func__.42498
ei_change_mtu
esw_link_status_changed.isra.7
esw_interrupt
ei_interrupt
pending_recv
ei_netdev_ops
VirtualIF_netdev_ops
__func__.42967
__UNIQUE_ID_license0
__ksymtab_set_fe_dma_glo_cfg
__kstrtab_set_fe_dma_glo_cfg
__ksymtab_raether_dump_pdma_info
__kstrtab_raether_dump_pdma_info
__ksymtab_lan_wan_separate
__kstrtab_lan_wan_separate
__ksymtab_M2Q_table
__kstrtab_M2Q_table
raeth.mod.c
__module_depends
__UNIQUE_ID_intree1
__UNIQUE_ID_vermagic0
ethtool_init
alloc_etherdev_mqs
free_irq
prandom_seed
try_module_get
__udelay
ra2882eth_cleanup_module
__mips_clear_bit
IsSwitchVlanTableBusy
eth_mac_addr
ra_sw_nat_hook_tx
debug_proc_init
consume_skb
__this_module
__netif_schedule
RegReadMain
seq_release
setup_internal_gsw
queue_work_on
ei_ioctl
fe_reset
setup_statistics
unregister_netdev
ei_open
lro_flush_needed
dma_cache_sync
lro_nodesc
tot_called2
lan_wan_separate
mii_mgr_cl45_set_address
cleanup_module
memcpy
NumOfTxdWrite
kfree
raether_dump_pdma_info
lro_stats_cnt
seq_lseek
eth_validate_addr
tso_cnt
proc_create_data
ra_get_stats
phy_auto_up_flag
rt2880_gmac_hard_reset
_raw_spin_lock_irqsave
__per_cpu_offset
VirtualIF_ioctl
_raw_spin_lock
__dev_get_by_name
ether_setup
rw_rf_reg
rt2880_eth_send
init_module
lan_ip
eth_type_trans
lro_flush_all
RAETH_Init_PSEUDO
_raw_spin_lock_irq
___ratelimit
M2Q_table
VirtualIF_get_stats
queue_delayed_work_on
LroStatsWrite
ei_start_xmit
LroStatsRead
ra2880_setup_dev_fptable
__alloc_skb
setup_external_gsw
kmem_cache_alloc
module_put
cal_frag_txd_num
lro_receive_skb
NumOfTxdUpdate
dump_reg
tasklet_kill
dev_kfree_skb_any
virtif_setup_statistics
TsoLenWrite
LroStatsUpdate
trgmii_set_7621
init_net
ei_receive
dump_phy_reg
request_threaded_irq
ra_mtd_read_nm
cpu_data
prandom_u32
lro_flushed
tasklet_init
trgmii_set_7530
mii_mgr_write
mii_mgr_read
warn_slowpath_null
RxRingRead
netif_receive_skb
register_netdev
__tasklet_schedule
fe_dma_init
dev_raether
free_netdev
VirtualIF_open
apll_xtal_enable
aggregated
ra2880MacAddressSet
str_to_ip
ra2880EnableInterrupt
memcmp
txd_cnt
sscanf
printk
__mips_test_and_clear_bit
_raw_spin_unlock_irqrestore
enable_auto_negotiate
ra2880Mac2AddressSet
proc_mkdir
nvram_get
memset
VirtualIFSendPackets
__mii_mgr_read
__copy_user
mii_mgr_read_cl45
mii_mgr_write_cl45
ei_tx_timeout
lro_len_cnt1
kill_sig_workq
__mips_set_bit
jiffies
tx_ring_full
seq_read
ra_sw_nat_hook_rx
CP0RegRead
LANWANPartition
lro_para
forward_config
ra2880stop
cancel_delayed_work_sync
VirtualIF_close
init_timer_key
ei_irq_clear
get_ring_usage
lro_flush_cnt
remove_proc_entry
cancel_work_sync
mips_dma_map_ops
netif_carrier_off
seq_printf
delayed_work_timer_fn
simple_strtoul
dev_get_by_name
debug_proc_exit
force_flush
netif_carrier_on
tot_called1
__tasklet_hi_schedule
__mips_test_and_set_bit
disablePhy
single_release
__mii_mgr_write
seq_open
EswCntRead
procRegDir
rather_probe
fe_sw_init
ei_reset_task
single_open
strchr
mem_map
set_fe_dma_glo_cfg
lro_aggregated
getnext
ei_close
phy_read_schedule
TsoLenUpdate
ei_xmit_housekeeping
mt7530_phy_setting
kmalloc_caches
ra2882eth_init
gsw_delay_setting
system_wq
TxRingRead
register_netdevice
