
AccioRange_L4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019994  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002164  08019b44  08019b44  00029b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bca8  0801bca8  00030740  2**0
                  CONTENTS
  4 .ARM          00000008  0801bca8  0801bca8  0002bca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bcb0  0801bcb0  00030740  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bcb0  0801bcb0  0002bcb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801bcb4  0801bcb4  0002bcb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000740  20000000  0801bcb8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002698  20000740  0801c3f8  00030740  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002dd8  0801c3f8  00032dd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030740  2**0
                  CONTENTS, READONLY
 12 .debug_info   000460c5  00000000  00000000  00030770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008b6e  00000000  00000000  00076835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000038e8  00000000  00000000  0007f3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003538  00000000  00000000  00082c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003af4b  00000000  00000000  000861c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00046bfc  00000000  00000000  000c1113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013fdc8  00000000  00000000  00107d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00247ad7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f9bc  00000000  00000000  00247b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000740 	.word	0x20000740
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08019b2c 	.word	0x08019b2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000744 	.word	0x20000744
 80001ec:	08019b2c 	.word	0x08019b2c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08a      	sub	sp, #40	; 0x28
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800059a:	f107 031c 	add.w	r3, r7, #28
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]
 80005b2:	611a      	str	r2, [r3, #16]
 80005b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005b6:	4b2f      	ldr	r3, [pc, #188]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005b8:	4a2f      	ldr	r2, [pc, #188]	; (8000678 <MX_ADC1_Init+0xe4>)
 80005ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005bc:	4b2d      	ldr	r3, [pc, #180]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80005c2:	4b2c      	ldr	r3, [pc, #176]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005c4:	2208      	movs	r2, #8
 80005c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c8:	4b2a      	ldr	r3, [pc, #168]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005ce:	4b29      	ldr	r3, [pc, #164]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d4:	4b27      	ldr	r3, [pc, #156]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005d6:	2204      	movs	r2, #4
 80005d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005da:	4b26      	ldr	r3, [pc, #152]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005dc:	2200      	movs	r2, #0
 80005de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e0:	4b24      	ldr	r3, [pc, #144]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005e6:	4b23      	ldr	r3, [pc, #140]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ec:	4b21      	ldr	r3, [pc, #132]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005f4:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005fa:	4b1e      	ldr	r3, [pc, #120]	; (8000674 <MX_ADC1_Init+0xe0>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000600:	4b1c      	ldr	r3, [pc, #112]	; (8000674 <MX_ADC1_Init+0xe0>)
 8000602:	2200      	movs	r2, #0
 8000604:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000608:	4b1a      	ldr	r3, [pc, #104]	; (8000674 <MX_ADC1_Init+0xe0>)
 800060a:	2200      	movs	r2, #0
 800060c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800060e:	4b19      	ldr	r3, [pc, #100]	; (8000674 <MX_ADC1_Init+0xe0>)
 8000610:	2200      	movs	r2, #0
 8000612:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000616:	4817      	ldr	r0, [pc, #92]	; (8000674 <MX_ADC1_Init+0xe0>)
 8000618:	f00a fec2 	bl	800b3a0 <HAL_ADC_Init>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000622:	f001 fb7b 	bl	8001d1c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	4619      	mov	r1, r3
 8000630:	4810      	ldr	r0, [pc, #64]	; (8000674 <MX_ADC1_Init+0xe0>)
 8000632:	f00b fc41 	bl	800beb8 <HAL_ADCEx_MultiModeConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800063c:	f001 fb6e 	bl	8001d1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000640:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_ADC1_Init+0xe8>)
 8000642:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000644:	2306      	movs	r3, #6
 8000646:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800064c:	237f      	movs	r3, #127	; 0x7f
 800064e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000650:	2304      	movs	r3, #4
 8000652:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	4619      	mov	r1, r3
 800065c:	4805      	ldr	r0, [pc, #20]	; (8000674 <MX_ADC1_Init+0xe0>)
 800065e:	f00a fff9 	bl	800b654 <HAL_ADC_ConfigChannel>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000668:	f001 fb58 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800066c:	bf00      	nop
 800066e:	3728      	adds	r7, #40	; 0x28
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	2000075c 	.word	0x2000075c
 8000678:	50040000 	.word	0x50040000
 800067c:	36902000 	.word	0x36902000

08000680 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000686:	463b      	mov	r3, r7
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
 8000692:	611a      	str	r2, [r3, #16]
 8000694:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000696:	4b29      	ldr	r3, [pc, #164]	; (800073c <MX_ADC2_Init+0xbc>)
 8000698:	4a29      	ldr	r2, [pc, #164]	; (8000740 <MX_ADC2_Init+0xc0>)
 800069a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800069c:	4b27      	ldr	r3, [pc, #156]	; (800073c <MX_ADC2_Init+0xbc>)
 800069e:	2200      	movs	r2, #0
 80006a0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006a2:	4b26      	ldr	r3, [pc, #152]	; (800073c <MX_ADC2_Init+0xbc>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006a8:	4b24      	ldr	r3, [pc, #144]	; (800073c <MX_ADC2_Init+0xbc>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006ae:	4b23      	ldr	r3, [pc, #140]	; (800073c <MX_ADC2_Init+0xbc>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006b4:	4b21      	ldr	r3, [pc, #132]	; (800073c <MX_ADC2_Init+0xbc>)
 80006b6:	2204      	movs	r2, #4
 80006b8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006ba:	4b20      	ldr	r3, [pc, #128]	; (800073c <MX_ADC2_Init+0xbc>)
 80006bc:	2200      	movs	r2, #0
 80006be:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006c0:	4b1e      	ldr	r3, [pc, #120]	; (800073c <MX_ADC2_Init+0xbc>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80006c6:	4b1d      	ldr	r3, [pc, #116]	; (800073c <MX_ADC2_Init+0xbc>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006cc:	4b1b      	ldr	r3, [pc, #108]	; (800073c <MX_ADC2_Init+0xbc>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006d4:	4b19      	ldr	r3, [pc, #100]	; (800073c <MX_ADC2_Init+0xbc>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006da:	4b18      	ldr	r3, [pc, #96]	; (800073c <MX_ADC2_Init+0xbc>)
 80006dc:	2200      	movs	r2, #0
 80006de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80006e0:	4b16      	ldr	r3, [pc, #88]	; (800073c <MX_ADC2_Init+0xbc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006e8:	4b14      	ldr	r3, [pc, #80]	; (800073c <MX_ADC2_Init+0xbc>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80006ee:	4b13      	ldr	r3, [pc, #76]	; (800073c <MX_ADC2_Init+0xbc>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80006f6:	4811      	ldr	r0, [pc, #68]	; (800073c <MX_ADC2_Init+0xbc>)
 80006f8:	f00a fe52 	bl	800b3a0 <HAL_ADC_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000702:	f001 fb0b 	bl	8001d1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_ADC2_Init+0xc4>)
 8000708:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800070a:	2306      	movs	r3, #6
 800070c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800070e:	2300      	movs	r3, #0
 8000710:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000712:	237f      	movs	r3, #127	; 0x7f
 8000714:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000716:	2304      	movs	r3, #4
 8000718:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800071e:	463b      	mov	r3, r7
 8000720:	4619      	mov	r1, r3
 8000722:	4806      	ldr	r0, [pc, #24]	; (800073c <MX_ADC2_Init+0xbc>)
 8000724:	f00a ff96 	bl	800b654 <HAL_ADC_ConfigChannel>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800072e:	f001 faf5 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	3718      	adds	r7, #24
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200007c4 	.word	0x200007c4
 8000740:	50040100 	.word	0x50040100
 8000744:	25b00200 	.word	0x25b00200

08000748 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800074e:	463b      	mov	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
 800075c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800075e:	4b29      	ldr	r3, [pc, #164]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000760:	4a29      	ldr	r2, [pc, #164]	; (8000808 <MX_ADC3_Init+0xc0>)
 8000762:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000764:	4b27      	ldr	r3, [pc, #156]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000766:	2200      	movs	r2, #0
 8000768:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800076a:	4b26      	ldr	r3, [pc, #152]	; (8000804 <MX_ADC3_Init+0xbc>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000770:	4b24      	ldr	r3, [pc, #144]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000776:	4b23      	ldr	r3, [pc, #140]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800077c:	4b21      	ldr	r3, [pc, #132]	; (8000804 <MX_ADC3_Init+0xbc>)
 800077e:	2204      	movs	r2, #4
 8000780:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000782:	4b20      	ldr	r3, [pc, #128]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000784:	2200      	movs	r2, #0
 8000786:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000788:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <MX_ADC3_Init+0xbc>)
 800078a:	2200      	movs	r2, #0
 800078c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800078e:	4b1d      	ldr	r3, [pc, #116]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000790:	2201      	movs	r2, #1
 8000792:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000794:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <MX_ADC3_Init+0xbc>)
 8000796:	2200      	movs	r2, #0
 8000798:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <MX_ADC3_Init+0xbc>)
 800079e:	2200      	movs	r2, #0
 80007a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007a2:	4b18      	ldr	r3, [pc, #96]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80007b6:	4b13      	ldr	r3, [pc, #76]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80007be:	4811      	ldr	r0, [pc, #68]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007c0:	f00a fdee 	bl	800b3a0 <HAL_ADC_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 80007ca:	f001 faa7 	bl	8001d1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_ADC3_Init+0xc4>)
 80007d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007d2:	2306      	movs	r3, #6
 80007d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007da:	237f      	movs	r3, #127	; 0x7f
 80007dc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007de:	2304      	movs	r3, #4
 80007e0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007e6:	463b      	mov	r3, r7
 80007e8:	4619      	mov	r1, r3
 80007ea:	4806      	ldr	r0, [pc, #24]	; (8000804 <MX_ADC3_Init+0xbc>)
 80007ec:	f00a ff32 	bl	800b654 <HAL_ADC_ConfigChannel>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80007f6:	f001 fa91 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	2000082c 	.word	0x2000082c
 8000808:	50040200 	.word	0x50040200
 800080c:	36902000 	.word	0x36902000

08000810 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08e      	sub	sp, #56	; 0x38
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a59      	ldr	r2, [pc, #356]	; (8000994 <HAL_ADC_MspInit+0x184>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d12d      	bne.n	800088e <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8000832:	4b59      	ldr	r3, [pc, #356]	; (8000998 <HAL_ADC_MspInit+0x188>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	4a57      	ldr	r2, [pc, #348]	; (8000998 <HAL_ADC_MspInit+0x188>)
 800083a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800083c:	4b56      	ldr	r3, [pc, #344]	; (8000998 <HAL_ADC_MspInit+0x188>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d10b      	bne.n	800085c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000844:	4b55      	ldr	r3, [pc, #340]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000848:	4a54      	ldr	r2, [pc, #336]	; (800099c <HAL_ADC_MspInit+0x18c>)
 800084a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800084e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000850:	4b52      	ldr	r3, [pc, #328]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000854:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000858:	623b      	str	r3, [r7, #32]
 800085a:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800085c:	4b4f      	ldr	r3, [pc, #316]	; (800099c <HAL_ADC_MspInit+0x18c>)
 800085e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000860:	4a4e      	ldr	r2, [pc, #312]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000868:	4b4c      	ldr	r3, [pc, #304]	; (800099c <HAL_ADC_MspInit+0x18c>)
 800086a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	61fb      	str	r3, [r7, #28]
 8000872:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 8000874:	2318      	movs	r3, #24
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000878:	230b      	movs	r3, #11
 800087a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000884:	4619      	mov	r1, r3
 8000886:	4846      	ldr	r0, [pc, #280]	; (80009a0 <HAL_ADC_MspInit+0x190>)
 8000888:	f00b fe9c 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800088c:	e07e      	b.n	800098c <HAL_ADC_MspInit+0x17c>
  else if(adcHandle->Instance==ADC2)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a44      	ldr	r2, [pc, #272]	; (80009a4 <HAL_ADC_MspInit+0x194>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d146      	bne.n	8000926 <HAL_ADC_MspInit+0x116>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000898:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <HAL_ADC_MspInit+0x188>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	4a3e      	ldr	r2, [pc, #248]	; (8000998 <HAL_ADC_MspInit+0x188>)
 80008a0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80008a2:	4b3d      	ldr	r3, [pc, #244]	; (8000998 <HAL_ADC_MspInit+0x188>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d10b      	bne.n	80008c2 <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80008aa:	4b3c      	ldr	r3, [pc, #240]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	4a3b      	ldr	r2, [pc, #236]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b6:	4b39      	ldr	r3, [pc, #228]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008be:	61bb      	str	r3, [r7, #24]
 80008c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c2:	4b36      	ldr	r3, [pc, #216]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c6:	4a35      	ldr	r2, [pc, #212]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008c8:	f043 0304 	orr.w	r3, r3, #4
 80008cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ce:	4b33      	ldr	r3, [pc, #204]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	f003 0304 	and.w	r3, r3, #4
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008da:	4b30      	ldr	r3, [pc, #192]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	4a2f      	ldr	r2, [pc, #188]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e6:	4b2d      	ldr	r3, [pc, #180]	; (800099c <HAL_ADC_MspInit+0x18c>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 80008f2:	2303      	movs	r3, #3
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80008f6:	230b      	movs	r3, #11
 80008f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000902:	4619      	mov	r1, r3
 8000904:	4826      	ldr	r0, [pc, #152]	; (80009a0 <HAL_ADC_MspInit+0x190>)
 8000906:	f00b fe5d 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 800090a:	2312      	movs	r3, #18
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800090e:	230b      	movs	r3, #11
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800091a:	4619      	mov	r1, r3
 800091c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000920:	f00b fe50 	bl	800c5c4 <HAL_GPIO_Init>
}
 8000924:	e032      	b.n	800098c <HAL_ADC_MspInit+0x17c>
  else if(adcHandle->Instance==ADC3)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a1f      	ldr	r2, [pc, #124]	; (80009a8 <HAL_ADC_MspInit+0x198>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d12d      	bne.n	800098c <HAL_ADC_MspInit+0x17c>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <HAL_ADC_MspInit+0x188>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3301      	adds	r3, #1
 8000936:	4a18      	ldr	r2, [pc, #96]	; (8000998 <HAL_ADC_MspInit+0x188>)
 8000938:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800093a:	4b17      	ldr	r3, [pc, #92]	; (8000998 <HAL_ADC_MspInit+0x188>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d10b      	bne.n	800095a <HAL_ADC_MspInit+0x14a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000942:	4b16      	ldr	r3, [pc, #88]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000946:	4a15      	ldr	r2, [pc, #84]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000948:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800094c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000952:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <HAL_ADC_MspInit+0x18c>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095e:	4a0f      	ldr	r2, [pc, #60]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000960:	f043 0320 	orr.w	r3, r3, #32
 8000964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <HAL_ADC_MspInit+0x18c>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	f003 0320 	and.w	r3, r3, #32
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000978:	230b      	movs	r3, #11
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000984:	4619      	mov	r1, r3
 8000986:	4809      	ldr	r0, [pc, #36]	; (80009ac <HAL_ADC_MspInit+0x19c>)
 8000988:	f00b fe1c 	bl	800c5c4 <HAL_GPIO_Init>
}
 800098c:	bf00      	nop
 800098e:	3738      	adds	r7, #56	; 0x38
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	50040000 	.word	0x50040000
 8000998:	20000894 	.word	0x20000894
 800099c:	40021000 	.word	0x40021000
 80009a0:	48000800 	.word	0x48000800
 80009a4:	50040100 	.word	0x50040100
 80009a8:	50040200 	.word	0x50040200
 80009ac:	48001400 	.word	0x48001400

080009b0 <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <MX_DCMI_Init+0x64>)
 80009b8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80009cc:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80009d2:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80009d8:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009da:	2200      	movs	r2, #0
 80009dc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80009ea:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <MX_DCMI_Init+0x60>)
 80009fe:	f00b fc4f 	bl	800c2a0 <HAL_DCMI_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000a08:	f001 f988 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000898 	.word	0x20000898
 8000a14:	50050000 	.word	0x50050000

08000a18 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08c      	sub	sp, #48	; 0x30
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a33      	ldr	r2, [pc, #204]	; (8000b04 <HAL_DCMI_MspInit+0xec>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d160      	bne.n	8000afc <HAL_DCMI_MspInit+0xe4>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000a3a:	4b33      	ldr	r3, [pc, #204]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3e:	4a32      	ldr	r2, [pc, #200]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a46:	4b30      	ldr	r3, [pc, #192]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a4e:	61bb      	str	r3, [r7, #24]
 8000a50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a52:	4b2d      	ldr	r3, [pc, #180]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	4a2c      	ldr	r2, [pc, #176]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a5e:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a6a:	4b27      	ldr	r3, [pc, #156]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	4a26      	ldr	r2, [pc, #152]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a76:	4b24      	ldr	r3, [pc, #144]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a82:	4b21      	ldr	r3, [pc, #132]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	4a20      	ldr	r2, [pc, #128]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a88:	f043 0310 	orr.w	r3, r3, #16
 8000a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	; (8000b08 <HAL_DCMI_MspInit+0xf0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	f003 0310 	and.w	r3, r3, #16
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 8000a9a:	f645 7320 	movw	r3, #24352	; 0x5f20
 8000a9e:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000aac:	230a      	movs	r3, #10
 8000aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ab0:	f107 031c 	add.w	r3, r7, #28
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4815      	ldr	r0, [pc, #84]	; (8000b0c <HAL_DCMI_MspInit+0xf4>)
 8000ab8:	f00b fd84 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000abc:	23b0      	movs	r3, #176	; 0xb0
 8000abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000acc:	230a      	movs	r3, #10
 8000ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480e      	ldr	r0, [pc, #56]	; (8000b10 <HAL_DCMI_MspInit+0xf8>)
 8000ad8:	f00b fd74 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 8000adc:	2320      	movs	r3, #32
 8000ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000aec:	230a      	movs	r3, #10
 8000aee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 8000af0:	f107 031c 	add.w	r3, r7, #28
 8000af4:	4619      	mov	r1, r3
 8000af6:	4807      	ldr	r0, [pc, #28]	; (8000b14 <HAL_DCMI_MspInit+0xfc>)
 8000af8:	f00b fd64 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8000afc:	bf00      	nop
 8000afe:	3730      	adds	r7, #48	; 0x30
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	50050000 	.word	0x50050000
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48001c00 	.word	0x48001c00
 8000b10:	48002000 	.word	0x48002000
 8000b14:	48001000 	.word	0x48001000

08000b18 <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000b1c:	4b30      	ldr	r3, [pc, #192]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b1e:	4a31      	ldr	r2, [pc, #196]	; (8000be4 <MX_DFSDM1_Init+0xcc>)
 8000b20:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000b22:	4b2f      	ldr	r3, [pc, #188]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b28:	4b2d      	ldr	r3, [pc, #180]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000b2e:	4b2c      	ldr	r3, [pc, #176]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b30:	2202      	movs	r2, #2
 8000b32:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b34:	4b2a      	ldr	r3, [pc, #168]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000b40:	4b27      	ldr	r3, [pc, #156]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000b46:	4b26      	ldr	r3, [pc, #152]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000b4c:	4b24      	ldr	r3, [pc, #144]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b4e:	2204      	movs	r2, #4
 8000b50:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000b52:	4b23      	ldr	r3, [pc, #140]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000b58:	4b21      	ldr	r3, [pc, #132]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000b5e:	4b20      	ldr	r3, [pc, #128]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000b64:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000b6a:	481d      	ldr	r0, [pc, #116]	; (8000be0 <MX_DFSDM1_Init+0xc8>)
 8000b6c:	f00b fc1e 	bl	800c3ac <HAL_DFSDM_ChannelInit>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8000b76:	f001 f8d1 	bl	8001d1c <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b7c:	4a1b      	ldr	r2, [pc, #108]	; (8000bec <MX_DFSDM1_Init+0xd4>)
 8000b7e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000b80:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8000b8c:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b8e:	2202      	movs	r2, #2
 8000b90:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b98:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b9e:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ba4:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000bac:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bae:	2204      	movs	r2, #4
 8000bb0:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000bb2:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000bbe:	4b0a      	ldr	r3, [pc, #40]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000bca:	4807      	ldr	r0, [pc, #28]	; (8000be8 <MX_DFSDM1_Init+0xd0>)
 8000bcc:	f00b fbee 	bl	800c3ac <HAL_DFSDM_ChannelInit>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8000bd6:	f001 f8a1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200008fc 	.word	0x200008fc
 8000be4:	40016020 	.word	0x40016020
 8000be8:	20000934 	.word	0x20000934
 8000bec:	40016040 	.word	0x40016040

08000bf0 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b0ae      	sub	sp, #184	; 0xb8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c08:	f107 0318 	add.w	r3, r7, #24
 8000c0c:	228c      	movs	r2, #140	; 0x8c
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f017 ff77 	bl	8018b04 <memset>
  if(DFSDM1_Init == 0)
 8000c16:	4b36      	ldr	r3, [pc, #216]	; (8000cf0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d163      	bne.n	8000ce6 <HAL_DFSDM_ChannelMspInit+0xf6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000c1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000c24:	2300      	movs	r3, #0
 8000c26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00f faee 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000c3a:	f001 f86f 	bl	8001d1c <Error_Handler>
    }

    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000c3e:	4b2d      	ldr	r3, [pc, #180]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c42:	4a2c      	ldr	r2, [pc, #176]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c48:	6613      	str	r3, [r2, #96]	; 0x60
 8000c4a:	4b2a      	ldr	r3, [pc, #168]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c56:	4b27      	ldr	r3, [pc, #156]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5a:	4a26      	ldr	r2, [pc, #152]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c5c:	f043 0304 	orr.w	r3, r3, #4
 8000c60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c62:	4b24      	ldr	r3, [pc, #144]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c66:	f003 0304 	and.w	r3, r3, #4
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6e:	4b21      	ldr	r3, [pc, #132]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c72:	4a20      	ldr	r2, [pc, #128]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c7a:	4b1e      	ldr	r3, [pc, #120]	; (8000cf4 <HAL_DFSDM_ChannelMspInit+0x104>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7e:	f003 0302 	and.w	r3, r3, #2
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 8000c86:	2384      	movs	r3, #132	; 0x84
 8000c88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000c9e:	2306      	movs	r3, #6
 8000ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4813      	ldr	r0, [pc, #76]	; (8000cf8 <HAL_DFSDM_ChannelMspInit+0x108>)
 8000cac:	f00b fc8a 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000cb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000cca:	2306      	movs	r3, #6
 8000ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000cd0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4809      	ldr	r0, [pc, #36]	; (8000cfc <HAL_DFSDM_ChannelMspInit+0x10c>)
 8000cd8:	f00b fc74 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	4a03      	ldr	r2, [pc, #12]	; (8000cf0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8000ce4:	6013      	str	r3, [r2, #0]
  }
}
 8000ce6:	bf00      	nop
 8000ce8:	37b8      	adds	r7, #184	; 0xb8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000096c 	.word	0x2000096c
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	48000800 	.word	0x48000800
 8000cfc:	48000400 	.word	0x48000400

08000d00 <MX_FMC_Init>:
SRAM_HandleTypeDef hsram1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000d06:	463b      	mov	r3, r7
 8000d08:	2220      	movs	r2, #32
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f017 fef9 	bl	8018b04 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000d12:	4b4f      	ldr	r3, [pc, #316]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d14:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000d18:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000d1a:	4b4d      	ldr	r3, [pc, #308]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d1c:	4a4d      	ldr	r2, [pc, #308]	; (8000e54 <MX_FMC_Init+0x154>)
 8000d1e:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 8000d20:	4b4b      	ldr	r3, [pc, #300]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d22:	2202      	movs	r2, #2
 8000d24:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000d26:	4b4a      	ldr	r3, [pc, #296]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000d2c:	4b48      	ldr	r3, [pc, #288]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000d32:	4b47      	ldr	r3, [pc, #284]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d34:	2210      	movs	r2, #16
 8000d36:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000d38:	4b45      	ldr	r3, [pc, #276]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000d3e:	4b44      	ldr	r3, [pc, #272]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000d44:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000d4a:	4b41      	ldr	r3, [pc, #260]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000d50:	4b3f      	ldr	r3, [pc, #252]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000d56:	4b3e      	ldr	r3, [pc, #248]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000d5c:	4b3c      	ldr	r3, [pc, #240]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000d62:	4b3b      	ldr	r3, [pc, #236]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000d68:	4b39      	ldr	r3, [pc, #228]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000d6e:	4b38      	ldr	r3, [pc, #224]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000d74:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000d7a:	230f      	movs	r3, #15
 8000d7c:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000d7e:	230f      	movs	r3, #15
 8000d80:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000d82:	23ff      	movs	r3, #255	; 0xff
 8000d84:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8000d86:	230f      	movs	r3, #15
 8000d88:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000d8a:	2310      	movs	r3, #16
 8000d8c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000d8e:	2311      	movs	r3, #17
 8000d90:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000d96:	463b      	mov	r3, r7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	482c      	ldr	r0, [pc, #176]	; (8000e50 <MX_FMC_Init+0x150>)
 8000d9e:	f011 fe0c 	bl	80129ba <HAL_SRAM_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 8000da8:	f000 ffb8 	bl	8001d1c <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 8000dac:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dae:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000db2:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000db4:	4b28      	ldr	r3, [pc, #160]	; (8000e58 <MX_FMC_Init+0x158>)
 8000db6:	4a27      	ldr	r2, [pc, #156]	; (8000e54 <MX_FMC_Init+0x154>)
 8000db8:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 8000dba:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000dc0:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000dc6:	4b24      	ldr	r3, [pc, #144]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000dcc:	4b22      	ldr	r3, [pc, #136]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dce:	2210      	movs	r2, #16
 8000dd0:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000dd2:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000dde:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <MX_FMC_Init+0x158>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000de4:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <MX_FMC_Init+0x158>)
 8000de6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000dec:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000df2:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <MX_FMC_Init+0x158>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000df8:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <MX_FMC_Init+0x158>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000dfe:	4b16      	ldr	r3, [pc, #88]	; (8000e58 <MX_FMC_Init+0x158>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000e04:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <MX_FMC_Init+0x158>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <MX_FMC_Init+0x158>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <MX_FMC_Init+0x158>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000e16:	230f      	movs	r3, #15
 8000e18:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000e1a:	230f      	movs	r3, #15
 8000e1c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000e1e:	23ff      	movs	r3, #255	; 0xff
 8000e20:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8000e22:	230f      	movs	r3, #15
 8000e24:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000e26:	2310      	movs	r3, #16
 8000e28:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000e2a:	2311      	movs	r3, #17
 8000e2c:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 8000e32:	463b      	mov	r3, r7
 8000e34:	2200      	movs	r2, #0
 8000e36:	4619      	mov	r1, r3
 8000e38:	4807      	ldr	r0, [pc, #28]	; (8000e58 <MX_FMC_Init+0x158>)
 8000e3a:	f011 fdbe 	bl	80129ba <HAL_SRAM_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 8000e44:	f000 ff6a 	bl	8001d1c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000e48:	bf00      	nop
 8000e4a:	3720      	adds	r7, #32
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000970 	.word	0x20000970
 8000e54:	a0000104 	.word	0xa0000104
 8000e58:	200009c0 	.word	0x200009c0

08000e5c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000e70:	4b2b      	ldr	r3, [pc, #172]	; (8000f20 <HAL_FMC_MspInit+0xc4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d14f      	bne.n	8000f18 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8000e78:	4b29      	ldr	r3, [pc, #164]	; (8000f20 <HAL_FMC_MspInit+0xc4>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000e7e:	4b29      	ldr	r3, [pc, #164]	; (8000f24 <HAL_FMC_MspInit+0xc8>)
 8000e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e82:	4a28      	ldr	r2, [pc, #160]	; (8000f24 <HAL_FMC_MspInit+0xc8>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6513      	str	r3, [r2, #80]	; 0x50
 8000e8a:	4b26      	ldr	r3, [pc, #152]	; (8000f24 <HAL_FMC_MspInit+0xc8>)
 8000e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8000e96:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000e9a:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ea8:	230c      	movs	r3, #12
 8000eaa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	4619      	mov	r1, r3
 8000eb0:	481d      	ldr	r0, [pc, #116]	; (8000f28 <HAL_FMC_MspInit+0xcc>)
 8000eb2:	f00b fb87 	bl	800c5c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8000eb6:	f240 233f 	movw	r3, #575	; 0x23f
 8000eba:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ec8:	230c      	movs	r3, #12
 8000eca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4816      	ldr	r0, [pc, #88]	; (8000f2c <HAL_FMC_MspInit+0xd0>)
 8000ed2:	f00b fb77 	bl	800c5c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 8000ed6:	f64f 73b3 	movw	r3, #65459	; 0xffb3
 8000eda:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ee8:	230c      	movs	r3, #12
 8000eea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480f      	ldr	r0, [pc, #60]	; (8000f30 <HAL_FMC_MspInit+0xd4>)
 8000ef2:	f00b fb67 	bl	800c5c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8000ef6:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8000efa:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f04:	2303      	movs	r3, #3
 8000f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f08:	230c      	movs	r3, #12
 8000f0a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4808      	ldr	r0, [pc, #32]	; (8000f34 <HAL_FMC_MspInit+0xd8>)
 8000f12:	f00b fb57 	bl	800c5c4 <HAL_GPIO_Init>
 8000f16:	e000      	b.n	8000f1a <HAL_FMC_MspInit+0xbe>
    return;
 8000f18:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000a10 	.word	0x20000a10
 8000f24:	40021000 	.word	0x40021000
 8000f28:	48001000 	.word	0x48001000
 8000f2c:	48001800 	.word	0x48001800
 8000f30:	48000c00 	.word	0x48000c00
 8000f34:	48001400 	.word	0x48001400

08000f38 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000f40:	f7ff ff8c 	bl	8000e5c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <MX_GPIO_Init>:
     PH13   ------> TIM8_CH1N
     PB9   ------> S_TIM4_CH4
     PA8   ------> LPTIM2_OUT
*/
void MX_GPIO_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08e      	sub	sp, #56	; 0x38
 8000f50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f62:	4bb4      	ldr	r3, [pc, #720]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f66:	4ab3      	ldr	r2, [pc, #716]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6e:	4bb1      	ldr	r3, [pc, #708]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f76:	623b      	str	r3, [r7, #32]
 8000f78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7a:	4bae      	ldr	r3, [pc, #696]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7e:	4aad      	ldr	r2, [pc, #692]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f86:	4bab      	ldr	r3, [pc, #684]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8e:	61fb      	str	r3, [r7, #28]
 8000f90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f92:	4ba8      	ldr	r3, [pc, #672]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f96:	4aa7      	ldr	r2, [pc, #668]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000f98:	f043 0310 	orr.w	r3, r3, #16
 8000f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f9e:	4ba5      	ldr	r3, [pc, #660]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	f003 0310 	and.w	r3, r3, #16
 8000fa6:	61bb      	str	r3, [r7, #24]
 8000fa8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	4ba2      	ldr	r3, [pc, #648]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	4aa1      	ldr	r2, [pc, #644]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fb6:	4b9f      	ldr	r3, [pc, #636]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	617b      	str	r3, [r7, #20]
 8000fc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	4b9c      	ldr	r3, [pc, #624]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc6:	4a9b      	ldr	r2, [pc, #620]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fce:	4b99      	ldr	r3, [pc, #612]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fda:	4b96      	ldr	r3, [pc, #600]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	4a95      	ldr	r2, [pc, #596]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fe4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe6:	4b93      	ldr	r3, [pc, #588]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000ff2:	f00e f9b5 	bl	800f360 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff6:	4b8f      	ldr	r3, [pc, #572]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	4a8e      	ldr	r2, [pc, #568]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8000ffc:	f043 0308 	orr.w	r3, r3, #8
 8001000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001002:	4b8c      	ldr	r3, [pc, #560]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100e:	4b89      	ldr	r3, [pc, #548]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a88      	ldr	r2, [pc, #544]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b86      	ldr	r3, [pc, #536]	; (8001234 <MX_GPIO_Init+0x2e8>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0304 	and.w	r3, r3, #4
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001026:	4b83      	ldr	r3, [pc, #524]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	4a82      	ldr	r2, [pc, #520]	; (8001234 <MX_GPIO_Init+0x2e8>)
 800102c:	f043 0320 	orr.w	r3, r3, #32
 8001030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001032:	4b80      	ldr	r3, [pc, #512]	; (8001234 <MX_GPIO_Init+0x2e8>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	f003 0320 	and.w	r3, r3, #32
 800103a:	603b      	str	r3, [r7, #0]
 800103c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LCD_BL_Pin|ARD_D4_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	f640 0101 	movw	r1, #2049	; 0x801
 8001044:	487c      	ldr	r0, [pc, #496]	; (8001238 <MX_GPIO_Init+0x2ec>)
 8001046:	f00b fd41 	bl	800cacc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2143      	movs	r1, #67	; 0x43
 800104e:	487b      	ldr	r0, [pc, #492]	; (800123c <MX_GPIO_Init+0x2f0>)
 8001050:	f00b fd3c 	bl	800cacc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	2140      	movs	r1, #64	; 0x40
 8001058:	4879      	ldr	r0, [pc, #484]	; (8001240 <MX_GPIO_Init+0x2f4>)
 800105a:	f00b fd37 	bl	800cacc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARD_D2_Pin|ARD_D7_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 5101 	mov.w	r1, #8256	; 0x2040
 8001064:	4877      	ldr	r0, [pc, #476]	; (8001244 <MX_GPIO_Init+0x2f8>)
 8001066:	f00b fd31 	bl	800cacc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001070:	4875      	ldr	r0, [pc, #468]	; (8001248 <MX_GPIO_Init+0x2fc>)
 8001072:	f00b fd2b 	bl	800cacc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin;
 8001076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800107a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800107c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001082:	2302      	movs	r3, #2
 8001084:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_DOWN_GPIO_Port, &GPIO_InitStruct);
 8001086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800108a:	4619      	mov	r1, r3
 800108c:	486a      	ldr	r0, [pc, #424]	; (8001238 <MX_GPIO_Init+0x2ec>)
 800108e:	f00b fa99 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8001092:	2304      	movs	r3, #4
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001096:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800109a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a4:	4619      	mov	r1, r3
 80010a6:	4865      	ldr	r0, [pc, #404]	; (800123c <MX_GPIO_Init+0x2f0>)
 80010a8:	f00b fa8c 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|ARD_D4_Pin;
 80010ac:	f640 0301 	movw	r3, #2049	; 0x801
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80010be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010c2:	4619      	mov	r1, r3
 80010c4:	485c      	ldr	r0, [pc, #368]	; (8001238 <MX_GPIO_Init+0x2ec>)
 80010c6:	f00b fa7d 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin;
 80010ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010d0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010d6:	2302      	movs	r3, #2
 80010d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_LEFT_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010de:	4619      	mov	r1, r3
 80010e0:	4855      	ldr	r0, [pc, #340]	; (8001238 <MX_GPIO_Init+0x2ec>)
 80010e2:	f00b fa6f 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80010e6:	2340      	movs	r3, #64	; 0x40
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80010f6:	2303      	movs	r3, #3
 80010f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80010fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fe:	4619      	mov	r1, r3
 8001100:	484d      	ldr	r0, [pc, #308]	; (8001238 <MX_GPIO_Init+0x2ec>)
 8001102:	f00b fa5f 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 8001106:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001118:	2303      	movs	r3, #3
 800111a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800111c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001120:	4619      	mov	r1, r3
 8001122:	4846      	ldr	r0, [pc, #280]	; (800123c <MX_GPIO_Init+0x2f0>)
 8001124:	f00b fa4e 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_UP_Pin;
 8001128:	f44f 7380 	mov.w	r3, #256	; 0x100
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001132:	2302      	movs	r3, #2
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_UP_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113a:	4619      	mov	r1, r3
 800113c:	483e      	ldr	r0, [pc, #248]	; (8001238 <MX_GPIO_Init+0x2ec>)
 800113e:	f00b fa41 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8001142:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001148:	2302      	movs	r3, #2
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001154:	2302      	movs	r3, #2
 8001156:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8001158:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115c:	4619      	mov	r1, r3
 800115e:	483a      	ldr	r0, [pc, #232]	; (8001248 <MX_GPIO_Init+0x2fc>)
 8001160:	f00b fa30 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001168:	2300      	movs	r3, #0
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 8001170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001174:	4619      	mov	r1, r3
 8001176:	4831      	ldr	r0, [pc, #196]	; (800123c <MX_GPIO_Init+0x2f0>)
 8001178:	f00b fa24 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 800117c:	2343      	movs	r3, #67	; 0x43
 800117e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800118c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001190:	4619      	mov	r1, r3
 8001192:	482a      	ldr	r0, [pc, #168]	; (800123c <MX_GPIO_Init+0x2f0>)
 8001194:	f00b fa16 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119c:	2301      	movs	r3, #1
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	2300      	movs	r3, #0
 80011a6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80011a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ac:	4619      	mov	r1, r3
 80011ae:	4824      	ldr	r0, [pc, #144]	; (8001240 <MX_GPIO_Init+0x2f4>)
 80011b0:	f00b fa08 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 80011b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c8:	4619      	mov	r1, r3
 80011ca:	481e      	ldr	r0, [pc, #120]	; (8001244 <MX_GPIO_Init+0x2f8>)
 80011cc:	f00b f9fa 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = ARD_D2_Pin|ARD_D7_Pin;
 80011d0:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e6:	4619      	mov	r1, r3
 80011e8:	4816      	ldr	r0, [pc, #88]	; (8001244 <MX_GPIO_Init+0x2f8>)
 80011ea:	f00b f9eb 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 80011ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8001200:	230e      	movs	r3, #14
 8001202:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001208:	4619      	mov	r1, r3
 800120a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120e:	f00b f9d9 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8001212:	2320      	movs	r3, #32
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001216:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8001220:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001224:	4619      	mov	r1, r3
 8001226:	4806      	ldr	r0, [pc, #24]	; (8001240 <MX_GPIO_Init+0x2f4>)
 8001228:	f00b f9cc 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 800122c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001230:	e00c      	b.n	800124c <MX_GPIO_Init+0x300>
 8001232:	bf00      	nop
 8001234:	40021000 	.word	0x40021000
 8001238:	48002000 	.word	0x48002000
 800123c:	48001c00 	.word	0x48001c00
 8001240:	48000800 	.word	0x48000800
 8001244:	48001800 	.word	0x48001800
 8001248:	48000400 	.word	0x48000400
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800124e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001254:	2302      	movs	r3, #2
 8001256:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001258:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800125c:	4619      	mov	r1, r3
 800125e:	4819      	ldr	r0, [pc, #100]	; (80012c4 <MX_GPIO_Init+0x378>)
 8001260:	f00b f9b0 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 8001264:	2304      	movs	r3, #4
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001274:	4619      	mov	r1, r3
 8001276:	4814      	ldr	r0, [pc, #80]	; (80012c8 <MX_GPIO_Init+0x37c>)
 8001278:	f00b f9a4 	bl	800c5c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800127c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001282:	2311      	movs	r3, #17
 8001284:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800128e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001292:	4619      	mov	r1, r3
 8001294:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_GPIO_Init+0x37c>)
 8001296:	f00b f995 	bl	800c5c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2100      	movs	r1, #0
 800129e:	2017      	movs	r0, #23
 80012a0:	f00a ffb9 	bl	800c216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012a4:	2017      	movs	r0, #23
 80012a6:	f00a ffd2 	bl	800c24e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	2028      	movs	r0, #40	; 0x28
 80012b0:	f00a ffb1 	bl	800c216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012b4:	2028      	movs	r0, #40	; 0x28
 80012b6:	f00a ffca 	bl	800c24e <HAL_NVIC_EnableIRQ>

}
 80012ba:	bf00      	nop
 80012bc:	3738      	adds	r7, #56	; 0x38
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	48001400 	.word	0x48001400
 80012c8:	48000400 	.word	0x48000400

080012cc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d0:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <MX_I2C1_Init+0x74>)
 80012d2:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <MX_I2C1_Init+0x78>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <MX_I2C1_Init+0x74>)
 80012d8:	4a1b      	ldr	r2, [pc, #108]	; (8001348 <MX_I2C1_Init+0x7c>)
 80012da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <MX_I2C1_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <MX_I2C1_Init+0x74>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012e8:	4b15      	ldr	r3, [pc, #84]	; (8001340 <MX_I2C1_Init+0x74>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012ee:	4b14      	ldr	r3, [pc, #80]	; (8001340 <MX_I2C1_Init+0x74>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C1_Init+0x74>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_I2C1_Init+0x74>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C1_Init+0x74>)
 8001302:	2200      	movs	r2, #0
 8001304:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001306:	480e      	ldr	r0, [pc, #56]	; (8001340 <MX_I2C1_Init+0x74>)
 8001308:	f00b fc10 	bl	800cb2c <HAL_I2C_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001312:	f000 fd03 	bl	8001d1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001316:	2100      	movs	r1, #0
 8001318:	4809      	ldr	r0, [pc, #36]	; (8001340 <MX_I2C1_Init+0x74>)
 800131a:	f00c fd13 	bl	800dd44 <HAL_I2CEx_ConfigAnalogFilter>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001324:	f000 fcfa 	bl	8001d1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001328:	2100      	movs	r1, #0
 800132a:	4805      	ldr	r0, [pc, #20]	; (8001340 <MX_I2C1_Init+0x74>)
 800132c:	f00c fd55 	bl	800ddda <HAL_I2CEx_ConfigDigitalFilter>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001336:	f000 fcf1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000a14 	.word	0x20000a14
 8001344:	40005400 	.word	0x40005400
 8001348:	20303e5d 	.word	0x20303e5d

0800134c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001350:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001352:	4a1c      	ldr	r2, [pc, #112]	; (80013c4 <MX_I2C2_Init+0x78>)
 8001354:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001356:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001358:	4a1b      	ldr	r2, [pc, #108]	; (80013c8 <MX_I2C2_Init+0x7c>)
 800135a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800135c:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <MX_I2C2_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001362:	4b17      	ldr	r3, [pc, #92]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001364:	2201      	movs	r2, #1
 8001366:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001368:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <MX_I2C2_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800136e:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001374:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800137a:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <MX_I2C2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001380:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001386:	480e      	ldr	r0, [pc, #56]	; (80013c0 <MX_I2C2_Init+0x74>)
 8001388:	f00b fbd0 	bl	800cb2c <HAL_I2C_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001392:	f000 fcc3 	bl	8001d1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001396:	2100      	movs	r1, #0
 8001398:	4809      	ldr	r0, [pc, #36]	; (80013c0 <MX_I2C2_Init+0x74>)
 800139a:	f00c fcd3 	bl	800dd44 <HAL_I2CEx_ConfigAnalogFilter>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013a4:	f000 fcba 	bl	8001d1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013a8:	2100      	movs	r1, #0
 80013aa:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_I2C2_Init+0x74>)
 80013ac:	f00c fd15 	bl	800ddda <HAL_I2CEx_ConfigDigitalFilter>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013b6:	f000 fcb1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000a68 	.word	0x20000a68
 80013c4:	40005800 	.word	0x40005800
 80013c8:	20303e5d 	.word	0x20303e5d

080013cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b0b0      	sub	sp, #192	; 0xc0
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e4:	f107 0320 	add.w	r3, r7, #32
 80013e8:	228c      	movs	r2, #140	; 0x8c
 80013ea:	2100      	movs	r1, #0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f017 fb89 	bl	8018b04 <memset>
  if(i2cHandle->Instance==I2C1)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a53      	ldr	r2, [pc, #332]	; (8001544 <HAL_I2C_MspInit+0x178>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d13c      	bne.n	8001476 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013fc:	2340      	movs	r3, #64	; 0x40
 80013fe:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001400:	2300      	movs	r3, #0
 8001402:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001404:	f107 0320 	add.w	r3, r7, #32
 8001408:	4618      	mov	r0, r3
 800140a:	f00e ff01 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001414:	f000 fc82 	bl	8001d1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	4b4b      	ldr	r3, [pc, #300]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 800141a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141c:	4a4a      	ldr	r2, [pc, #296]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 800141e:	f043 0302 	orr.w	r3, r3, #2
 8001422:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001424:	4b48      	ldr	r3, [pc, #288]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	61fb      	str	r3, [r7, #28]
 800142e:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001430:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001434:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001438:	2312      	movs	r3, #18
 800143a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143e:	2301      	movs	r3, #1
 8001440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800144a:	2304      	movs	r3, #4
 800144c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001454:	4619      	mov	r1, r3
 8001456:	483d      	ldr	r0, [pc, #244]	; (800154c <HAL_I2C_MspInit+0x180>)
 8001458:	f00b f8b4 	bl	800c5c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800145c:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 800145e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001460:	4a39      	ldr	r2, [pc, #228]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 8001462:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001466:	6593      	str	r3, [r2, #88]	; 0x58
 8001468:	4b37      	ldr	r3, [pc, #220]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 800146a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001474:	e061      	b.n	800153a <HAL_I2C_MspInit+0x16e>
  else if(i2cHandle->Instance==I2C2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a35      	ldr	r2, [pc, #212]	; (8001550 <HAL_I2C_MspInit+0x184>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d15c      	bne.n	800153a <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001480:	2380      	movs	r3, #128	; 0x80
 8001482:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001484:	2300      	movs	r3, #0
 8001486:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001488:	f107 0320 	add.w	r3, r7, #32
 800148c:	4618      	mov	r0, r3
 800148e:	f00e febf 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001498:	f000 fc40 	bl	8001d1c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800149c:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 800149e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a0:	4a29      	ldr	r2, [pc, #164]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 80014a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a8:	4b27      	ldr	r3, [pc, #156]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 80014aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b4:	4b24      	ldr	r3, [pc, #144]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 80014b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b8:	4a23      	ldr	r2, [pc, #140]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 80014ba:	f043 0302 	orr.w	r3, r3, #2
 80014be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 80014c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	613b      	str	r3, [r7, #16]
 80014ca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 80014cc:	2310      	movs	r3, #16
 80014ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d2:	2312      	movs	r3, #18
 80014d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d8:	2301      	movs	r3, #1
 80014da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	2303      	movs	r3, #3
 80014e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014e4:	2304      	movs	r3, #4
 80014e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 80014ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014ee:	4619      	mov	r1, r3
 80014f0:	4818      	ldr	r0, [pc, #96]	; (8001554 <HAL_I2C_MspInit+0x188>)
 80014f2:	f00b f867 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 80014f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014fe:	2312      	movs	r3, #18
 8001500:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001504:	2301      	movs	r3, #1
 8001506:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150a:	2303      	movs	r3, #3
 800150c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001510:	2304      	movs	r3, #4
 8001512:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001516:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800151a:	4619      	mov	r1, r3
 800151c:	480b      	ldr	r0, [pc, #44]	; (800154c <HAL_I2C_MspInit+0x180>)
 800151e:	f00b f851 	bl	800c5c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001522:	4b09      	ldr	r3, [pc, #36]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001526:	4a08      	ldr	r2, [pc, #32]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 8001528:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800152c:	6593      	str	r3, [r2, #88]	; 0x58
 800152e:	4b06      	ldr	r3, [pc, #24]	; (8001548 <HAL_I2C_MspInit+0x17c>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
}
 800153a:	bf00      	nop
 800153c:	37c0      	adds	r7, #192	; 0xc0
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40005400 	.word	0x40005400
 8001548:	40021000 	.word	0x40021000
 800154c:	48000400 	.word	0x48000400
 8001550:	40005800 	.word	0x40005800
 8001554:	48001c00 	.word	0x48001c00

08001558 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a15      	ldr	r2, [pc, #84]	; (80015bc <HAL_I2C_MspDeInit+0x64>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d10f      	bne.n	800158a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800156a:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <HAL_I2C_MspDeInit+0x68>)
 800156c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156e:	4a14      	ldr	r2, [pc, #80]	; (80015c0 <HAL_I2C_MspDeInit+0x68>)
 8001570:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001574:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 8001576:	f44f 7180 	mov.w	r1, #256	; 0x100
 800157a:	4812      	ldr	r0, [pc, #72]	; (80015c4 <HAL_I2C_MspDeInit+0x6c>)
 800157c:	f00b f9b4 	bl	800c8e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 8001580:	2180      	movs	r1, #128	; 0x80
 8001582:	4810      	ldr	r0, [pc, #64]	; (80015c4 <HAL_I2C_MspDeInit+0x6c>)
 8001584:	f00b f9b0 	bl	800c8e8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8001588:	e013      	b.n	80015b2 <HAL_I2C_MspDeInit+0x5a>
  else if(i2cHandle->Instance==I2C2)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a0e      	ldr	r2, [pc, #56]	; (80015c8 <HAL_I2C_MspDeInit+0x70>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d10e      	bne.n	80015b2 <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001594:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <HAL_I2C_MspDeInit+0x68>)
 8001596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001598:	4a09      	ldr	r2, [pc, #36]	; (80015c0 <HAL_I2C_MspDeInit+0x68>)
 800159a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800159e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 80015a0:	2110      	movs	r1, #16
 80015a2:	480a      	ldr	r0, [pc, #40]	; (80015cc <HAL_I2C_MspDeInit+0x74>)
 80015a4:	f00b f9a0 	bl	800c8e8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 80015a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015ac:	4805      	ldr	r0, [pc, #20]	; (80015c4 <HAL_I2C_MspDeInit+0x6c>)
 80015ae:	f00b f99b 	bl	800c8e8 <HAL_GPIO_DeInit>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40005400 	.word	0x40005400
 80015c0:	40021000 	.word	0x40021000
 80015c4:	48000400 	.word	0x48000400
 80015c8:	40005800 	.word	0x40005800
 80015cc:	48001c00 	.word	0x48001c00

080015d0 <drawCircle>:
		sensor_sample = true;
	}

}

void drawCircle(uint16_t x, uint16_t y) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	460a      	mov	r2, r1
 80015da:	80fb      	strh	r3, [r7, #6]
 80015dc:	4613      	mov	r3, r2
 80015de:	80bb      	strh	r3, [r7, #4]

	if(!circle_selected) {
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <drawCircle+0x50>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	f083 0301 	eor.w	r3, r3, #1
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00a      	beq.n	8001604 <drawCircle+0x34>
		BSP_LCD_SetTextColor( LCD_COLOR_DARKMAGENTA );
 80015ee:	f248 0010 	movw	r0, #32784	; 0x8010
 80015f2:	f008 fd2b 	bl	800a04c <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(x, y, 20);
 80015f6:	88b9      	ldrh	r1, [r7, #4]
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	2214      	movs	r2, #20
 80015fc:	4618      	mov	r0, r3
 80015fe:	f008 ff43 	bl	800a488 <BSP_LCD_FillCircle>
	} else {
		BSP_LCD_SetTextColor( LCD_COLOR_GREEN );
		BSP_LCD_FillCircle(x, y, 40);
	}

}
 8001602:	e009      	b.n	8001618 <drawCircle+0x48>
		BSP_LCD_SetTextColor( LCD_COLOR_GREEN );
 8001604:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001608:	f008 fd20 	bl	800a04c <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(x, y, 40);
 800160c:	88b9      	ldrh	r1, [r7, #4]
 800160e:	88fb      	ldrh	r3, [r7, #6]
 8001610:	2228      	movs	r2, #40	; 0x28
 8001612:	4618      	mov	r0, r3
 8001614:	f008 ff38 	bl	800a488 <BSP_LCD_FillCircle>
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000aca 	.word	0x20000aca

08001624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b095      	sub	sp, #84	; 0x54
 8001628:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800162a:	f009 fc61 	bl	800aef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800162e:	f000 f9e1 	bl	80019f4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001632:	f000 fa41 	bl	8001ab8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001636:	f7ff fc89 	bl	8000f4c <MX_GPIO_Init>
  MX_ADC1_Init();
 800163a:	f7fe ffab 	bl	8000594 <MX_ADC1_Init>
  MX_ADC2_Init();
 800163e:	f7ff f81f 	bl	8000680 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001642:	f7ff f881 	bl	8000748 <MX_ADC3_Init>
  MX_DCMI_Init();
 8001646:	f7ff f9b3 	bl	80009b0 <MX_DCMI_Init>
  MX_DFSDM1_Init();
 800164a:	f7ff fa65 	bl	8000b18 <MX_DFSDM1_Init>
  MX_FMC_Init();
 800164e:	f7ff fb57 	bl	8000d00 <MX_FMC_Init>
  MX_I2C1_Init();
 8001652:	f7ff fe3b 	bl	80012cc <MX_I2C1_Init>
  MX_I2C2_Init();
 8001656:	f7ff fe79 	bl	800134c <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 800165a:	f001 f84f 	bl	80026fc <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800165e:	f001 f87b 	bl	8002758 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001662:	f001 f8a9 	bl	80027b8 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8001666:	f000 fb5f 	bl	8001d28 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800166a:	f000 fbeb 	bl	8001e44 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 800166e:	f000 fd0b 	bl	8002088 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8001672:	f000 fd9b 	bl	80021ac <MX_SPI1_Init>
  MX_SPI2_Init();
 8001676:	f000 fdd7 	bl	8002228 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800167a:	f016 fc01 	bl	8017e80 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 800167e:	f000 ffe7 	bl	8002650 <MX_TIM6_Init>
  // above: MX_SDMMC1_SD_Init(); has to be commented out to not be called



  /* LCD Init */
	if (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE) == LCD_ERROR)
 8001682:	2001      	movs	r0, #1
 8001684:	f008 fc24 	bl	8009ed0 <BSP_LCD_InitEx>
 8001688:	4603      	mov	r3, r0
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <main+0x6e>
	{
		/* Initialization Error */
		Error_Handler();
 800168e:	f000 fb45 	bl	8001d1c <Error_Handler>
	}

	// the lcd bsp includes the fontNN.c files in the Utilities directory
	// in that file, a struct is declared: FontNN
	//BSP_LCD_SetFont(&Font20);
	BSP_LCD_SetFont(&Font24);
 8001692:	48b6      	ldr	r0, [pc, #728]	; (800196c <main+0x348>)
 8001694:	f008 fcea 	bl	800a06c <BSP_LCD_SetFont>

	// the display is 240 px tall, XYZ px wide
	BSP_LCD_DisplayStringAt(0, 240 - 65, (uint8_t *)"Purple Ball", CENTER_MODE);
 8001698:	2301      	movs	r3, #1
 800169a:	4ab5      	ldr	r2, [pc, #724]	; (8001970 <main+0x34c>)
 800169c:	21af      	movs	r1, #175	; 0xaf
 800169e:	2000      	movs	r0, #0
 80016a0:	f008 fd54 	bl	800a14c <BSP_LCD_DisplayStringAt>



	// touchscreen init
	if(BSP_TS_InitEx(BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), LCD_ORIENTATION_LANDSCAPE) != TS_OK) {
 80016a4:	f008 fcba 	bl	800a01c <BSP_LCD_GetXSize>
 80016a8:	4603      	mov	r3, r0
 80016aa:	b29c      	uxth	r4, r3
 80016ac:	f008 fcc2 	bl	800a034 <BSP_LCD_GetYSize>
 80016b0:	4603      	mov	r3, r0
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	2201      	movs	r2, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	4620      	mov	r0, r4
 80016ba:	f009 f9fb 	bl	800aab4 <BSP_TS_InitEx>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <main+0xa4>
		Error_Handler();
 80016c4:	f000 fb2a 	bl	8001d1c <Error_Handler>
	}

	BSP_LCD_ScreenDimmingConfig(100, 5, 1, 20);
 80016c8:	2314      	movs	r3, #20
 80016ca:	2201      	movs	r2, #1
 80016cc:	2105      	movs	r1, #5
 80016ce:	2064      	movs	r0, #100	; 0x64
 80016d0:	f008 ff80 	bl	800a5d4 <BSP_LCD_ScreenDimmingConfig>


	// LED GPIO
	BSP_LED_Init(LED2_PIN); // LD1
 80016d4:	2000      	movs	r0, #0
 80016d6:	f007 fda5 	bl	8009224 <BSP_LED_Init>
	BSP_LED_On(LED2_PIN); // LD1 orange turns on
 80016da:	2000      	movs	r0, #0
 80016dc:	f007 fdf0 	bl	80092c0 <BSP_LED_On>
	HAL_GPIO_WritePin(LED2_GPIO_PORT, LED2_PIN, GPIO_PIN_RESET); // LD2 green turns on
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016e6:	48a3      	ldr	r0, [pc, #652]	; (8001974 <main+0x350>)
 80016e8:	f00b f9f0 	bl	800cacc <HAL_GPIO_WritePin>
	// LD3 is attached to ARD_D13, which is not an output, it's attached to SPI
	HAL_GPIO_WritePin(ARD_D4_GPIO_Port, ARD_D4_Pin, GPIO_PIN_RESET); // laser
 80016ec:	2200      	movs	r2, #0
 80016ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016f2:	48a1      	ldr	r0, [pc, #644]	; (8001978 <main+0x354>)
 80016f4:	f00b f9ea 	bl	800cacc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ARD_D7_GPIO_Port, ARD_D7_Pin, GPIO_PIN_RESET); // test point: timer frequency
 80016f8:	2200      	movs	r2, #0
 80016fa:	2140      	movs	r1, #64	; 0x40
 80016fc:	489f      	ldr	r0, [pc, #636]	; (800197c <main+0x358>)
 80016fe:	f00b f9e5 	bl	800cacc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ARD_D2_GPIO_Port, ARD_D2_Pin, GPIO_PIN_SET); // turn on BT pwr transistor
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001708:	489c      	ldr	r0, [pc, #624]	; (800197c <main+0x358>)
 800170a:	f00b f9df 	bl	800cacc <HAL_GPIO_WritePin>


	// Start timer
	HAL_TIM_Base_Start_IT(&htim6);
 800170e:	489c      	ldr	r0, [pc, #624]	; (8001980 <main+0x35c>)
 8001710:	f011 f9f2 	bl	8012af8 <HAL_TIM_Base_Start_IT>
	//ResetAndDetectSensor(1); // EK TODO: the parameter SetDisplay doesn't matter

	// EK test1
	HAL_StatusTypeDef status;
	uint8_t pData;
	status = HAL_I2C_Mem_Read(&hi2c1, 0x52, 0xC0, 1, &pData, 1, HAL_TIMEOUT);
 8001714:	2303      	movs	r3, #3
 8001716:	9302      	str	r3, [sp, #8]
 8001718:	2301      	movs	r3, #1
 800171a:	9301      	str	r3, [sp, #4]
 800171c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	2301      	movs	r3, #1
 8001724:	22c0      	movs	r2, #192	; 0xc0
 8001726:	2152      	movs	r1, #82	; 0x52
 8001728:	4896      	ldr	r0, [pc, #600]	; (8001984 <main+0x360>)
 800172a:	f00b fdbb 	bl	800d2a4 <HAL_I2C_Mem_Read>
 800172e:	4603      	mov	r3, r0
 8001730:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	// pData should be 0xEE
	if(status == HAL_OK) {
 8001734:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001738:	2b00      	cmp	r3, #0
 800173a:	d102      	bne.n	8001742 <main+0x11e>
		printf("good");
 800173c:	4892      	ldr	r0, [pc, #584]	; (8001988 <main+0x364>)
 800173e:	f017 fac9 	bl	8018cd4 <iprintf>
	}
	//--

	// EK test2
	VL53L0X_Dev_t *pDev;
	pDev = &VL53L0XDev;
 8001742:	4b92      	ldr	r3, [pc, #584]	; (800198c <main+0x368>)
 8001744:	637b      	str	r3, [r7, #52]	; 0x34
	pDev->I2cDevAddr = 0x52;
 8001746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001748:	2252      	movs	r2, #82	; 0x52
 800174a:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	pDev->Present = 0;
 800174e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001750:	2200      	movs	r2, #0
 8001752:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168

	int status2 = VL53L0X_DataInit(pDev);
 8001756:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001758:	f003 f9d0 	bl	8004afc <VL53L0X_DataInit>
 800175c:	4603      	mov	r3, r0
 800175e:	633b      	str	r3, [r7, #48]	; 0x30
	if( status2 == 0 ){
 8001760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001762:	2b00      	cmp	r3, #0
 8001764:	d104      	bne.n	8001770 <main+0x14c>
			pDev->Present = 1;
 8001766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001768:	2201      	movs	r2, #1
 800176a:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 800176e:	e002      	b.n	8001776 <main+0x152>
	}
	else{
			printf("VL53L0X_DataInit fail\n");
 8001770:	4887      	ldr	r0, [pc, #540]	; (8001990 <main+0x36c>)
 8001772:	f017 fb35 	bl	8018de0 <puts>
	}
	printf("VL53L0X %d Present and initiated to final 0x%x\n", pDev->Id, pDev->I2cDevAddr);
 8001776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001778:	f8d3 1164 	ldr.w	r1, [r3, #356]	; 0x164
 800177c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8001782:	461a      	mov	r2, r3
 8001784:	4883      	ldr	r0, [pc, #524]	; (8001994 <main+0x370>)
 8001786:	f017 faa5 	bl	8018cd4 <iprintf>
	pDev->Present = 1;
 800178a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178c:	2201      	movs	r2, #1
 800178e:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	uint8_t isApertureSpads;
	VL53L0X_RangingMeasurementData_t RangingMeasurementData;
	//int range;

	// Initialize the device in continuous ranging mode
	VL53L0X_StaticInit(pDev);
 8001792:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001794:	f003 fb16 	bl	8004dc4 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal);
 8001798:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 800179c:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80017a0:	4619      	mov	r1, r3
 80017a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017a4:	f004 f9be 	bl	8005b24 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(pDev, &refSpadCount, &isApertureSpads);
 80017a8:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80017ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b0:	4619      	mov	r1, r3
 80017b2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017b4:	f004 fe44 	bl	8006440 <VL53L0X_PerformRefSpadManagement>
	//VL53L0X_SetInterMeasurementPeriodMilliSeconds(pDev, 250); // Program continuous mode Inter-Measurement period in milliseconds
	//VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
	VL53L0X_SetInterMeasurementPeriodMilliSeconds(pDev, TIMED_RANGING_PERIOD);
 80017b8:	2132      	movs	r1, #50	; 0x32
 80017ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017bc:	f003 fefc 	bl	80055b8 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
	VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING);
 80017c0:	2103      	movs	r1, #3
 80017c2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017c4:	f003 fd10 	bl	80051e8 <VL53L0X_SetDeviceMode>

	// Start continuous ranging
	VL53L0X_StartMeasurement(pDev);
 80017c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017ca:	f004 fa27 	bl	8005c1c <VL53L0X_StartMeasurement>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

  	// wake from event, the first thing seen after exiting sleep mode
  	if(SLEEP_MODE_ACTIVE) {
 80017ce:	4b72      	ldr	r3, [pc, #456]	; (8001998 <main+0x374>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <main+0x1ba>
			reconfigureFromSleep();
 80017d6:	f000 f9a5 	bl	8001b24 <reconfigureFromSleep>
			awakeFromSleep();
 80017da:	f000 f9b1 	bl	8001b40 <awakeFromSleep>
		}

  	// flag set from interrupt to enter in to sleep mode
  	if(ENTER_SLEEP_MODE) {
 80017de:	4b6f      	ldr	r3, [pc, #444]	; (800199c <main+0x378>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d007      	beq.n	80017f6 <main+0x1d2>
  		enterSleep();
 80017e6:	f000 f9fb 	bl	8001be0 <enterSleep>
			HAL_SuspendTick();
 80017ea:	f009 fc19 	bl	800b020 <HAL_SuspendTick>
			HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFE); // left button configured as event
 80017ee:	2102      	movs	r1, #2
 80017f0:	2000      	movs	r0, #0
 80017f2:	f00d fd0d 	bl	800f210 <HAL_PWR_EnterSLEEPMode>




  	// sampling every 50 ms
  	if(sensor_sample) {
 80017f6:	4b6a      	ldr	r3, [pc, #424]	; (80019a0 <main+0x37c>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d002      	beq.n	8001804 <main+0x1e0>
				}

			}
			*/

  		sensor_sample = false; // hope all of this takes < 50 ms
 80017fe:	4b68      	ldr	r3, [pc, #416]	; (80019a0 <main+0x37c>)
 8001800:	2200      	movs	r2, #0
 8001802:	701a      	strb	r2, [r3, #0]


		// by changing the text, we can prove that it's resetting when pressing
		// the reset button - because the display will say Beep instead of the
		// other two possibilities
		if(TimingDelay == 0) {
 8001804:	4b67      	ldr	r3, [pc, #412]	; (80019a4 <main+0x380>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d12d      	bne.n	8001868 <main+0x244>
			/* Toggle LED1 */
			if(led_on) {
 800180c:	4b66      	ldr	r3, [pc, #408]	; (80019a8 <main+0x384>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00d      	beq.n	8001830 <main+0x20c>
				BSP_LED_On(LED2_PIN); // LD1 orange
 8001814:	2000      	movs	r0, #0
 8001816:	f007 fd53 	bl	80092c0 <BSP_LED_On>

				BSP_LCD_Clear(LCD_COLOR_WHITE);
 800181a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800181e:	f008 fc35 	bl	800a08c <BSP_LCD_Clear>
				BSP_LCD_DisplayStringAt(0, 240 - 65, (uint8_t *)"Zweep", CENTER_MODE);
 8001822:	2301      	movs	r3, #1
 8001824:	4a61      	ldr	r2, [pc, #388]	; (80019ac <main+0x388>)
 8001826:	21af      	movs	r1, #175	; 0xaf
 8001828:	2000      	movs	r0, #0
 800182a:	f008 fc8f 	bl	800a14c <BSP_LCD_DisplayStringAt>
 800182e:	e00c      	b.n	800184a <main+0x226>
			} else {
				BSP_LED_Off(LED2_PIN); // LD1 orange
 8001830:	2000      	movs	r0, #0
 8001832:	f007 fd67 	bl	8009304 <BSP_LED_Off>

				BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001836:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800183a:	f008 fc27 	bl	800a08c <BSP_LCD_Clear>
				BSP_LCD_DisplayStringAt(0, 240 - 65, (uint8_t *)"Fleep", CENTER_MODE);
 800183e:	2301      	movs	r3, #1
 8001840:	4a5b      	ldr	r2, [pc, #364]	; (80019b0 <main+0x38c>)
 8001842:	21af      	movs	r1, #175	; 0xaf
 8001844:	2000      	movs	r0, #0
 8001846:	f008 fc81 	bl	800a14c <BSP_LCD_DisplayStringAt>
			}
			led_on = !led_on;
 800184a:	4b57      	ldr	r3, [pc, #348]	; (80019a8 <main+0x384>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	bf14      	ite	ne
 8001852:	2301      	movne	r3, #1
 8001854:	2300      	moveq	r3, #0
 8001856:	b2db      	uxtb	r3, r3
 8001858:	f083 0301 	eor.w	r3, r3, #1
 800185c:	b2db      	uxtb	r3, r3
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <main+0x384>)
 8001866:	701a      	strb	r2, [r3, #0]
  	// imagine the case where gettick has overflowed, but last_ts has not
		// eg 100-30000
		// abs could be used to prevent this from being a negative number, however
		// in this case, it is not needed, because two unsigned integers being
		// subtracted results in an unsigned integer
		if( HAL_GetTick()-last_ts >= 3000 && dimmed_screen == false) {
 8001868:	f009 fbaa 	bl	800afc0 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	4b51      	ldr	r3, [pc, #324]	; (80019b4 <main+0x390>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001878:	4293      	cmp	r3, r2
 800187a:	d911      	bls.n	80018a0 <main+0x27c>
 800187c:	4b4e      	ldr	r3, [pc, #312]	; (80019b8 <main+0x394>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	f083 0301 	eor.w	r3, r3, #1
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00a      	beq.n	80018a0 <main+0x27c>
			BSP_LCD_ScreenDimmingConfig(100, 5, 5, 20); // 100-5=95/5=19*20=380ms
 800188a:	2314      	movs	r3, #20
 800188c:	2205      	movs	r2, #5
 800188e:	2105      	movs	r1, #5
 8001890:	2064      	movs	r0, #100	; 0x64
 8001892:	f008 fe9f 	bl	800a5d4 <BSP_LCD_ScreenDimmingConfig>
			BSP_LCD_ScreenDimmingOn();
 8001896:	f008 fecf 	bl	800a638 <BSP_LCD_ScreenDimmingOn>
			dimmed_screen = true;
 800189a:	4b47      	ldr	r3, [pc, #284]	; (80019b8 <main+0x394>)
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]
		}



		uint8_t circle_x = 100;
 80018a0:	2364      	movs	r3, #100	; 0x64
 80018a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t circle_y = 100;
 80018a6:	2364      	movs	r3, #100	; 0x64
 80018a8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		drawCircle(circle_x, circle_y);
 80018ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80018b6:	b292      	uxth	r2, r2
 80018b8:	4611      	mov	r1, r2
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fe88 	bl	80015d0 <drawCircle>

		BSP_TS_GetState(&ts_result);
 80018c0:	483e      	ldr	r0, [pc, #248]	; (80019bc <main+0x398>)
 80018c2:	f009 f97f 	bl	800abc4 <BSP_TS_GetState>

		uint8_t num_touches = ts_result.touchDetected;
 80018c6:	4b3d      	ldr	r3, [pc, #244]	; (80019bc <main+0x398>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		for(int i=0; i<num_touches; i++) {
 80018ce:	2300      	movs	r3, #0
 80018d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018d2:	e087      	b.n	80019e4 <main+0x3c0>
			Point touch;
			touch.X = ts_result.touchX[i];
 80018d4:	4a39      	ldr	r2, [pc, #228]	; (80019bc <main+0x398>)
 80018d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	4413      	add	r3, r2
 80018dc:	885b      	ldrh	r3, [r3, #2]
 80018de:	b21b      	sxth	r3, r3
 80018e0:	803b      	strh	r3, [r7, #0]
			touch.Y = ts_result.touchY[i];
 80018e2:	4a36      	ldr	r2, [pc, #216]	; (80019bc <main+0x398>)
 80018e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4413      	add	r3, r2
 80018ea:	88db      	ldrh	r3, [r3, #6]
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	807b      	strh	r3, [r7, #2]

			if(dimmed_screen) {
 80018f0:	4b31      	ldr	r3, [pc, #196]	; (80019b8 <main+0x394>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d004      	beq.n	8001902 <main+0x2de>
				//BSP_LCD_ScreenDimmingConfig(5, 100, 1, 20);
				//BSP_LCD_ScreenDimmingOn();
				BSP_LCD_ScreenDimmingOff();
 80018f8:	f008 ff98 	bl	800a82c <BSP_LCD_ScreenDimmingOff>
				dimmed_screen = false;
 80018fc:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <main+0x394>)
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
			}

			last_ts = HAL_GetTick();
 8001902:	f009 fb5d 	bl	800afc0 <HAL_GetTick>
 8001906:	4603      	mov	r3, r0
 8001908:	4a2a      	ldr	r2, [pc, #168]	; (80019b4 <main+0x390>)
 800190a:	6013      	str	r3, [r2, #0]

			if(touch.X < circle_x+70 && touch.X > circle_x-70) {
 800190c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001910:	3345      	adds	r3, #69	; 0x45
 8001912:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001916:	4293      	cmp	r3, r2
 8001918:	db54      	blt.n	80019c4 <main+0x3a0>
 800191a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800191e:	3b45      	subs	r3, #69	; 0x45
 8001920:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001924:	4293      	cmp	r3, r2
 8001926:	dc4d      	bgt.n	80019c4 <main+0x3a0>
				if(touch.Y < circle_y+70 && touch.Y > circle_y-70) {
 8001928:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800192c:	3345      	adds	r3, #69	; 0x45
 800192e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001932:	4293      	cmp	r3, r2
 8001934:	db46      	blt.n	80019c4 <main+0x3a0>
 8001936:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800193a:	3b45      	subs	r3, #69	; 0x45
 800193c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001940:	4293      	cmp	r3, r2
 8001942:	dc3f      	bgt.n	80019c4 <main+0x3a0>
					circle_selected = !circle_selected;
 8001944:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <main+0x39c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	bf14      	ite	ne
 800194c:	2301      	movne	r3, #1
 800194e:	2300      	moveq	r3, #0
 8001950:	b2db      	uxtb	r3, r3
 8001952:	f083 0301 	eor.w	r3, r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	b2da      	uxtb	r2, r3
 800195e:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <main+0x39c>)
 8001960:	701a      	strb	r2, [r3, #0]
					BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001962:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001966:	f008 fb91 	bl	800a08c <BSP_LCD_Clear>
 800196a:	e730      	b.n	80017ce <main+0x1aa>
 800196c:	20000534 	.word	0x20000534
 8001970:	08019c14 	.word	0x08019c14
 8001974:	48000400 	.word	0x48000400
 8001978:	48002000 	.word	0x48002000
 800197c:	48001800 	.word	0x48001800
 8001980:	20000d80 	.word	0x20000d80
 8001984:	20000a14 	.word	0x20000a14
 8001988:	08019c20 	.word	0x08019c20
 800198c:	20000004 	.word	0x20000004
 8001990:	08019c28 	.word	0x08019c28
 8001994:	08019bbc 	.word	0x08019bbc
 8001998:	20000ad2 	.word	0x20000ad2
 800199c:	20000ad3 	.word	0x20000ad3
 80019a0:	20000abc 	.word	0x20000abc
 80019a4:	20000ad4 	.word	0x20000ad4
 80019a8:	20000ad1 	.word	0x20000ad1
 80019ac:	08019c40 	.word	0x08019c40
 80019b0:	08019c48 	.word	0x08019c48
 80019b4:	20000acc 	.word	0x20000acc
 80019b8:	20000ad0 	.word	0x20000ad0
 80019bc:	20000ac0 	.word	0x20000ac0
 80019c0:	20000aca 	.word	0x20000aca
					break;
				}
			}

			BSP_LCD_SetTextColor( LCD_COLOR_BLUE );
 80019c4:	201f      	movs	r0, #31
 80019c6:	f008 fb41 	bl	800a04c <BSP_LCD_SetTextColor>
			BSP_LCD_FillCircle(touch.X, touch.Y, 10);
 80019ca:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019d4:	b291      	uxth	r1, r2
 80019d6:	220a      	movs	r2, #10
 80019d8:	4618      	mov	r0, r3
 80019da:	f008 fd55 	bl	800a488 <BSP_LCD_FillCircle>
		for(int i=0; i<num_touches; i++) {
 80019de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019e0:	3301      	adds	r3, #1
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019e4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80019e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019ea:	429a      	cmp	r2, r3
 80019ec:	f6ff af72 	blt.w	80018d4 <main+0x2b0>
  {
 80019f0:	e6ed      	b.n	80017ce <main+0x1aa>
 80019f2:	bf00      	nop

080019f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b096      	sub	sp, #88	; 0x58
 80019f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	2244      	movs	r2, #68	; 0x44
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f017 f87e 	bl	8018b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a08:	463b      	mov	r3, r7
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
 8001a14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a16:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a1a:	f00d fc3b 	bl	800f294 <HAL_PWREx_ControlVoltageScaling>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a24:	f000 f97a 	bl	8001d1c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a28:	f00d fbe2 	bl	800f1f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a2c:	4b21      	ldr	r3, [pc, #132]	; (8001ab4 <SystemClock_Config+0xc0>)
 8001a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a32:	4a20      	ldr	r2, [pc, #128]	; (8001ab4 <SystemClock_Config+0xc0>)
 8001a34:	f023 0318 	bic.w	r3, r3, #24
 8001a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001a3c:	2314      	movs	r3, #20
 8001a3e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a40:	2301      	movs	r3, #1
 8001a42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a44:	2301      	movs	r3, #1
 8001a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a4c:	2360      	movs	r3, #96	; 0x60
 8001a4e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a50:	2302      	movs	r3, #2
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a54:	2301      	movs	r3, #1
 8001a56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 24;
 8001a5c:	2318      	movs	r3, #24
 8001a5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a64:	2302      	movs	r3, #2
 8001a66:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	4618      	mov	r0, r3
 8001a72:	f00d fd8f 	bl	800f594 <HAL_RCC_OscConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001a7c:	f000 f94e 	bl	8001d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a80:	230f      	movs	r3, #15
 8001a82:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a84:	2303      	movs	r3, #3
 8001a86:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a94:	463b      	mov	r3, r7
 8001a96:	2102      	movs	r1, #2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f00e f995 	bl	800fdc8 <HAL_RCC_ClockConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001aa4:	f000 f93a 	bl	8001d1c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001aa8:	f00f fc66 	bl	8011378 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001aac:	bf00      	nop
 8001aae:	3758      	adds	r7, #88	; 0x58
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0a4      	sub	sp, #144	; 0x90
 8001abc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	228c      	movs	r2, #140	; 0x8c
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f017 f81d 	bl	8018b04 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
 8001aca:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <PeriphCommonClock_Config+0x64>)
 8001acc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001ad2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001ad6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001ada:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ade:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8001ae0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ae4:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001aea:	2301      	movs	r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001aee:	2318      	movs	r3, #24
 8001af0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001af2:	2302      	movs	r3, #2
 8001af4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001afa:	2302      	movs	r3, #2
 8001afc:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001afe:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <PeriphCommonClock_Config+0x68>)
 8001b00:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	4618      	mov	r0, r3
 8001b06:	f00e fb83 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001b10:	f000 f904 	bl	8001d1c <Error_Handler>
  }
}
 8001b14:	bf00      	nop
 8001b16:	3790      	adds	r7, #144	; 0x90
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	00086800 	.word	0x00086800
 8001b20:	01110000 	.word	0x01110000

08001b24 <reconfigureFromSleep>:

/* USER CODE BEGIN 4 */

void reconfigureFromSleep(void) {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
	/* System is Low Power Run mode when exiting Low Power Sleep mode,
		 disable low power run mode and reset the clock to initialization configuration */
	HAL_PWREx_DisableLowPowerRunMode();
 8001b28:	f00d fc3a 	bl	800f3a0 <HAL_PWREx_DisableLowPowerRunMode>

	/* Configure the system clock for the RUN mode */
	SystemClock_Config();
 8001b2c:	f7ff ff62 	bl	80019f4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001b30:	f7ff ffc2 	bl	8001ab8 <PeriphCommonClock_Config>

	/* Re-init GPIOs */
	MX_GPIO_Init();
 8001b34:	f7ff fa0a 	bl	8000f4c <MX_GPIO_Init>

	/* Resume Tick interrupt if disabled prior to Low Power Sleep mode entry */
	HAL_ResumeTick();
 8001b38:	f009 fa82 	bl	800b040 <HAL_ResumeTick>
}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <awakeFromSleep>:


void awakeFromSleep(void) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0

	// turn on LD1, LD2
	BSP_LED_On(LED2_PIN); // LD1 orange turns off
 8001b44:	2000      	movs	r0, #0
 8001b46:	f007 fbbb 	bl	80092c0 <BSP_LED_On>
	HAL_GPIO_WritePin(LED2_GPIO_PORT, LED2_PIN, GPIO_PIN_RESET); // LD2 green turns on
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b50:	481c      	ldr	r0, [pc, #112]	; (8001bc4 <awakeFromSleep+0x84>)
 8001b52:	f00a ffbb 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001b56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b5a:	f009 fa3d 	bl	800afd8 <HAL_Delay>

	// turn on lcd
	BSP_LCD_DisplayOn();
 8001b5e:	f008 fd25 	bl	800a5ac <BSP_LCD_DisplayOn>
	dimmed_screen = false;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <awakeFromSleep+0x88>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001b68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b6c:	f009 fa34 	bl	800afd8 <HAL_Delay>

	// turn on laser and test point
	HAL_GPIO_WritePin(ARD_D4_GPIO_Port, ARD_D4_Pin, GPIO_PIN_SET); // laser
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b76:	4815      	ldr	r0, [pc, #84]	; (8001bcc <awakeFromSleep+0x8c>)
 8001b78:	f00a ffa8 	bl	800cacc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ARD_D7_GPIO_Port, ARD_D7_Pin, GPIO_PIN_SET); // test point: timer frequency
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	2140      	movs	r1, #64	; 0x40
 8001b80:	4813      	ldr	r0, [pc, #76]	; (8001bd0 <awakeFromSleep+0x90>)
 8001b82:	f00a ffa3 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001b86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b8a:	f009 fa25 	bl	800afd8 <HAL_Delay>

	// turn on ts
	BSP_TS_ITConfig();
 8001b8e:	f008 ffe9 	bl	800ab64 <BSP_TS_ITConfig>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001b92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b96:	f009 fa1f 	bl	800afd8 <HAL_Delay>

	// turn on BT pwr transistor
	HAL_GPIO_WritePin(ARD_D2_GPIO_Port, ARD_D2_Pin, GPIO_PIN_SET);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba0:	480b      	ldr	r0, [pc, #44]	; (8001bd0 <awakeFromSleep+0x90>)
 8001ba2:	f00a ff93 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001ba6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001baa:	f009 fa15 	bl	800afd8 <HAL_Delay>

	// set flags
	BT_ENABLED = true;
 8001bae:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <awakeFromSleep+0x94>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
	ENTER_SLEEP_MODE = false;
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <awakeFromSleep+0x98>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
	SLEEP_MODE_ACTIVE = false;
 8001bba:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <awakeFromSleep+0x9c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	48000400 	.word	0x48000400
 8001bc8:	20000ad0 	.word	0x20000ad0
 8001bcc:	48002000 	.word	0x48002000
 8001bd0:	48001800 	.word	0x48001800
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	20000ad3 	.word	0x20000ad3
 8001bdc:	20000ad2 	.word	0x20000ad2

08001be0 <enterSleep>:


void enterSleep(void) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0

	// turn off ts
	BSP_TS_ITDeConfig();
 8001be4:	f008 ffd6 	bl	800ab94 <BSP_TS_ITDeConfig>

	// turn off lcd
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001be8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001bec:	f008 fa4e 	bl	800a08c <BSP_LCD_Clear>
	if(dimmed_screen == true) {
 8001bf0:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <enterSleep+0xac>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <enterSleep+0x1c>
		BSP_LCD_ScreenDimmingOff();
 8001bf8:	f008 fe18 	bl	800a82c <BSP_LCD_ScreenDimmingOff>
	}
	BSP_LCD_ScreenDimmingConfig(100, 0, 5, 20);
 8001bfc:	2314      	movs	r3, #20
 8001bfe:	2205      	movs	r2, #5
 8001c00:	2100      	movs	r1, #0
 8001c02:	2064      	movs	r0, #100	; 0x64
 8001c04:	f008 fce6 	bl	800a5d4 <BSP_LCD_ScreenDimmingConfig>
	BSP_LCD_ScreenDimmingOn();
 8001c08:	f008 fd16 	bl	800a638 <BSP_LCD_ScreenDimmingOn>
	BSP_LCD_DisplayOff();
 8001c0c:	f008 fcd8 	bl	800a5c0 <BSP_LCD_DisplayOff>
	dimmed_screen = true;
 8001c10:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <enterSleep+0xac>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1000); // wait for fade to finish
 8001c16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c1a:	f009 f9dd 	bl	800afd8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_RESET); // force the backlight off
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2101      	movs	r1, #1
 8001c22:	481b      	ldr	r0, [pc, #108]	; (8001c90 <enterSleep+0xb0>)
 8001c24:	f00a ff52 	bl	800cacc <HAL_GPIO_WritePin>

	// turn off BT pwr transistor
	HAL_GPIO_WritePin(ARD_D2_GPIO_Port, ARD_D2_Pin, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c2e:	4819      	ldr	r0, [pc, #100]	; (8001c94 <enterSleep+0xb4>)
 8001c30:	f00a ff4c 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001c34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c38:	f009 f9ce 	bl	800afd8 <HAL_Delay>

	// turn off LD1, LD2
	BSP_LED_Off(LED2_PIN); // LD1 orange turns off
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f007 fb61 	bl	8009304 <BSP_LED_Off>
	HAL_GPIO_WritePin(LED2_GPIO_PORT, LED2_PIN, GPIO_PIN_SET); // LD2 green turns off
 8001c42:	2201      	movs	r2, #1
 8001c44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c48:	4813      	ldr	r0, [pc, #76]	; (8001c98 <enterSleep+0xb8>)
 8001c4a:	f00a ff3f 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001c4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c52:	f009 f9c1 	bl	800afd8 <HAL_Delay>

	// turn off laser and test point
	HAL_GPIO_WritePin(ARD_D4_GPIO_Port, ARD_D4_Pin, GPIO_PIN_RESET); // laser
 8001c56:	2200      	movs	r2, #0
 8001c58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c5c:	480c      	ldr	r0, [pc, #48]	; (8001c90 <enterSleep+0xb0>)
 8001c5e:	f00a ff35 	bl	800cacc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ARD_D7_GPIO_Port, ARD_D7_Pin, GPIO_PIN_RESET); // test point: timer frequency
 8001c62:	2200      	movs	r2, #0
 8001c64:	2140      	movs	r1, #64	; 0x40
 8001c66:	480b      	ldr	r0, [pc, #44]	; (8001c94 <enterSleep+0xb4>)
 8001c68:	f00a ff30 	bl	800cacc <HAL_GPIO_WritePin>
	if(PWR_ANALYSIS) HAL_Delay(PWR_ANALYSIS_DELAY);
 8001c6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c70:	f009 f9b2 	bl	800afd8 <HAL_Delay>

	// set flags
	BT_ENABLED = false;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <enterSleep+0xbc>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
	ENTER_SLEEP_MODE = false;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <enterSleep+0xc0>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
	SLEEP_MODE_ACTIVE = true;
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <enterSleep+0xc4>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	701a      	strb	r2, [r3, #0]

}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000ad0 	.word	0x20000ad0
 8001c90:	48002000 	.word	0x48002000
 8001c94:	48001800 	.word	0x48001800
 8001c98:	48000400 	.word	0x48000400
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000ad3 	.word	0x20000ad3
 8001ca4:	20000ad2 	.word	0x20000ad2

08001ca8 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]

	// DOWN: enter sleep mode
	// LEFT: wake up (event)
	// RIGHT: toggle bt enabled

	if(GPIO_Pin == JOY_DOWN_Pin) {
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cb8:	d102      	bne.n	8001cc0 <HAL_GPIO_EXTI_Callback+0x18>
		// set flag to enter sleep mode
		ENTER_SLEEP_MODE = true;
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <HAL_GPIO_EXTI_Callback+0x68>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
	}

	if(GPIO_Pin == JOY_RIGHT_Pin) {
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cc6:	d11f      	bne.n	8001d08 <HAL_GPIO_EXTI_Callback+0x60>

		if(BT_ENABLED) {
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <HAL_GPIO_EXTI_Callback+0x36>
			HAL_GPIO_WritePin(ARD_D2_GPIO_Port, ARD_D2_Pin, GPIO_PIN_RESET); // turn off BT pwr transistor
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cd6:	4810      	ldr	r0, [pc, #64]	; (8001d18 <HAL_GPIO_EXTI_Callback+0x70>)
 8001cd8:	f00a fef8 	bl	800cacc <HAL_GPIO_WritePin>
 8001cdc:	e005      	b.n	8001cea <HAL_GPIO_EXTI_Callback+0x42>
		} else {
			HAL_GPIO_WritePin(ARD_D2_GPIO_Port, ARD_D2_Pin, GPIO_PIN_SET); // turn on BT pwr transistor
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ce4:	480c      	ldr	r0, [pc, #48]	; (8001d18 <HAL_GPIO_EXTI_Callback+0x70>)
 8001ce6:	f00a fef1 	bl	800cacc <HAL_GPIO_WritePin>
		}

		BT_ENABLED = !BT_ENABLED;
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	bf14      	ite	ne
 8001cf2:	2301      	movne	r3, #1
 8001cf4:	2300      	moveq	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f083 0301 	eor.w	r3, r3, #1
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001d06:	701a      	strb	r2, [r3, #0]

	}

}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000ad3 	.word	0x20000ad3
 8001d14:	20000000 	.word	0x20000000
 8001d18:	48001800 	.word	0x48001800

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d20:	b672      	cpsid	i
}
 8001d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d24:	e7fe      	b.n	8001d24 <Error_Handler+0x8>
	...

08001d28 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001d2c:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d2e:	4a13      	ldr	r2, [pc, #76]	; (8001d7c <MX_QUADSPI_Init+0x54>)
 8001d30:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d34:	2202      	movs	r2, #2
 8001d36:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d3a:	2204      	movs	r2, #4
 8001d3c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d40:	2210      	movs	r2, #16
 8001d42:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d46:	2217      	movs	r2, #23
 8001d48:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001d62:	4805      	ldr	r0, [pc, #20]	; (8001d78 <MX_QUADSPI_Init+0x50>)
 8001d64:	f00d fb54 	bl	800f410 <HAL_QSPI_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001d6e:	f7ff ffd5 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000ad8 	.word	0x20000ad8
 8001d7c:	a0001000 	.word	0xa0001000

08001d80 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a26      	ldr	r2, [pc, #152]	; (8001e38 <HAL_QSPI_MspInit+0xb8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d145      	bne.n	8001e2e <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001da6:	4a25      	ldr	r2, [pc, #148]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dac:	6513      	str	r3, [r2, #80]	; 0x50
 8001dae:	4b23      	ldr	r3, [pc, #140]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	4b20      	ldr	r3, [pc, #128]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	4a1f      	ldr	r2, [pc, #124]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001dc0:	f043 0302 	orr.w	r3, r3, #2
 8001dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dc6:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd6:	4a19      	ldr	r2, [pc, #100]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dde:	4b17      	ldr	r3, [pc, #92]	; (8001e3c <HAL_QSPI_MspInit+0xbc>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8001dea:	f640 0303 	movw	r3, #2051	; 0x803
 8001dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df0:	2302      	movs	r3, #2
 8001df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001dfc:	230a      	movs	r3, #10
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	4619      	mov	r1, r3
 8001e06:	480e      	ldr	r0, [pc, #56]	; (8001e40 <HAL_QSPI_MspInit+0xc0>)
 8001e08:	f00a fbdc 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8001e0c:	23c8      	movs	r3, #200	; 0xc8
 8001e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001e1c:	230a      	movs	r3, #10
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2a:	f00a fbcb 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	; 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	a0001000 	.word	0xa0001000
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	48000400 	.word	0x48000400

08001e44 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001e48:	4b4d      	ldr	r3, [pc, #308]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e4a:	4a4e      	ldr	r2, [pc, #312]	; (8001f84 <MX_SAI1_Init+0x140>)
 8001e4c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001e4e:	4b4c      	ldr	r3, [pc, #304]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001e54:	4b4a      	ldr	r3, [pc, #296]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8001e5a:	4b49      	ldr	r3, [pc, #292]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e5c:	2240      	movs	r2, #64	; 0x40
 8001e5e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001e60:	4b47      	ldr	r3, [pc, #284]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001e66:	4b46      	ldr	r3, [pc, #280]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001e6c:	4b44      	ldr	r3, [pc, #272]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001e72:	4b43      	ldr	r3, [pc, #268]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001e78:	4b41      	ldr	r3, [pc, #260]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001e7e:	4b40      	ldr	r3, [pc, #256]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001e84:	4b3e      	ldr	r3, [pc, #248]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e86:	4a40      	ldr	r2, [pc, #256]	; (8001f88 <MX_SAI1_Init+0x144>)
 8001e88:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001e8a:	4b3d      	ldr	r3, [pc, #244]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001e90:	4b3b      	ldr	r3, [pc, #236]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001e96:	4b3a      	ldr	r3, [pc, #232]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001e9c:	4b38      	ldr	r3, [pc, #224]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001ea2:	4b37      	ldr	r3, [pc, #220]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ea4:	2208      	movs	r2, #8
 8001ea6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001ea8:	4b35      	ldr	r3, [pc, #212]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001eae:	4b34      	ldr	r3, [pc, #208]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001eb4:	4b32      	ldr	r3, [pc, #200]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001eba:	4b31      	ldr	r3, [pc, #196]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001ec0:	4b2f      	ldr	r3, [pc, #188]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001ec6:	4b2e      	ldr	r3, [pc, #184]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001ecc:	4b2c      	ldr	r3, [pc, #176]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001ed2:	4b2b      	ldr	r3, [pc, #172]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001ed8:	4829      	ldr	r0, [pc, #164]	; (8001f80 <MX_SAI1_Init+0x13c>)
 8001eda:	f00f fd2d 	bl	8011938 <HAL_SAI_Init>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8001ee4:	f7ff ff1a 	bl	8001d1c <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8001ee8:	4b28      	ldr	r3, [pc, #160]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001eea:	4a29      	ldr	r2, [pc, #164]	; (8001f90 <MX_SAI1_Init+0x14c>)
 8001eec:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001eee:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001ef4:	4b25      	ldr	r3, [pc, #148]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001ef6:	2203      	movs	r2, #3
 8001ef8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001efc:	2240      	movs	r2, #64	; 0x40
 8001efe:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001f00:	4b22      	ldr	r3, [pc, #136]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001f06:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001f12:	4b1e      	ldr	r3, [pc, #120]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001f18:	4b1c      	ldr	r3, [pc, #112]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001f1e:	4b1b      	ldr	r3, [pc, #108]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001f2a:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001f30:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f38:	2208      	movs	r2, #8
 8001f3a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001f3c:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001f6c:	4807      	ldr	r0, [pc, #28]	; (8001f8c <MX_SAI1_Init+0x148>)
 8001f6e:	f00f fce3 	bl	8011938 <HAL_SAI_Init>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001f78:	f7ff fed0 	bl	8001d1c <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000b24 	.word	0x20000b24
 8001f84:	40015404 	.word	0x40015404
 8001f88:	0002ee00 	.word	0x0002ee00
 8001f8c:	20000ba8 	.word	0x20000ba8
 8001f90:	40015424 	.word	0x40015424

08001f94 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a33      	ldr	r2, [pc, #204]	; (8002070 <HAL_SAI_MspInit+0xdc>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d135      	bne.n	8002012 <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8001fa6:	4b33      	ldr	r3, [pc, #204]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d10b      	bne.n	8001fc6 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001fae:	4b32      	ldr	r3, [pc, #200]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a31      	ldr	r2, [pc, #196]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 8001fb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b2f      	ldr	r3, [pc, #188]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001fc6:	4b2b      	ldr	r3, [pc, #172]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	4a29      	ldr	r2, [pc, #164]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 8001fce:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8001fd0:	2354      	movs	r3, #84	; 0x54
 8001fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001fe0:	230d      	movs	r3, #13
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4824      	ldr	r0, [pc, #144]	; (800207c <HAL_SAI_MspInit+0xe8>)
 8001fec:	f00a faea 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffe:	2300      	movs	r3, #0
 8002000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002002:	230d      	movs	r3, #13
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4619      	mov	r1, r3
 800200c:	481c      	ldr	r0, [pc, #112]	; (8002080 <HAL_SAI_MspInit+0xec>)
 800200e:	f00a fad9 	bl	800c5c4 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a1b      	ldr	r2, [pc, #108]	; (8002084 <HAL_SAI_MspInit+0xf0>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d124      	bne.n	8002066 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 800201c:	4b15      	ldr	r3, [pc, #84]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10b      	bne.n	800203c <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002024:	4b14      	ldr	r3, [pc, #80]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 8002026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 800202a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800202e:	6613      	str	r3, [r2, #96]	; 0x60
 8002030:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_SAI_MspInit+0xe4>)
 8002032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800203c:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	4a0c      	ldr	r2, [pc, #48]	; (8002074 <HAL_SAI_MspInit+0xe0>)
 8002044:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 8002046:	2308      	movs	r3, #8
 8002048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002056:	230d      	movs	r3, #13
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 800205a:	f107 0314 	add.w	r3, r7, #20
 800205e:	4619      	mov	r1, r3
 8002060:	4806      	ldr	r0, [pc, #24]	; (800207c <HAL_SAI_MspInit+0xe8>)
 8002062:	f00a faaf 	bl	800c5c4 <HAL_GPIO_Init>

    }
}
 8002066:	bf00      	nop
 8002068:	3728      	adds	r7, #40	; 0x28
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40015404 	.word	0x40015404
 8002074:	20000c2c 	.word	0x20000c2c
 8002078:	40021000 	.word	0x40021000
 800207c:	48001000 	.word	0x48001000
 8002080:	48000400 	.word	0x48000400
 8002084:	40015424 	.word	0x40015424

08002088 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800208c:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 800208e:	4a15      	ldr	r2, [pc, #84]	; (80020e4 <MX_SDMMC1_SD_Init+0x5c>)
 8002090:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8002092:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 8002094:	2200      	movs	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80020a4:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 80020b6:	480a      	ldr	r0, [pc, #40]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020b8:	f00f fdea 	bl	8011c90 <HAL_SD_Init>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 80020c2:	f7ff fe2b 	bl	8001d1c <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80020c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020ca:	4805      	ldr	r0, [pc, #20]	; (80020e0 <MX_SDMMC1_SD_Init+0x58>)
 80020cc:	f010 f85a 	bl	8012184 <HAL_SD_ConfigWideBusOperation>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_SDMMC1_SD_Init+0x52>
  {
    Error_Handler();
 80020d6:	f7ff fe21 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000c30 	.word	0x20000c30
 80020e4:	40012800 	.word	0x40012800

080020e8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	; 0x28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a25      	ldr	r2, [pc, #148]	; (800219c <HAL_SD_MspInit+0xb4>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d144      	bne.n	8002194 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800210a:	4b25      	ldr	r3, [pc, #148]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 800210c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210e:	4a24      	ldr	r2, [pc, #144]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002110:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002114:	6613      	str	r3, [r2, #96]	; 0x60
 8002116:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	4a1e      	ldr	r2, [pc, #120]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002128:	f043 0308 	orr.w	r3, r3, #8
 800212c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800212e:	4b1c      	ldr	r3, [pc, #112]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800213a:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 800213c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213e:	4a18      	ldr	r2, [pc, #96]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002140:	f043 0304 	orr.w	r3, r3, #4
 8002144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <HAL_SD_MspInit+0xb8>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	60bb      	str	r3, [r7, #8]
 8002150:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8002152:	2304      	movs	r3, #4
 8002154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002162:	230c      	movs	r3, #12
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	480d      	ldr	r0, [pc, #52]	; (80021a4 <HAL_SD_MspInit+0xbc>)
 800216e:	f00a fa29 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 8002172:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002176:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002184:	230c      	movs	r3, #12
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	4619      	mov	r1, r3
 800218e:	4806      	ldr	r0, [pc, #24]	; (80021a8 <HAL_SD_MspInit+0xc0>)
 8002190:	f00a fa18 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8002194:	bf00      	nop
 8002196:	3728      	adds	r7, #40	; 0x28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40012800 	.word	0x40012800
 80021a0:	40021000 	.word	0x40021000
 80021a4:	48000c00 	.word	0x48000c00
 80021a8:	48000800 	.word	0x48000800

080021ac <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021b0:	4b1b      	ldr	r3, [pc, #108]	; (8002220 <MX_SPI1_Init+0x74>)
 80021b2:	4a1c      	ldr	r2, [pc, #112]	; (8002224 <MX_SPI1_Init+0x78>)
 80021b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <MX_SPI1_Init+0x74>)
 80021b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021be:	4b18      	ldr	r3, [pc, #96]	; (8002220 <MX_SPI1_Init+0x74>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80021c4:	4b16      	ldr	r3, [pc, #88]	; (8002220 <MX_SPI1_Init+0x74>)
 80021c6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80021ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021cc:	4b14      	ldr	r3, [pc, #80]	; (8002220 <MX_SPI1_Init+0x74>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021d2:	4b13      	ldr	r3, [pc, #76]	; (8002220 <MX_SPI1_Init+0x74>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_SPI1_Init+0x74>)
 80021da:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80021de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021e0:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <MX_SPI1_Init+0x74>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_SPI1_Init+0x74>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_SPI1_Init+0x74>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_SPI1_Init+0x74>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_SPI1_Init+0x74>)
 80021fa:	2207      	movs	r2, #7
 80021fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_SPI1_Init+0x74>)
 8002200:	2200      	movs	r2, #0
 8002202:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_SPI1_Init+0x74>)
 8002206:	2208      	movs	r2, #8
 8002208:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_SPI1_Init+0x74>)
 800220c:	f010 fb32 	bl	8012874 <HAL_SPI_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002216:	f7ff fd81 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000cb4 	.word	0x20000cb4
 8002224:	40013000 	.word	0x40013000

08002228 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800222c:	4b1b      	ldr	r3, [pc, #108]	; (800229c <MX_SPI2_Init+0x74>)
 800222e:	4a1c      	ldr	r2, [pc, #112]	; (80022a0 <MX_SPI2_Init+0x78>)
 8002230:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002232:	4b1a      	ldr	r3, [pc, #104]	; (800229c <MX_SPI2_Init+0x74>)
 8002234:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002238:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800223a:	4b18      	ldr	r3, [pc, #96]	; (800229c <MX_SPI2_Init+0x74>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002240:	4b16      	ldr	r3, [pc, #88]	; (800229c <MX_SPI2_Init+0x74>)
 8002242:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002246:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002248:	4b14      	ldr	r3, [pc, #80]	; (800229c <MX_SPI2_Init+0x74>)
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800224e:	4b13      	ldr	r3, [pc, #76]	; (800229c <MX_SPI2_Init+0x74>)
 8002250:	2200      	movs	r2, #0
 8002252:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <MX_SPI2_Init+0x74>)
 8002256:	f44f 7200 	mov.w	r2, #512	; 0x200
 800225a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800225c:	4b0f      	ldr	r3, [pc, #60]	; (800229c <MX_SPI2_Init+0x74>)
 800225e:	2200      	movs	r2, #0
 8002260:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002262:	4b0e      	ldr	r3, [pc, #56]	; (800229c <MX_SPI2_Init+0x74>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <MX_SPI2_Init+0x74>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800226e:	4b0b      	ldr	r3, [pc, #44]	; (800229c <MX_SPI2_Init+0x74>)
 8002270:	2200      	movs	r2, #0
 8002272:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002274:	4b09      	ldr	r3, [pc, #36]	; (800229c <MX_SPI2_Init+0x74>)
 8002276:	2207      	movs	r2, #7
 8002278:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <MX_SPI2_Init+0x74>)
 800227c:	2200      	movs	r2, #0
 800227e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <MX_SPI2_Init+0x74>)
 8002282:	2208      	movs	r2, #8
 8002284:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002286:	4805      	ldr	r0, [pc, #20]	; (800229c <MX_SPI2_Init+0x74>)
 8002288:	f010 faf4 	bl	8012874 <HAL_SPI_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002292:	f7ff fd43 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000d18 	.word	0x20000d18
 80022a0:	40003800 	.word	0x40003800

080022a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08e      	sub	sp, #56	; 0x38
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a4b      	ldr	r2, [pc, #300]	; (80023f0 <HAL_SPI_MspInit+0x14c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d146      	bne.n	8002354 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022c6:	4b4b      	ldr	r3, [pc, #300]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ca:	4a4a      	ldr	r2, [pc, #296]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022d0:	6613      	str	r3, [r2, #96]	; 0x60
 80022d2:	4b48      	ldr	r3, [pc, #288]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022da:	623b      	str	r3, [r7, #32]
 80022dc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022de:	4b45      	ldr	r3, [pc, #276]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e2:	4a44      	ldr	r2, [pc, #272]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022e4:	f043 0302 	orr.w	r3, r3, #2
 80022e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022ea:	4b42      	ldr	r3, [pc, #264]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f6:	4b3f      	ldr	r3, [pc, #252]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fa:	4a3e      	ldr	r2, [pc, #248]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002302:	4b3c      	ldr	r3, [pc, #240]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	61bb      	str	r3, [r7, #24]
 800230c:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 800230e:	2330      	movs	r3, #48	; 0x30
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231e:	2305      	movs	r3, #5
 8002320:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002322:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002326:	4619      	mov	r1, r3
 8002328:	4833      	ldr	r0, [pc, #204]	; (80023f8 <HAL_SPI_MspInit+0x154>)
 800232a:	f00a f94b 	bl	800c5c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 800232e:	f248 0320 	movw	r3, #32800	; 0x8020
 8002332:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233c:	2303      	movs	r3, #3
 800233e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002340:	2305      	movs	r3, #5
 8002342:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002348:	4619      	mov	r1, r3
 800234a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800234e:	f00a f939 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002352:	e049      	b.n	80023e8 <HAL_SPI_MspInit+0x144>
  else if(spiHandle->Instance==SPI2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a28      	ldr	r2, [pc, #160]	; (80023fc <HAL_SPI_MspInit+0x158>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d144      	bne.n	80023e8 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800235e:	4b25      	ldr	r3, [pc, #148]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002362:	4a24      	ldr	r2, [pc, #144]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002368:	6593      	str	r3, [r2, #88]	; 0x58
 800236a:	4b22      	ldr	r3, [pc, #136]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 800236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002376:	4b1f      	ldr	r3, [pc, #124]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237a:	4a1e      	ldr	r2, [pc, #120]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 800237c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002380:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002382:	4b1c      	ldr	r3, [pc, #112]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800238e:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002392:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 8002394:	f043 0302 	orr.w	r3, r3, #2
 8002398:	64d3      	str	r3, [r2, #76]	; 0x4c
 800239a:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <HAL_SPI_MspInit+0x150>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 80023a6:	2306      	movs	r3, #6
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b2:	2303      	movs	r3, #3
 80023b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023b6:	2305      	movs	r3, #5
 80023b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80023ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023be:	4619      	mov	r1, r3
 80023c0:	480f      	ldr	r0, [pc, #60]	; (8002400 <HAL_SPI_MspInit+0x15c>)
 80023c2:	f00a f8ff 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 80023c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023cc:	2302      	movs	r3, #2
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023d8:	2305      	movs	r3, #5
 80023da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 80023dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e0:	4619      	mov	r1, r3
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <HAL_SPI_MspInit+0x154>)
 80023e4:	f00a f8ee 	bl	800c5c4 <HAL_GPIO_Init>
}
 80023e8:	bf00      	nop
 80023ea:	3738      	adds	r7, #56	; 0x38
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40013000 	.word	0x40013000
 80023f4:	40021000 	.word	0x40021000
 80023f8:	48000400 	.word	0x48000400
 80023fc:	40003800 	.word	0x40003800
 8002400:	48002000 	.word	0x48002000

08002404 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <HAL_MspInit+0x44>)
 800240c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800240e:	4a0e      	ldr	r2, [pc, #56]	; (8002448 <HAL_MspInit+0x44>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6613      	str	r3, [r2, #96]	; 0x60
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_MspInit+0x44>)
 8002418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <HAL_MspInit+0x44>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	4a08      	ldr	r2, [pc, #32]	; (8002448 <HAL_MspInit+0x44>)
 8002428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800242c:	6593      	str	r3, [r2, #88]	; 0x58
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_MspInit+0x44>)
 8002430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002436:	603b      	str	r3, [r7, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000

0800244c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <NMI_Handler+0x4>

08002452 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002456:	e7fe      	b.n	8002456 <HardFault_Handler+0x4>

08002458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800245c:	e7fe      	b.n	800245c <MemManage_Handler+0x4>

0800245e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <BusFault_Handler+0x4>

08002464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002468:	e7fe      	b.n	8002468 <UsageFault_Handler+0x4>

0800246a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002498:	f008 fd7e 	bl	800af98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}

080024a0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MFX_IRQ_OUT_Pin);
 80024a4:	2020      	movs	r0, #32
 80024a6:	f00a fb29 	bl	800cafc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}

080024ae <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_DOWN_Pin);
 80024b2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80024b6:	f00a fb21 	bl	800cafc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_RIGHT_Pin);
 80024ba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80024be:	f00a fb1d 	bl	800cafc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CTP_INT_Pin);
 80024c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024c6:	f00a fb19 	bl	800cafc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80024d4:	4802      	ldr	r0, [pc, #8]	; (80024e0 <OTG_FS_IRQHandler+0x10>)
 80024d6:	f00b fe1f 	bl	800e118 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	2000269c 	.word	0x2000269c

080024e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	e00a      	b.n	800250c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024f6:	f3af 8000 	nop.w
 80024fa:	4601      	mov	r1, r0
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	1c5a      	adds	r2, r3, #1
 8002500:	60ba      	str	r2, [r7, #8]
 8002502:	b2ca      	uxtb	r2, r1
 8002504:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	3301      	adds	r3, #1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	429a      	cmp	r2, r3
 8002512:	dbf0      	blt.n	80024f6 <_read+0x12>
	}

return len;
 8002514:	687b      	ldr	r3, [r7, #4]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	e009      	b.n	8002544 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	1c5a      	adds	r2, r3, #1
 8002534:	60ba      	str	r2, [r7, #8]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	3301      	adds	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	429a      	cmp	r2, r3
 800254a:	dbf1      	blt.n	8002530 <_write+0x12>
	}
	return len;
 800254c:	687b      	ldr	r3, [r7, #4]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <_close>:

int _close(int file)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
	return -1;
 800255e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002562:	4618      	mov	r0, r3
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800257e:	605a      	str	r2, [r3, #4]
	return 0;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <_isatty>:

int _isatty(int file)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
	return 1;
 8002596:	2301      	movs	r3, #1
}
 8002598:	4618      	mov	r0, r3
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
	return 0;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c8:	4a14      	ldr	r2, [pc, #80]	; (800261c <_sbrk+0x5c>)
 80025ca:	4b15      	ldr	r3, [pc, #84]	; (8002620 <_sbrk+0x60>)
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d4:	4b13      	ldr	r3, [pc, #76]	; (8002624 <_sbrk+0x64>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025dc:	4b11      	ldr	r3, [pc, #68]	; (8002624 <_sbrk+0x64>)
 80025de:	4a12      	ldr	r2, [pc, #72]	; (8002628 <_sbrk+0x68>)
 80025e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025e2:	4b10      	ldr	r3, [pc, #64]	; (8002624 <_sbrk+0x64>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d207      	bcs.n	8002600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025f0:	f016 fa50 	bl	8018a94 <__errno>
 80025f4:	4603      	mov	r3, r0
 80025f6:	220c      	movs	r2, #12
 80025f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025fe:	e009      	b.n	8002614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <_sbrk+0x64>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4413      	add	r3, r2
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <_sbrk+0x64>)
 8002610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002612:	68fb      	ldr	r3, [r7, #12]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20050000 	.word	0x20050000
 8002620:	00000400 	.word	0x00000400
 8002624:	20000d7c 	.word	0x20000d7c
 8002628:	20002dd8 	.word	0x20002dd8

0800262c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002630:	4b06      	ldr	r3, [pc, #24]	; (800264c <SystemInit+0x20>)
 8002632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002636:	4a05      	ldr	r2, [pc, #20]	; (800264c <SystemInit+0x20>)
 8002638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800263c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <MX_TIM6_Init+0x64>)
 8002662:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <MX_TIM6_Init+0x68>)
 8002664:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 8002666:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <MX_TIM6_Init+0x64>)
 8002668:	2263      	movs	r2, #99	; 0x63
 800266a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <MX_TIM6_Init+0x64>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19200-1;
 8002672:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <MX_TIM6_Init+0x64>)
 8002674:	f644 22ff 	movw	r2, #19199	; 0x4aff
 8002678:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <MX_TIM6_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002680:	480c      	ldr	r0, [pc, #48]	; (80026b4 <MX_TIM6_Init+0x64>)
 8002682:	f010 f9e2 	bl	8012a4a <HAL_TIM_Base_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800268c:	f7ff fb46 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	4619      	mov	r1, r3
 800269c:	4805      	ldr	r0, [pc, #20]	; (80026b4 <MX_TIM6_Init+0x64>)
 800269e:	f011 f939 	bl	8013914 <HAL_TIMEx_MasterConfigSynchronization>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80026a8:	f7ff fb38 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80026ac:	bf00      	nop
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000d80 	.word	0x20000d80
 80026b8:	40001000 	.word	0x40001000

080026bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0a      	ldr	r2, [pc, #40]	; (80026f4 <HAL_TIM_Base_MspInit+0x38>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d10b      	bne.n	80026e6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026ce:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_TIM_Base_MspInit+0x3c>)
 80026d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d2:	4a09      	ldr	r2, [pc, #36]	; (80026f8 <HAL_TIM_Base_MspInit+0x3c>)
 80026d4:	f043 0310 	orr.w	r3, r3, #16
 80026d8:	6593      	str	r3, [r2, #88]	; 0x58
 80026da:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <HAL_TIM_Base_MspInit+0x3c>)
 80026dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026de:	f003 0310 	and.w	r3, r3, #16
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80026e6:	bf00      	nop
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40001000 	.word	0x40001000
 80026f8:	40021000 	.word	0x40021000

080026fc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002700:	4b12      	ldr	r3, [pc, #72]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002702:	4a13      	ldr	r2, [pc, #76]	; (8002750 <MX_LPUART1_UART_Init+0x54>)
 8002704:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8002706:	4b11      	ldr	r3, [pc, #68]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002708:	4a12      	ldr	r2, [pc, #72]	; (8002754 <MX_LPUART1_UART_Init+0x58>)
 800270a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002712:	4b0e      	ldr	r3, [pc, #56]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002714:	2200      	movs	r2, #0
 8002716:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002718:	4b0c      	ldr	r3, [pc, #48]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 800271a:	2200      	movs	r2, #0
 800271c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800271e:	4b0b      	ldr	r3, [pc, #44]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002720:	220c      	movs	r2, #12
 8002722:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002724:	4b09      	ldr	r3, [pc, #36]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002726:	2200      	movs	r2, #0
 8002728:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800272a:	4b08      	ldr	r3, [pc, #32]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 800272c:	2200      	movs	r2, #0
 800272e:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002732:	2200      	movs	r2, #0
 8002734:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002736:	4805      	ldr	r0, [pc, #20]	; (800274c <MX_LPUART1_UART_Init+0x50>)
 8002738:	f011 f974 	bl	8013a24 <HAL_UART_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_LPUART1_UART_Init+0x4a>
  {
    Error_Handler();
 8002742:	f7ff faeb 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000dcc 	.word	0x20000dcc
 8002750:	40008000 	.word	0x40008000
 8002754:	00033324 	.word	0x00033324

08002758 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800275c:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 800275e:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <MX_USART1_UART_Init+0x5c>)
 8002760:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002762:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002764:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002768:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 800276c:	2200      	movs	r2, #0
 800276e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002770:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002772:	2200      	movs	r2, #0
 8002774:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002778:	2200      	movs	r2, #0
 800277a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 800277e:	220c      	movs	r2, #12
 8002780:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002782:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002784:	2200      	movs	r2, #0
 8002786:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002788:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 800278a:	2200      	movs	r2, #0
 800278c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800278e:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002790:	2200      	movs	r2, #0
 8002792:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 8002796:	2200      	movs	r2, #0
 8002798:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800279a:	4805      	ldr	r0, [pc, #20]	; (80027b0 <MX_USART1_UART_Init+0x58>)
 800279c:	f011 f942 	bl	8013a24 <HAL_UART_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80027a6:	f7ff fab9 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000e50 	.word	0x20000e50
 80027b4:	40013800 	.word	0x40013800

080027b8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027bc:	4b14      	ldr	r3, [pc, #80]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027be:	4a15      	ldr	r2, [pc, #84]	; (8002814 <MX_USART2_UART_Init+0x5c>)
 80027c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027c2:	4b13      	ldr	r3, [pc, #76]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ca:	4b11      	ldr	r3, [pc, #68]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027d6:	4b0e      	ldr	r3, [pc, #56]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027d8:	2200      	movs	r2, #0
 80027da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027de:	220c      	movs	r2, #12
 80027e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027e2:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027ee:	4b08      	ldr	r3, [pc, #32]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027fa:	4805      	ldr	r0, [pc, #20]	; (8002810 <MX_USART2_UART_Init+0x58>)
 80027fc:	f011 f912 	bl	8013a24 <HAL_UART_Init>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002806:	f7ff fa89 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000ed4 	.word	0x20000ed4
 8002814:	40004400 	.word	0x40004400

08002818 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b0b2      	sub	sp, #200	; 0xc8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002830:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002834:	228c      	movs	r2, #140	; 0x8c
 8002836:	2100      	movs	r1, #0
 8002838:	4618      	mov	r0, r3
 800283a:	f016 f963 	bl	8018b04 <memset>
  if(uartHandle->Instance==LPUART1)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a86      	ldr	r2, [pc, #536]	; (8002a5c <HAL_UART_MspInit+0x244>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d13e      	bne.n	80028c6 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002848:	2320      	movs	r3, #32
 800284a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800284c:	2300      	movs	r3, #0
 800284e:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002850:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002854:	4618      	mov	r0, r3
 8002856:	f00d fcdb 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002860:	f7ff fa5c 	bl	8001d1c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002864:	4b7e      	ldr	r3, [pc, #504]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002868:	4a7d      	ldr	r2, [pc, #500]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002870:	4b7b      	ldr	r3, [pc, #492]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800287c:	4b78      	ldr	r3, [pc, #480]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800287e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002880:	4a77      	ldr	r2, [pc, #476]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002886:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002888:	4b75      	ldr	r3, [pc, #468]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800288a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800288c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 8002894:	f00c fd64 	bl	800f360 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8002898:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800289c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a0:	2302      	movs	r3, #2
 80028a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ac:	2303      	movs	r3, #3
 80028ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80028b2:	2308      	movs	r3, #8
 80028b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80028bc:	4619      	mov	r1, r3
 80028be:	4869      	ldr	r0, [pc, #420]	; (8002a64 <HAL_UART_MspInit+0x24c>)
 80028c0:	f009 fe80 	bl	800c5c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028c4:	e0c6      	b.n	8002a54 <HAL_UART_MspInit+0x23c>
  else if(uartHandle->Instance==USART1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a67      	ldr	r2, [pc, #412]	; (8002a68 <HAL_UART_MspInit+0x250>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d15f      	bne.n	8002990 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80028d0:	2301      	movs	r3, #1
 80028d2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80028d4:	2300      	movs	r3, #0
 80028d6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028dc:	4618      	mov	r0, r3
 80028de:	f00d fc97 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80028e8:	f7ff fa18 	bl	8001d1c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80028ec:	4b5c      	ldr	r3, [pc, #368]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80028ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f0:	4a5b      	ldr	r2, [pc, #364]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80028f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f6:	6613      	str	r3, [r2, #96]	; 0x60
 80028f8:	4b59      	ldr	r3, [pc, #356]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80028fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002900:	61fb      	str	r3, [r7, #28]
 8002902:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002904:	4b56      	ldr	r3, [pc, #344]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002908:	4a55      	ldr	r2, [pc, #340]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800290a:	f043 0302 	orr.w	r3, r3, #2
 800290e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002910:	4b53      	ldr	r3, [pc, #332]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	61bb      	str	r3, [r7, #24]
 800291a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800291c:	4b50      	ldr	r3, [pc, #320]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800291e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002920:	4a4f      	ldr	r2, [pc, #316]	; (8002a60 <HAL_UART_MspInit+0x248>)
 8002922:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002926:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002928:	4b4d      	ldr	r3, [pc, #308]	; (8002a60 <HAL_UART_MspInit+0x248>)
 800292a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8002934:	f00c fd14 	bl	800f360 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8002938:	2340      	movs	r3, #64	; 0x40
 800293a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293e:	2302      	movs	r3, #2
 8002940:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294a:	2303      	movs	r3, #3
 800294c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002950:	2307      	movs	r3, #7
 8002952:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800295a:	4619      	mov	r1, r3
 800295c:	4843      	ldr	r0, [pc, #268]	; (8002a6c <HAL_UART_MspInit+0x254>)
 800295e:	f009 fe31 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8002962:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002966:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296a:	2302      	movs	r3, #2
 800296c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002976:	2303      	movs	r3, #3
 8002978:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800297c:	2307      	movs	r3, #7
 800297e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002982:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002986:	4619      	mov	r1, r3
 8002988:	4836      	ldr	r0, [pc, #216]	; (8002a64 <HAL_UART_MspInit+0x24c>)
 800298a:	f009 fe1b 	bl	800c5c4 <HAL_GPIO_Init>
}
 800298e:	e061      	b.n	8002a54 <HAL_UART_MspInit+0x23c>
  else if(uartHandle->Instance==USART2)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a36      	ldr	r2, [pc, #216]	; (8002a70 <HAL_UART_MspInit+0x258>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d15c      	bne.n	8002a54 <HAL_UART_MspInit+0x23c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800299a:	2302      	movs	r3, #2
 800299c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800299e:	2300      	movs	r3, #0
 80029a0:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029a6:	4618      	mov	r0, r3
 80029a8:	f00d fc32 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_UART_MspInit+0x19e>
      Error_Handler();
 80029b2:	f7ff f9b3 	bl	8001d1c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029b6:	4b2a      	ldr	r3, [pc, #168]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ba:	4a29      	ldr	r2, [pc, #164]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029c0:	6593      	str	r3, [r2, #88]	; 0x58
 80029c2:	4b27      	ldr	r3, [pc, #156]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029ce:	4b24      	ldr	r3, [pc, #144]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d2:	4a23      	ldr	r2, [pc, #140]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029d4:	f043 0308 	orr.w	r3, r3, #8
 80029d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029da:	4b21      	ldr	r3, [pc, #132]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e6:	4b1e      	ldr	r3, [pc, #120]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ea:	4a1d      	ldr	r2, [pc, #116]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029f2:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <HAL_UART_MspInit+0x248>)
 80029f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 80029fe:	2340      	movs	r3, #64	; 0x40
 8002a00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a04:	2302      	movs	r3, #2
 8002a06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a10:	2303      	movs	r3, #3
 8002a12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a16:	2307      	movs	r3, #7
 8002a18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8002a1c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a20:	4619      	mov	r1, r3
 8002a22:	4814      	ldr	r0, [pc, #80]	; (8002a74 <HAL_UART_MspInit+0x25c>)
 8002a24:	f009 fdce 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8002a28:	2304      	movs	r3, #4
 8002a2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a40:	2307      	movs	r3, #7
 8002a42:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8002a46:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a50:	f009 fdb8 	bl	800c5c4 <HAL_GPIO_Init>
}
 8002a54:	bf00      	nop
 8002a56:	37c8      	adds	r7, #200	; 0xc8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40008000 	.word	0x40008000
 8002a60:	40021000 	.word	0x40021000
 8002a64:	48001800 	.word	0x48001800
 8002a68:	40013800 	.word	0x40013800
 8002a6c:	48000400 	.word	0x48000400
 8002a70:	40004400 	.word	0x40004400
 8002a74:	48000c00 	.word	0x48000c00

08002a78 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af02      	add	r7, sp, #8
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	330a      	adds	r3, #10
 8002a88:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8002a96:	b299      	uxth	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	f00a f900 	bl	800cca8 <HAL_I2C_Master_Transmit>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8002aac:	693b      	ldr	r3, [r7, #16]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b088      	sub	sp, #32
 8002aba:	af02      	add	r7, sp, #8
 8002abc:	60f8      	str	r0, [r7, #12]
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	330a      	adds	r3, #10
 8002ac6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	b299      	uxth	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	f00a f9d2 	bl	800ce90 <HAL_I2C_Master_Receive>
 8002aec:	4603      	mov	r3, r0
 8002aee:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8002af0:	693b      	ldr	r3, [r7, #16]
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
	...

08002afc <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	2b3f      	cmp	r3, #63	; 0x3f
 8002b14:	d902      	bls.n	8002b1c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8002b16:	f06f 0303 	mvn.w	r3, #3
 8002b1a:	e016      	b.n	8002b4a <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8002b1c:	4a0d      	ldr	r2, [pc, #52]	; (8002b54 <VL53L0X_WriteMulti+0x58>)
 8002b1e:	7afb      	ldrb	r3, [r7, #11]
 8002b20:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	480c      	ldr	r0, [pc, #48]	; (8002b58 <VL53L0X_WriteMulti+0x5c>)
 8002b28:	f015 ffde 	bl	8018ae8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	461a      	mov	r2, r3
 8002b32:	4908      	ldr	r1, [pc, #32]	; (8002b54 <VL53L0X_WriteMulti+0x58>)
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f7ff ff9f 	bl	8002a78 <_I2CWrite>
 8002b3a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002b42:	23ec      	movs	r3, #236	; 0xec
 8002b44:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8002b46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000f58 	.word	0x20000f58
 8002b58:	20000f59 	.word	0x20000f59

08002b5c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8002b70:	f107 030b 	add.w	r3, r7, #11
 8002b74:	2201      	movs	r2, #1
 8002b76:	4619      	mov	r1, r3
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f7ff ff7d 	bl	8002a78 <_I2CWrite>
 8002b7e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002b86:	23ec      	movs	r3, #236	; 0xec
 8002b88:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002b8a:	e00c      	b.n	8002ba6 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	6879      	ldr	r1, [r7, #4]
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7ff ff90 	bl	8002ab6 <_I2CRead>
 8002b96:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d002      	beq.n	8002ba4 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002b9e:	23ec      	movs	r3, #236	; 0xec
 8002ba0:	75fb      	strb	r3, [r7, #23]
 8002ba2:	e000      	b.n	8002ba6 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8002ba4:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8002ba6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	70fb      	strb	r3, [r7, #3]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8002bc8:	4a0b      	ldr	r2, [pc, #44]	; (8002bf8 <VL53L0X_WrByte+0x44>)
 8002bca:	78fb      	ldrb	r3, [r7, #3]
 8002bcc:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8002bce:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <VL53L0X_WrByte+0x44>)
 8002bd0:	78bb      	ldrb	r3, [r7, #2]
 8002bd2:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	4908      	ldr	r1, [pc, #32]	; (8002bf8 <VL53L0X_WrByte+0x44>)
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ff4d 	bl	8002a78 <_I2CWrite>
 8002bde:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002be6:	23ec      	movs	r3, #236	; 0xec
 8002be8:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8002bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20000f58 	.word	0x20000f58

08002bfc <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	70fb      	strb	r3, [r7, #3]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8002c10:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <VL53L0X_WrWord+0x50>)
 8002c12:	78fb      	ldrb	r3, [r7, #3]
 8002c14:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8002c16:	883b      	ldrh	r3, [r7, #0]
 8002c18:	0a1b      	lsrs	r3, r3, #8
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <VL53L0X_WrWord+0x50>)
 8002c20:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8002c22:	883b      	ldrh	r3, [r7, #0]
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <VL53L0X_WrWord+0x50>)
 8002c28:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	4907      	ldr	r1, [pc, #28]	; (8002c4c <VL53L0X_WrWord+0x50>)
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff ff22 	bl	8002a78 <_I2CWrite>
 8002c34:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002c3c:	23ec      	movs	r3, #236	; 0xec
 8002c3e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8002c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000f58 	.word	0x20000f58

08002c50 <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data) {
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    _I2CBuffer[0] = index;
 8002c62:	4a13      	ldr	r2, [pc, #76]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c64:	7afb      	ldrb	r3, [r7, #11]
 8002c66:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = (data >> 24) & 0xFF;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	0e1b      	lsrs	r3, r3, #24
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c70:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 16) & 0xFF;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	0c1b      	lsrs	r3, r3, #16
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c7a:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 8)  & 0xFF;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	0a1b      	lsrs	r3, r3, #8
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c84:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 0 ) & 0xFF;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	b2da      	uxtb	r2, r3
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c8c:	711a      	strb	r2, [r3, #4]
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 5);
 8002c8e:	2205      	movs	r2, #5
 8002c90:	4907      	ldr	r1, [pc, #28]	; (8002cb0 <VL53L0X_WrDWord+0x60>)
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f7ff fef0 	bl	8002a78 <_I2CWrite>
 8002c98:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <VL53L0X_WrDWord+0x54>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002ca0:	23ec      	movs	r3, #236	; 0xec
 8002ca2:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8002ca4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000f58 	.word	0x20000f58

08002cb4 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	4608      	mov	r0, r1
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	70fb      	strb	r3, [r7, #3]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	70bb      	strb	r3, [r7, #2]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8002cd2:	f107 020e 	add.w	r2, r7, #14
 8002cd6:	78fb      	ldrb	r3, [r7, #3]
 8002cd8:	4619      	mov	r1, r3
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f81e 	bl	8002d1c <VL53L0X_RdByte>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8002ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d110      	bne.n	8002d0e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8002cec:	7bba      	ldrb	r2, [r7, #14]
 8002cee:	78bb      	ldrb	r3, [r7, #2]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	787b      	ldrb	r3, [r7, #1]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8002cfc:	7bba      	ldrb	r2, [r7, #14]
 8002cfe:	78fb      	ldrb	r3, [r7, #3]
 8002d00:	4619      	mov	r1, r3
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff ff56 	bl	8002bb4 <VL53L0X_WrByte>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	73fb      	strb	r3, [r7, #15]
 8002d0c:	e000      	b.n	8002d10 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8002d0e:	bf00      	nop
done:
    return Status;
 8002d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	460b      	mov	r3, r1
 8002d26:	607a      	str	r2, [r7, #4]
 8002d28:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8002d2e:	f107 030b 	add.w	r3, r7, #11
 8002d32:	2201      	movs	r2, #1
 8002d34:	4619      	mov	r1, r3
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f7ff fe9e 	bl	8002a78 <_I2CWrite>
 8002d3c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002d44:	23ec      	movs	r3, #236	; 0xec
 8002d46:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002d48:	e00c      	b.n	8002d64 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f7ff feb1 	bl	8002ab6 <_I2CRead>
 8002d54:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002d5c:	23ec      	movs	r3, #236	; 0xec
 8002d5e:	75fb      	strb	r3, [r7, #23]
 8002d60:	e000      	b.n	8002d64 <VL53L0X_RdByte+0x48>
    }
done:
 8002d62:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8002d64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8002d82:	f107 030b 	add.w	r3, r7, #11
 8002d86:	2201      	movs	r2, #1
 8002d88:	4619      	mov	r1, r3
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f7ff fe74 	bl	8002a78 <_I2CWrite>
 8002d90:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002d98:	23ec      	movs	r3, #236	; 0xec
 8002d9a:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002d9c:	e017      	b.n	8002dce <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8002d9e:	2202      	movs	r2, #2
 8002da0:	490e      	ldr	r1, [pc, #56]	; (8002ddc <VL53L0X_RdWord+0x6c>)
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f7ff fe87 	bl	8002ab6 <_I2CRead>
 8002da8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002db0:	23ec      	movs	r3, #236	; 0xec
 8002db2:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002db4:	e00b      	b.n	8002dce <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8002db6:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <VL53L0X_RdWord+0x6c>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	021b      	lsls	r3, r3, #8
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <VL53L0X_RdWord+0x6c>)
 8002dc2:	785b      	ldrb	r3, [r3, #1]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 8002dce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000f58 	.word	0x20000f58

08002de0 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	460b      	mov	r3, r1
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002dee:	2300      	movs	r3, #0
 8002df0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8002df2:	f107 030b 	add.w	r3, r7, #11
 8002df6:	2201      	movs	r2, #1
 8002df8:	4619      	mov	r1, r3
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff fe3c 	bl	8002a78 <_I2CWrite>
 8002e00:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002e08:	23ec      	movs	r3, #236	; 0xec
 8002e0a:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002e0c:	e01b      	b.n	8002e46 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8002e0e:	2204      	movs	r2, #4
 8002e10:	4910      	ldr	r1, [pc, #64]	; (8002e54 <VL53L0X_RdDWord+0x74>)
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f7ff fe4f 	bl	8002ab6 <_I2CRead>
 8002e18:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8002e20:	23ec      	movs	r3, #236	; 0xec
 8002e22:	75fb      	strb	r3, [r7, #23]
        goto done;
 8002e24:	e00f      	b.n	8002e46 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <VL53L0X_RdDWord+0x74>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	061a      	lsls	r2, r3, #24
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <VL53L0X_RdDWord+0x74>)
 8002e2e:	785b      	ldrb	r3, [r3, #1]
 8002e30:	041b      	lsls	r3, r3, #16
 8002e32:	441a      	add	r2, r3
 8002e34:	4b07      	ldr	r3, [pc, #28]	; (8002e54 <VL53L0X_RdDWord+0x74>)
 8002e36:	789b      	ldrb	r3, [r3, #2]
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	4413      	add	r3, r2
 8002e3c:	4a05      	ldr	r2, [pc, #20]	; (8002e54 <VL53L0X_RdDWord+0x74>)
 8002e3e:	78d2      	ldrb	r2, [r2, #3]
 8002e40:	441a      	add	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 8002e46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3718      	adds	r7, #24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000f58 	.word	0x20000f58

08002e58 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8002e60:	2300      	movs	r3, #0
 8002e62:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 8002e64:	2002      	movs	r0, #2
 8002e66:	f008 f8b7 	bl	800afd8 <HAL_Delay>
    return status;
 8002e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002eb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e7c:	f7ff fbd6 	bl	800262c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e80:	480c      	ldr	r0, [pc, #48]	; (8002eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e82:	490d      	ldr	r1, [pc, #52]	; (8002eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e84:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <LoopForever+0xe>)
  movs r3, #0
 8002e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e88:	e002      	b.n	8002e90 <LoopCopyDataInit>

08002e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e8e:	3304      	adds	r3, #4

08002e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e94:	d3f9      	bcc.n	8002e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e96:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e98:	4c0a      	ldr	r4, [pc, #40]	; (8002ec4 <LoopForever+0x16>)
  movs r3, #0
 8002e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e9c:	e001      	b.n	8002ea2 <LoopFillZerobss>

08002e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ea0:	3204      	adds	r2, #4

08002ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ea4:	d3fb      	bcc.n	8002e9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ea6:	f015 fdfb 	bl	8018aa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002eaa:	f7fe fbbb 	bl	8001624 <main>

08002eae <LoopForever>:

LoopForever:
    b LoopForever
 8002eae:	e7fe      	b.n	8002eae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002eb0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eb8:	20000740 	.word	0x20000740
  ldr r2, =_sidata
 8002ebc:	0801bcb8 	.word	0x0801bcb8
  ldr r2, =_sbss
 8002ec0:	20000740 	.word	0x20000740
  ldr r4, =_ebss
 8002ec4:	20002dd8 	.word	0x20002dd8

08002ec8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ec8:	e7fe      	b.n	8002ec8 <ADC1_2_IRQHandler>
	...

08002ecc <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f000 f90d 	bl	80030f8 <ft6x06_GetInstance>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	2bff      	cmp	r3, #255	; 0xff
 8002ee6:	d10e      	bne.n	8002f06 <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f000 f905 	bl	80030f8 <ft6x06_GetInstance>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8002ef2:	7bbb      	ldrb	r3, [r7, #14]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d806      	bhi.n	8002f06 <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8002ef8:	7bbb      	ldrb	r3, [r7, #14]
 8002efa:	88fa      	ldrh	r2, [r7, #6]
 8002efc:	b2d1      	uxtb	r1, r2
 8002efe:	4a04      	ldr	r2, [pc, #16]	; (8002f10 <ft6x06_Init+0x44>)
 8002f00:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8002f02:	f006 fee7 	bl	8009cd4 <TS_IO_Init>
    }
  }
}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000f98 	.word	0x20000f98

08002f14 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	4603      	mov	r3, r0
 8002f32:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8002f34:	f006 fece 	bl	8009cd4 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8002f38:	88fb      	ldrh	r3, [r7, #6]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	21a8      	movs	r1, #168	; 0xa8
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f006 ff0e 	bl	8009d60 <TS_IO_Read>
 8002f44:	4603      	mov	r3, r0
 8002f46:	b29b      	uxth	r3, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 8002f5a:	88fb      	ldrh	r3, [r7, #6]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f000 f8bc 	bl	80030da <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8002f62:	88fb      	ldrh	r3, [r7, #6]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 f88d 	bl	8003084 <ft6x06_TS_DisableIT>
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2102      	movs	r1, #2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f006 fee9 	bl	8009d60 <TS_IO_Read>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <ft6x06_TS_DetectTouch+0x50>)
 8002fb0:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 8002fb2:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <ft6x06_TS_DetectTouch+0x50>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
 8002fba:	b2db      	uxtb	r3, r3
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	20000f9c 	.word	0x20000f9c

08002fc8 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8002fda:	4b1f      	ldr	r3, [pc, #124]	; (8003058 <ft6x06_TS_GetXY+0x90>)
 8002fdc:	789a      	ldrb	r2, [r3, #2]
 8002fde:	4b1e      	ldr	r3, [pc, #120]	; (8003058 <ft6x06_TS_GetXY+0x90>)
 8002fe0:	785b      	ldrb	r3, [r3, #1]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d234      	bcs.n	8003050 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8002fe6:	4b1c      	ldr	r3, [pc, #112]	; (8003058 <ft6x06_TS_GetXY+0x90>)
 8002fe8:	789b      	ldrb	r3, [r3, #2]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <ft6x06_TS_GetXY+0x2c>
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d003      	beq.n	8002ffa <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8002ff2:	e005      	b.n	8003000 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8002ff8:	e002      	b.n	8003000 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8002ffa:	2309      	movs	r3, #9
 8002ffc:	75fb      	strb	r3, [r7, #23]
      break;
 8002ffe:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8003000:	89fb      	ldrh	r3, [r7, #14]
 8003002:	b2d8      	uxtb	r0, r3
 8003004:	f107 0210 	add.w	r2, r7, #16
 8003008:	7df9      	ldrb	r1, [r7, #23]
 800300a:	2304      	movs	r3, #4
 800300c:	f006 febe 	bl	8009d8c <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8003010:	7c3b      	ldrb	r3, [r7, #16]
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	b21b      	sxth	r3, r3
 8003016:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800301a:	b21a      	sxth	r2, r3
 800301c:	7c7b      	ldrb	r3, [r7, #17]
 800301e:	b21b      	sxth	r3, r3
 8003020:	4313      	orrs	r3, r2
 8003022:	b21b      	sxth	r3, r3
 8003024:	b29a      	uxth	r2, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 800302a:	7cbb      	ldrb	r3, [r7, #18]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	b21b      	sxth	r3, r3
 8003030:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003034:	b21a      	sxth	r2, r3
 8003036:	7cfb      	ldrb	r3, [r7, #19]
 8003038:	b21b      	sxth	r3, r3
 800303a:	4313      	orrs	r3, r2
 800303c:	b21b      	sxth	r3, r3
 800303e:	b29a      	uxth	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8003044:	4b04      	ldr	r3, [pc, #16]	; (8003058 <ft6x06_TS_GetXY+0x90>)
 8003046:	789b      	ldrb	r3, [r3, #2]
 8003048:	3301      	adds	r3, #1
 800304a:	b2da      	uxtb	r2, r3
 800304c:	4b02      	ldr	r3, [pc, #8]	; (8003058 <ft6x06_TS_GetXY+0x90>)
 800304e:	709a      	strb	r2, [r3, #2]
  }
}
 8003050:	bf00      	nop
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20000f9c 	.word	0x20000f9c

0800305c <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 800306a:	2301      	movs	r3, #1
 800306c:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	7bfa      	ldrb	r2, [r7, #15]
 8003074:	21a4      	movs	r1, #164	; 0xa4
 8003076:	4618      	mov	r0, r3
 8003078:	f006 fe58 	bl	8009d2c <TS_IO_Write>
}
 800307c:	bf00      	nop
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8003092:	2300      	movs	r3, #0
 8003094:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	b2db      	uxtb	r3, r3
 800309a:	7bfa      	ldrb	r2, [r7, #15]
 800309c:	21a4      	movs	r1, #164	; 0xa4
 800309e:	4618      	mov	r0, r3
 80030a0:	f006 fe44 	bl	8009d2c <TS_IO_Write>
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 80030da:	b480      	push	{r7}
 80030dc:	b085      	sub	sp, #20
 80030de:	af00      	add	r7, sp, #0
 80030e0:	4603      	mov	r3, r0
 80030e2:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 80030e8:	68fb      	ldr	r3, [r7, #12]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8003106:	2300      	movs	r3, #0
 8003108:	73fb      	strb	r3, [r7, #15]
 800310a:	e00b      	b.n	8003124 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 800310c:	7bfb      	ldrb	r3, [r7, #15]
 800310e:	4a0a      	ldr	r2, [pc, #40]	; (8003138 <ft6x06_GetInstance+0x40>)
 8003110:	5cd3      	ldrb	r3, [r2, r3]
 8003112:	b29b      	uxth	r3, r3
 8003114:	88fa      	ldrh	r2, [r7, #6]
 8003116:	429a      	cmp	r2, r3
 8003118:	d101      	bne.n	800311e <ft6x06_GetInstance+0x26>
    {
      return idx; 
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	e006      	b.n	800312c <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	3301      	adds	r3, #1
 8003122:	73fb      	strb	r3, [r7, #15]
 8003124:	7bfb      	ldrb	r3, [r7, #15]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d9f0      	bls.n	800310c <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800312a:	23ff      	movs	r3, #255	; 0xff
}
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	20000f98 	.word	0x20000f98

0800313c <mfxstm32l152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Init(uint16_t DeviceAddr)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8003146:	88fb      	ldrh	r3, [r7, #6]
 8003148:	4618      	mov	r0, r3
 800314a:	f000 ffd1 	bl	80040f0 <mfxstm32l152_GetInstance>
 800314e:	4603      	mov	r3, r0
 8003150:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 8003152:	7bfb      	ldrb	r3, [r7, #15]
 8003154:	2bff      	cmp	r3, #255	; 0xff
 8003156:	d10e      	bne.n	8003176 <mfxstm32l152_Init+0x3a>
  {
    /* Look for empty instance */
    empty = mfxstm32l152_GetInstance(0);
 8003158:	2000      	movs	r0, #0
 800315a:	f000 ffc9 	bl	80040f0 <mfxstm32l152_GetInstance>
 800315e:	4603      	mov	r3, r0
 8003160:	73bb      	strb	r3, [r7, #14]

    if(empty < MFXSTM32L152_MAX_INSTANCE)
 8003162:	7bbb      	ldrb	r3, [r7, #14]
 8003164:	2b02      	cmp	r3, #2
 8003166:	d806      	bhi.n	8003176 <mfxstm32l152_Init+0x3a>
    {
      /* Register the current device instance */
      mfxstm32l152[empty] = DeviceAddr;
 8003168:	7bbb      	ldrb	r3, [r7, #14]
 800316a:	88fa      	ldrh	r2, [r7, #6]
 800316c:	b2d1      	uxtb	r1, r2
 800316e:	4a09      	ldr	r2, [pc, #36]	; (8003194 <mfxstm32l152_Init+0x58>)
 8003170:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      MFX_IO_Init();
 8003172:	f006 fb81 	bl	8009878 <MFX_IO_Init>
    }
  }

  mfxstm32l152_SetIrqOutPinPolarity(DeviceAddr, MFXSTM32L152_OUT_PIN_POLARITY_HIGH);
 8003176:	88fb      	ldrh	r3, [r7, #6]
 8003178:	2102      	movs	r1, #2
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f8db 	bl	8003336 <mfxstm32l152_SetIrqOutPinPolarity>
  mfxstm32l152_SetIrqOutPinType(DeviceAddr, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL);
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	2101      	movs	r1, #1
 8003184:	4618      	mov	r0, r3
 8003186:	f000 f8fc 	bl	8003382 <mfxstm32l152_SetIrqOutPinType>
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000fa0 	.word	0x20000fa0

08003198 <mfxstm32l152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_DeInit(uint16_t DeviceAddr)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* release existing instance */
  instance = mfxstm32l152_ReleaseInstance(DeviceAddr);
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 ffc3 	bl	8004130 <mfxstm32l152_ReleaseInstance>
 80031aa:	4603      	mov	r3, r0
 80031ac:	73fb      	strb	r3, [r7, #15]

  /* De-Init only if instance was previously registered */
  if(instance != 0xFF)
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2bff      	cmp	r3, #255	; 0xff
 80031b2:	d001      	beq.n	80031b8 <mfxstm32l152_DeInit+0x20>
  {
    /* De-Initialize IO BUS layer */
    MFX_IO_DeInit();
 80031b4:	f006 fb70 	bl	8009898 <MFX_IO_DeInit>
  }
}
 80031b8:	bf00      	nop
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <mfxstm32l152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Reset(uint16_t DeviceAddr)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	80fb      	strh	r3, [r7, #6]
  /* Soft Reset */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_SWRST);
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	2280      	movs	r2, #128	; 0x80
 80031ce:	2140      	movs	r1, #64	; 0x40
 80031d0:	4618      	mov	r0, r3
 80031d2:	f006 fc03 	bl	80099dc <MFX_IO_Write>

  /* Wait for a delay to ensure registers erasing */
  MFX_IO_Delay(10);
 80031d6:	200a      	movs	r0, #10
 80031d8:	f006 fc42 	bl	8009a60 <MFX_IO_Delay>
}
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <mfxstm32l152_LowPower>:
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_LowPower(uint16_t DeviceAddr)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	80fb      	strh	r3, [r7, #6]
  /* Enter standby mode */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_STANDBY);
 80031ee:	88fb      	ldrh	r3, [r7, #6]
 80031f0:	2240      	movs	r2, #64	; 0x40
 80031f2:	2140      	movs	r1, #64	; 0x40
 80031f4:	4618      	mov	r0, r3
 80031f6:	f006 fbf1 	bl	80099dc <MFX_IO_Write>

  /* enable wakeup pin */
  MFX_IO_EnableWakeupPin();
 80031fa:	f006 fbb7 	bl	800996c <MFX_IO_EnableWakeupPin>
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <mfxstm32l152_WakeUp>:
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_WakeUp(uint16_t DeviceAddr)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	4603      	mov	r3, r0
 800320e:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8003210:	88fb      	ldrh	r3, [r7, #6]
 8003212:	4618      	mov	r0, r3
 8003214:	f000 ff6c 	bl	80040f0 <mfxstm32l152_GetInstance>
 8003218:	4603      	mov	r3, r0
 800321a:	73fb      	strb	r3, [r7, #15]

  /* if instance does not exist, first initialize pins*/
  if(instance == 0xFF)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2bff      	cmp	r3, #255	; 0xff
 8003220:	d101      	bne.n	8003226 <mfxstm32l152_WakeUp+0x20>
  {
    /* enable wakeup pin */
    MFX_IO_EnableWakeupPin();
 8003222:	f006 fba3 	bl	800996c <MFX_IO_EnableWakeupPin>
  }

  /* toggle wakeup pin */
  MFX_IO_Wakeup();
 8003226:	f006 fbc5 	bl	80099b4 <MFX_IO_Wakeup>
}
 800322a:	bf00      	nop
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <mfxstm32l152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t mfxstm32l152_ReadID(uint16_t DeviceAddr)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	4603      	mov	r3, r0
 800323a:	80fb      	strh	r3, [r7, #6]
  uint8_t id;

  /* Wait for a delay to ensure the state of registers */
  MFX_IO_Delay(1);
 800323c:	2001      	movs	r0, #1
 800323e:	f006 fc0f 	bl	8009a60 <MFX_IO_Delay>

  /* Initialize IO BUS layer */
  MFX_IO_Init();
 8003242:	f006 fb19 	bl	8009878 <MFX_IO_Init>

  id = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_ID);
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f006 fbda 	bl	8009a04 <MFX_IO_Read>
 8003250:	4603      	mov	r3, r0
 8003252:	73fb      	strb	r3, [r7, #15]

  /* Return the device ID value */
  return (id);
 8003254:	7bfb      	ldrb	r3, [r7, #15]
 8003256:	b29b      	uxth	r3, r3
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <mfxstm32l152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	460a      	mov	r2, r1
 800326a:	80fb      	strh	r3, [r7, #6]
 800326c:	4613      	mov	r3, r2
 800326e:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 8003274:	88fb      	ldrh	r3, [r7, #6]
 8003276:	2142      	movs	r1, #66	; 0x42
 8003278:	4618      	mov	r0, r3
 800327a:	f006 fbc3 	bl	8009a04 <MFX_IO_Read>
 800327e:	4603      	mov	r3, r0
 8003280:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 8003282:	7bfa      	ldrb	r2, [r7, #15]
 8003284:	797b      	ldrb	r3, [r7, #5]
 8003286:	4313      	orrs	r3, r2
 8003288:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 800328a:	7bfa      	ldrb	r2, [r7, #15]
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	2142      	movs	r1, #66	; 0x42
 8003290:	4618      	mov	r0, r3
 8003292:	f006 fba3 	bl	80099dc <MFX_IO_Write>
}
 8003296:	bf00      	nop
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <mfxstm32l152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b084      	sub	sp, #16
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	4603      	mov	r3, r0
 80032a6:	460a      	mov	r2, r1
 80032a8:	80fb      	strh	r3, [r7, #6]
 80032aa:	4613      	mov	r3, r2
 80032ac:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 80032b2:	88fb      	ldrh	r3, [r7, #6]
 80032b4:	2142      	movs	r1, #66	; 0x42
 80032b6:	4618      	mov	r0, r3
 80032b8:	f006 fba4 	bl	8009a04 <MFX_IO_Read>
 80032bc:	4603      	mov	r3, r0
 80032be:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 80032c0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	b25a      	sxtb	r2, r3
 80032c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032cc:	4013      	ands	r3, r2
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 80032d2:	7bfa      	ldrb	r2, [r7, #15]
 80032d4:	88fb      	ldrh	r3, [r7, #6]
 80032d6:	2142      	movs	r1, #66	; 0x42
 80032d8:	4618      	mov	r0, r3
 80032da:	f006 fb7f 	bl	80099dc <MFX_IO_Write>
}
 80032de:	bf00      	nop
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <mfxstm32l152_GlobalITStatus>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval The value of the checked Global interrupt source status.
  */
uint8_t mfxstm32l152_GlobalITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	460a      	mov	r2, r1
 80032f0:	80fb      	strh	r3, [r7, #6]
 80032f2:	4613      	mov	r3, r2
 80032f4:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status (pending or not)*/
  return((MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_PENDING) & Source));
 80032f6:	88fb      	ldrh	r3, [r7, #6]
 80032f8:	2108      	movs	r1, #8
 80032fa:	4618      	mov	r0, r3
 80032fc:	f006 fb82 	bl	8009a04 <MFX_IO_Read>
 8003300:	4603      	mov	r3, r0
 8003302:	461a      	mov	r2, r3
 8003304:	797b      	ldrb	r3, [r7, #5]
 8003306:	4013      	ands	r3, r2
 8003308:	b2db      	uxtb	r3, r3
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <mfxstm32l152_ClearGlobalIT>:
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers
  * @retval None
  */
void mfxstm32l152_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b082      	sub	sp, #8
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	460a      	mov	r2, r1
 800331c:	80fb      	strh	r3, [r7, #6]
 800331e:	4613      	mov	r3, r2
 8003320:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_ACK, Source);
 8003322:	797a      	ldrb	r2, [r7, #5]
 8003324:	88fb      	ldrh	r3, [r7, #6]
 8003326:	2144      	movs	r1, #68	; 0x44
 8003328:	4618      	mov	r0, r3
 800332a:	f006 fb57 	bl	80099dc <MFX_IO_Write>
}
 800332e:	bf00      	nop
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <mfxstm32l152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinPolarity(uint16_t DeviceAddr, uint8_t Polarity)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b084      	sub	sp, #16
 800333a:	af00      	add	r7, sp, #0
 800333c:	4603      	mov	r3, r0
 800333e:	460a      	mov	r2, r1
 8003340:	80fb      	strh	r3, [r7, #6]
 8003342:	4613      	mov	r3, r2
 8003344:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8003346:	2300      	movs	r3, #0
 8003348:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 800334a:	88fb      	ldrh	r3, [r7, #6]
 800334c:	2141      	movs	r1, #65	; 0x41
 800334e:	4618      	mov	r0, r3
 8003350:	f006 fb58 	bl	8009a04 <MFX_IO_Read>
 8003354:	4603      	mov	r3, r0
 8003356:	73fb      	strb	r3, [r7, #15]

  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	f023 0302 	bic.w	r3, r3, #2
 800335e:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 8003360:	7bfa      	ldrb	r2, [r7, #15]
 8003362:	797b      	ldrb	r3, [r7, #5]
 8003364:	4313      	orrs	r3, r2
 8003366:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 8003368:	7bfa      	ldrb	r2, [r7, #15]
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	2141      	movs	r1, #65	; 0x41
 800336e:	4618      	mov	r0, r3
 8003370:	f006 fb34 	bl	80099dc <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8003374:	2001      	movs	r0, #1
 8003376:	f006 fb73 	bl	8009a60 <MFX_IO_Delay>

}
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <mfxstm32l152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinType(uint16_t DeviceAddr, uint8_t Type)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b084      	sub	sp, #16
 8003386:	af00      	add	r7, sp, #0
 8003388:	4603      	mov	r3, r0
 800338a:	460a      	mov	r2, r1
 800338c:	80fb      	strh	r3, [r7, #6]
 800338e:	4613      	mov	r3, r2
 8003390:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 8003396:	88fb      	ldrh	r3, [r7, #6]
 8003398:	2141      	movs	r1, #65	; 0x41
 800339a:	4618      	mov	r0, r3
 800339c:	f006 fb32 	bl	8009a04 <MFX_IO_Read>
 80033a0:	4603      	mov	r3, r0
 80033a2:	73fb      	strb	r3, [r7, #15]

  /* Mask the type bits */
  tmp &= ~(uint8_t)0x01;
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	f023 0301 	bic.w	r3, r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Type;
 80033ac:	7bfa      	ldrb	r2, [r7, #15]
 80033ae:	797b      	ldrb	r3, [r7, #5]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 80033b4:	7bfa      	ldrb	r2, [r7, #15]
 80033b6:	88fb      	ldrh	r3, [r7, #6]
 80033b8:	2141      	movs	r1, #65	; 0x41
 80033ba:	4618      	mov	r0, r3
 80033bc:	f006 fb0e 	bl	80099dc <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 80033c0:	2001      	movs	r0, #1
 80033c2:	f006 fb4d 	bl	8009a60 <MFX_IO_Delay>

}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <mfxstm32l152_IO_Start>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  AF_en: 0 to disable, else enabled.
  * @retval None
  */
void mfxstm32l152_IO_Start(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b084      	sub	sp, #16
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	6039      	str	r1, [r7, #0]
 80033d8:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 80033da:	88fb      	ldrh	r3, [r7, #6]
 80033dc:	2140      	movs	r1, #64	; 0x40
 80033de:	4618      	mov	r0, r3
 80033e0:	f006 fb10 	bl	8009a04 <MFX_IO_Read>
 80033e4:	4603      	mov	r3, r0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Set the IO Functionalities to be Enabled */
  mode |= MFXSTM32L152_GPIO_EN;
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
 80033ea:	f043 0301 	orr.w	r3, r3, #1
 80033ee:	73fb      	strb	r3, [r7, #15]
  /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
  /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
  /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
  /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
  /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
  if (IO_Pin > 0xFFFF)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f6:	d304      	bcc.n	8003402 <mfxstm32l152_IO_Start+0x34>
  {
    mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	f043 0308 	orr.w	r3, r3, #8
 80033fe:	73fb      	strb	r3, [r7, #15]
 8003400:	e003      	b.n	800340a <mfxstm32l152_IO_Start+0x3c>
  }
  else
  {
    mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	f023 0308 	bic.w	r3, r3, #8
 8003408:	73fb      	strb	r3, [r7, #15]
  }

  /* Write the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 800340a:	7bfa      	ldrb	r2, [r7, #15]
 800340c:	88fb      	ldrh	r3, [r7, #6]
 800340e:	2140      	movs	r1, #64	; 0x40
 8003410:	4618      	mov	r0, r3
 8003412:	f006 fae3 	bl	80099dc <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8003416:	2001      	movs	r0, #1
 8003418:	f006 fb22 	bl	8009a60 <MFX_IO_Delay>
}
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <mfxstm32l152_IO_Config>:
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */
uint8_t mfxstm32l152_IO_Config(uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	6039      	str	r1, [r7, #0]
 800342e:	80fb      	strh	r3, [r7, #6]
 8003430:	4613      	mov	r3, r2
 8003432:	717b      	strb	r3, [r7, #5]
  uint8_t error_code = 0;
 8003434:	2300      	movs	r3, #0
 8003436:	73fb      	strb	r3, [r7, #15]

  /* Configure IO pin according to selected IO mode */
  switch(IO_Mode)
 8003438:	797b      	ldrb	r3, [r7, #5]
 800343a:	2b17      	cmp	r3, #23
 800343c:	f200 82d4 	bhi.w	80039e8 <mfxstm32l152_IO_Config+0x5c4>
 8003440:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <mfxstm32l152_IO_Config+0x24>)
 8003442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003446:	bf00      	nop
 8003448:	080034d9 	.word	0x080034d9
 800344c:	08003569 	.word	0x08003569
 8003450:	08003629 	.word	0x08003629
 8003454:	08003719 	.word	0x08003719
 8003458:	08003809 	.word	0x08003809
 800345c:	080038f9 	.word	0x080038f9
 8003460:	080034a9 	.word	0x080034a9
 8003464:	080034a9 	.word	0x080034a9
 8003468:	08003509 	.word	0x08003509
 800346c:	08003539 	.word	0x08003539
 8003470:	080039e9 	.word	0x080039e9
 8003474:	080035f9 	.word	0x080035f9
 8003478:	080035c9 	.word	0x080035c9
 800347c:	080039e9 	.word	0x080039e9
 8003480:	08003599 	.word	0x08003599
 8003484:	08003569 	.word	0x08003569
 8003488:	08003679 	.word	0x08003679
 800348c:	080036c9 	.word	0x080036c9
 8003490:	08003769 	.word	0x08003769
 8003494:	080037b9 	.word	0x080037b9
 8003498:	08003859 	.word	0x08003859
 800349c:	080038a9 	.word	0x080038a9
 80034a0:	08003949 	.word	0x08003949
 80034a4:	08003999 	.word	0x08003999
  {
  case IO_MODE_OFF: /* Off or analog mode */
  case IO_MODE_ANALOG: /* Off or analog mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	6839      	ldr	r1, [r7, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 fb67 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	2200      	movs	r2, #0
 80034b6:	6839      	ldr	r1, [r7, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fa9d 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80034be:	88f8      	ldrh	r0, [r7, #6]
 80034c0:	2300      	movs	r3, #0
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	2164      	movs	r1, #100	; 0x64
 80034c6:	f000 fe57 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80034ca:	88f8      	ldrh	r0, [r7, #6]
 80034cc:	2300      	movs	r3, #0
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	2168      	movs	r1, #104	; 0x68
 80034d2:	f000 fe51 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 80034d6:	e28a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80034d8:	88fb      	ldrh	r3, [r7, #6]
 80034da:	6839      	ldr	r1, [r7, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 fb4f 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	2200      	movs	r2, #0
 80034e6:	6839      	ldr	r1, [r7, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f000 fa85 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80034ee:	88f8      	ldrh	r0, [r7, #6]
 80034f0:	2300      	movs	r3, #0
 80034f2:	683a      	ldr	r2, [r7, #0]
 80034f4:	2164      	movs	r1, #100	; 0x64
 80034f6:	f000 fe3f 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80034fa:	88f8      	ldrh	r0, [r7, #6]
 80034fc:	2301      	movs	r3, #1
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	2168      	movs	r1, #104	; 0x68
 8003502:	f000 fe39 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 8003506:	e272      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PU: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	6839      	ldr	r1, [r7, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f000 fb37 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	2200      	movs	r2, #0
 8003516:	6839      	ldr	r1, [r7, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f000 fa6d 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800351e:	88f8      	ldrh	r0, [r7, #6]
 8003520:	2301      	movs	r3, #1
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	2164      	movs	r1, #100	; 0x64
 8003526:	f000 fe27 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 800352a:	88f8      	ldrh	r0, [r7, #6]
 800352c:	2301      	movs	r3, #1
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	2168      	movs	r1, #104	; 0x68
 8003532:	f000 fe21 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 8003536:	e25a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PD: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	6839      	ldr	r1, [r7, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f000 fb1f 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	2200      	movs	r2, #0
 8003546:	6839      	ldr	r1, [r7, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fa55 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800354e:	88f8      	ldrh	r0, [r7, #6]
 8003550:	2301      	movs	r3, #1
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	2164      	movs	r1, #100	; 0x64
 8003556:	f000 fe0f 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 800355a:	88f8      	ldrh	r0, [r7, #6]
 800355c:	2300      	movs	r3, #0
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	2168      	movs	r1, #104	; 0x68
 8003562:	f000 fe09 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 8003566:	e242      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT: /* Output mode */
  case IO_MODE_OUTPUT_PP_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	6839      	ldr	r1, [r7, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fb07 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	2201      	movs	r2, #1
 8003576:	6839      	ldr	r1, [r7, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fa3d 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 800357e:	88f8      	ldrh	r0, [r7, #6]
 8003580:	2300      	movs	r3, #0
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	2164      	movs	r1, #100	; 0x64
 8003586:	f000 fdf7 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 800358a:	88f8      	ldrh	r0, [r7, #6]
 800358c:	2300      	movs	r3, #0
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	2168      	movs	r1, #104	; 0x68
 8003592:	f000 fdf1 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 8003596:	e22a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_PP_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	6839      	ldr	r1, [r7, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f000 faef 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	2201      	movs	r2, #1
 80035a6:	6839      	ldr	r1, [r7, #0]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fa25 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 80035ae:	88f8      	ldrh	r0, [r7, #6]
 80035b0:	2300      	movs	r3, #0
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	2164      	movs	r1, #100	; 0x64
 80035b6:	f000 fddf 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80035ba:	88f8      	ldrh	r0, [r7, #6]
 80035bc:	2301      	movs	r3, #1
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	2168      	movs	r1, #104	; 0x68
 80035c2:	f000 fdd9 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 80035c6:	e212      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	6839      	ldr	r1, [r7, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 fad7 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80035d2:	88fb      	ldrh	r3, [r7, #6]
 80035d4:	2201      	movs	r2, #1
 80035d6:	6839      	ldr	r1, [r7, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fa0d 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 80035de:	88f8      	ldrh	r0, [r7, #6]
 80035e0:	2301      	movs	r3, #1
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	2164      	movs	r1, #100	; 0x64
 80035e6:	f000 fdc7 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80035ea:	88f8      	ldrh	r0, [r7, #6]
 80035ec:	2300      	movs	r3, #0
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	2168      	movs	r1, #104	; 0x68
 80035f2:	f000 fdc1 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 80035f6:	e1fa      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80035f8:	88fb      	ldrh	r3, [r7, #6]
 80035fa:	6839      	ldr	r1, [r7, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fabf 	bl	8003b80 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8003602:	88fb      	ldrh	r3, [r7, #6]
 8003604:	2201      	movs	r2, #1
 8003606:	6839      	ldr	r1, [r7, #0]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 f9f5 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 800360e:	88f8      	ldrh	r0, [r7, #6]
 8003610:	2301      	movs	r3, #1
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	2164      	movs	r1, #100	; 0x64
 8003616:	f000 fdaf 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 800361a:	88f8      	ldrh	r0, [r7, #6]
 800361c:	2301      	movs	r3, #1
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	2168      	movs	r1, #104	; 0x68
 8003622:	f000 fda9 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    break;
 8003626:	e1e2      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	4618      	mov	r0, r3
 800362c:	f000 fa7a 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003630:	88fb      	ldrh	r3, [r7, #6]
 8003632:	2200      	movs	r2, #0
 8003634:	6839      	ldr	r1, [r7, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 f9de 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 800363c:	88f8      	ldrh	r0, [r7, #6]
 800363e:	2300      	movs	r3, #0
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	2164      	movs	r1, #100	; 0x64
 8003644:	f000 fd98 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003648:	88f8      	ldrh	r0, [r7, #6]
 800364a:	2301      	movs	r3, #1
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	2168      	movs	r1, #104	; 0x68
 8003650:	f000 fd92 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8003654:	88fb      	ldrh	r3, [r7, #6]
 8003656:	2201      	movs	r2, #1
 8003658:	6839      	ldr	r1, [r7, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f000 f9de 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003660:	88fb      	ldrh	r3, [r7, #6]
 8003662:	2201      	movs	r2, #1
 8003664:	6839      	ldr	r1, [r7, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f000 f9ed 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin); /* last to do: enable IT */
 800366c:	88fb      	ldrh	r3, [r7, #6]
 800366e:	6839      	ldr	r1, [r7, #0]
 8003670:	4618      	mov	r0, r3
 8003672:	f000 fa75 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003676:	e1ba      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PU: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fa52 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	2200      	movs	r2, #0
 8003684:	6839      	ldr	r1, [r7, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f9b6 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800368c:	88f8      	ldrh	r0, [r7, #6]
 800368e:	2301      	movs	r3, #1
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	2164      	movs	r1, #100	; 0x64
 8003694:	f000 fd70 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003698:	88f8      	ldrh	r0, [r7, #6]
 800369a:	2301      	movs	r3, #1
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	2168      	movs	r1, #104	; 0x68
 80036a0:	f000 fd6a 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80036a4:	88fb      	ldrh	r3, [r7, #6]
 80036a6:	2201      	movs	r2, #1
 80036a8:	6839      	ldr	r1, [r7, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 f9b6 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80036b0:	88fb      	ldrh	r3, [r7, #6]
 80036b2:	2201      	movs	r2, #1
 80036b4:	6839      	ldr	r1, [r7, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 f9c5 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	6839      	ldr	r1, [r7, #0]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fa4d 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 80036c6:	e192      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PD: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80036c8:	88fb      	ldrh	r3, [r7, #6]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fa2a 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80036d0:	88fb      	ldrh	r3, [r7, #6]
 80036d2:	2200      	movs	r2, #0
 80036d4:	6839      	ldr	r1, [r7, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 f98e 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80036dc:	88f8      	ldrh	r0, [r7, #6]
 80036de:	2301      	movs	r3, #1
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	2164      	movs	r1, #100	; 0x64
 80036e4:	f000 fd48 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80036e8:	88f8      	ldrh	r0, [r7, #6]
 80036ea:	2300      	movs	r3, #0
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	2168      	movs	r1, #104	; 0x68
 80036f0:	f000 fd42 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	2201      	movs	r2, #1
 80036f8:	6839      	ldr	r1, [r7, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 f98e 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	2201      	movs	r2, #1
 8003704:	6839      	ldr	r1, [r7, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f000 f99d 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	6839      	ldr	r1, [r7, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f000 fa25 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003716:	e16a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fa02 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	2200      	movs	r2, #0
 8003724:	6839      	ldr	r1, [r7, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f000 f966 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 800372c:	88f8      	ldrh	r0, [r7, #6]
 800372e:	2300      	movs	r3, #0
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	2164      	movs	r1, #100	; 0x64
 8003734:	f000 fd20 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003738:	88f8      	ldrh	r0, [r7, #6]
 800373a:	2301      	movs	r3, #1
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	2168      	movs	r1, #104	; 0x68
 8003740:	f000 fd1a 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	2201      	movs	r2, #1
 8003748:	6839      	ldr	r1, [r7, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f000 f966 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003750:	88fb      	ldrh	r3, [r7, #6]
 8003752:	2200      	movs	r2, #0
 8003754:	6839      	ldr	r1, [r7, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f000 f975 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800375c:	88fb      	ldrh	r3, [r7, #6]
 800375e:	6839      	ldr	r1, [r7, #0]
 8003760:	4618      	mov	r0, r3
 8003762:	f000 f9fd 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003766:	e142      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PU: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f9da 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003770:	88fb      	ldrh	r3, [r7, #6]
 8003772:	2200      	movs	r2, #0
 8003774:	6839      	ldr	r1, [r7, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f93e 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800377c:	88f8      	ldrh	r0, [r7, #6]
 800377e:	2301      	movs	r3, #1
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	2164      	movs	r1, #100	; 0x64
 8003784:	f000 fcf8 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003788:	88f8      	ldrh	r0, [r7, #6]
 800378a:	2301      	movs	r3, #1
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	2168      	movs	r1, #104	; 0x68
 8003790:	f000 fcf2 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8003794:	88fb      	ldrh	r3, [r7, #6]
 8003796:	2201      	movs	r2, #1
 8003798:	6839      	ldr	r1, [r7, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f93e 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80037a0:	88fb      	ldrh	r3, [r7, #6]
 80037a2:	2200      	movs	r2, #0
 80037a4:	6839      	ldr	r1, [r7, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 f94d 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	6839      	ldr	r1, [r7, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 f9d5 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 80037b6:	e11a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PD: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 f9b2 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80037c0:	88fb      	ldrh	r3, [r7, #6]
 80037c2:	2200      	movs	r2, #0
 80037c4:	6839      	ldr	r1, [r7, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 f916 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80037cc:	88f8      	ldrh	r0, [r7, #6]
 80037ce:	2301      	movs	r3, #1
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	2164      	movs	r1, #100	; 0x64
 80037d4:	f000 fcd0 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80037d8:	88f8      	ldrh	r0, [r7, #6]
 80037da:	2300      	movs	r3, #0
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	2168      	movs	r1, #104	; 0x68
 80037e0:	f000 fcca 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80037e4:	88fb      	ldrh	r3, [r7, #6]
 80037e6:	2201      	movs	r2, #1
 80037e8:	6839      	ldr	r1, [r7, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 f916 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80037f0:	88fb      	ldrh	r3, [r7, #6]
 80037f2:	2200      	movs	r2, #0
 80037f4:	6839      	ldr	r1, [r7, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 f925 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	6839      	ldr	r1, [r7, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f000 f9ad 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003806:	e0f2      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003808:	88fb      	ldrh	r3, [r7, #6]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 f98a 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	2200      	movs	r2, #0
 8003814:	6839      	ldr	r1, [r7, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f000 f8ee 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 800381c:	88f8      	ldrh	r0, [r7, #6]
 800381e:	2300      	movs	r3, #0
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	2164      	movs	r1, #100	; 0x64
 8003824:	f000 fca8 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003828:	88f8      	ldrh	r0, [r7, #6]
 800382a:	2301      	movs	r3, #1
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	2168      	movs	r1, #104	; 0x68
 8003830:	f000 fca2 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8003834:	88fb      	ldrh	r3, [r7, #6]
 8003836:	2200      	movs	r2, #0
 8003838:	6839      	ldr	r1, [r7, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f000 f8ee 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003840:	88fb      	ldrh	r3, [r7, #6]
 8003842:	2200      	movs	r2, #0
 8003844:	6839      	ldr	r1, [r7, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f000 f8fd 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800384c:	88fb      	ldrh	r3, [r7, #6]
 800384e:	6839      	ldr	r1, [r7, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f985 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003856:	e0ca      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PU: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	4618      	mov	r0, r3
 800385c:	f000 f962 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003860:	88fb      	ldrh	r3, [r7, #6]
 8003862:	2200      	movs	r2, #0
 8003864:	6839      	ldr	r1, [r7, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f000 f8c6 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800386c:	88f8      	ldrh	r0, [r7, #6]
 800386e:	2301      	movs	r3, #1
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	2164      	movs	r1, #100	; 0x64
 8003874:	f000 fc80 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003878:	88f8      	ldrh	r0, [r7, #6]
 800387a:	2301      	movs	r3, #1
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	2168      	movs	r1, #104	; 0x68
 8003880:	f000 fc7a 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8003884:	88fb      	ldrh	r3, [r7, #6]
 8003886:	2200      	movs	r2, #0
 8003888:	6839      	ldr	r1, [r7, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f000 f8c6 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003890:	88fb      	ldrh	r3, [r7, #6]
 8003892:	2200      	movs	r2, #0
 8003894:	6839      	ldr	r1, [r7, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f8d5 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800389c:	88fb      	ldrh	r3, [r7, #6]
 800389e:	6839      	ldr	r1, [r7, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 f95d 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 80038a6:	e0a2      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PD: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f000 f93a 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2200      	movs	r2, #0
 80038b4:	6839      	ldr	r1, [r7, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f000 f89e 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80038bc:	88f8      	ldrh	r0, [r7, #6]
 80038be:	2301      	movs	r3, #1
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	2164      	movs	r1, #100	; 0x64
 80038c4:	f000 fc58 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80038c8:	88f8      	ldrh	r0, [r7, #6]
 80038ca:	2300      	movs	r3, #0
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	2168      	movs	r1, #104	; 0x68
 80038d0:	f000 fc52 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	2200      	movs	r2, #0
 80038d8:	6839      	ldr	r1, [r7, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 f89e 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	2200      	movs	r2, #0
 80038e4:	6839      	ldr	r1, [r7, #0]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 f8ad 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80038ec:	88fb      	ldrh	r3, [r7, #6]
 80038ee:	6839      	ldr	r1, [r7, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 f935 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 80038f6:	e07a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f912 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003900:	88fb      	ldrh	r3, [r7, #6]
 8003902:	2200      	movs	r2, #0
 8003904:	6839      	ldr	r1, [r7, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f876 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 800390c:	88f8      	ldrh	r0, [r7, #6]
 800390e:	2300      	movs	r3, #0
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	2164      	movs	r1, #100	; 0x64
 8003914:	f000 fc30 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003918:	88f8      	ldrh	r0, [r7, #6]
 800391a:	2301      	movs	r3, #1
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	2168      	movs	r1, #104	; 0x68
 8003920:	f000 fc2a 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	2200      	movs	r2, #0
 8003928:	6839      	ldr	r1, [r7, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f000 f876 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003930:	88fb      	ldrh	r3, [r7, #6]
 8003932:	2201      	movs	r2, #1
 8003934:	6839      	ldr	r1, [r7, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f000 f885 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800393c:	88fb      	ldrh	r3, [r7, #6]
 800393e:	6839      	ldr	r1, [r7, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f000 f90d 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003946:	e052      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PU: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003948:	88fb      	ldrh	r3, [r7, #6]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f8ea 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003950:	88fb      	ldrh	r3, [r7, #6]
 8003952:	2200      	movs	r2, #0
 8003954:	6839      	ldr	r1, [r7, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f84e 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 800395c:	88f8      	ldrh	r0, [r7, #6]
 800395e:	2301      	movs	r3, #1
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	2164      	movs	r1, #100	; 0x64
 8003964:	f000 fc08 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003968:	88f8      	ldrh	r0, [r7, #6]
 800396a:	2301      	movs	r3, #1
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	2168      	movs	r1, #104	; 0x68
 8003970:	f000 fc02 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8003974:	88fb      	ldrh	r3, [r7, #6]
 8003976:	2200      	movs	r2, #0
 8003978:	6839      	ldr	r1, [r7, #0]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f84e 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003980:	88fb      	ldrh	r3, [r7, #6]
 8003982:	2201      	movs	r2, #1
 8003984:	6839      	ldr	r1, [r7, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f000 f85d 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 800398c:	88fb      	ldrh	r3, [r7, #6]
 800398e:	6839      	ldr	r1, [r7, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f000 f8e5 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 8003996:	e02a      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PD: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003998:	88fb      	ldrh	r3, [r7, #6]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f8c2 	bl	8003b24 <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80039a0:	88fb      	ldrh	r3, [r7, #6]
 80039a2:	2200      	movs	r2, #0
 80039a4:	6839      	ldr	r1, [r7, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 f826 	bl	80039f8 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80039ac:	88f8      	ldrh	r0, [r7, #6]
 80039ae:	2301      	movs	r3, #1
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	2164      	movs	r1, #100	; 0x64
 80039b4:	f000 fbe0 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80039b8:	88f8      	ldrh	r0, [r7, #6]
 80039ba:	2300      	movs	r3, #0
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	2168      	movs	r1, #104	; 0x68
 80039c0:	f000 fbda 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2200      	movs	r2, #0
 80039c8:	6839      	ldr	r1, [r7, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 f826 	bl	8003a1c <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	2201      	movs	r2, #1
 80039d4:	6839      	ldr	r1, [r7, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 f835 	bl	8003a46 <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	6839      	ldr	r1, [r7, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 f8bd 	bl	8003b60 <mfxstm32l152_IO_EnablePinIT>
    break;
 80039e6:	e002      	b.n	80039ee <mfxstm32l152_IO_Config+0x5ca>

  default:
    error_code = (uint8_t) IO_Mode;
 80039e8:	797b      	ldrb	r3, [r7, #5]
 80039ea:	73fb      	strb	r3, [r7, #15]
    break;
 80039ec:	bf00      	nop
  }

  return error_code;
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <mfxstm32l152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval None
  */
void mfxstm32l152_IO_InitPin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	6039      	str	r1, [r7, #0]
 8003a02:	80fb      	strh	r3, [r7, #6]
 8003a04:	4613      	mov	r3, r2
 8003a06:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction);
 8003a08:	797b      	ldrb	r3, [r7, #5]
 8003a0a:	88f8      	ldrh	r0, [r7, #6]
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	2160      	movs	r1, #96	; 0x60
 8003a10:	f000 fbb2 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <mfxstm32l152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval None
  */
void mfxstm32l152_IO_SetIrqEvtMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	6039      	str	r1, [r7, #0]
 8003a26:	80fb      	strh	r3, [r7, #6]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt);
 8003a2c:	797b      	ldrb	r3, [r7, #5]
 8003a2e:	88f8      	ldrh	r0, [r7, #6]
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	214c      	movs	r1, #76	; 0x4c
 8003a34:	f000 fba0 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8003a38:	2001      	movs	r0, #1
 8003a3a:	f006 f811 	bl	8009a60 <MFX_IO_Delay>
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <mfxstm32l152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval None
  */
void mfxstm32l152_IO_SetIrqTypeMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	6039      	str	r1, [r7, #0]
 8003a50:	80fb      	strh	r3, [r7, #6]
 8003a52:	4613      	mov	r3, r2
 8003a54:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type);
 8003a56:	797b      	ldrb	r3, [r7, #5]
 8003a58:	88f8      	ldrh	r0, [r7, #6]
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	2150      	movs	r1, #80	; 0x50
 8003a5e:	f000 fb8b 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8003a62:	2001      	movs	r0, #1
 8003a64:	f005 fffc 	bl	8009a60 <MFX_IO_Delay>
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <mfxstm32l152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval None
  */
void mfxstm32l152_IO_WritePin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	6039      	str	r1, [r7, #0]
 8003a7a:	80fb      	strh	r3, [r7, #6]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	717b      	strb	r3, [r7, #5]
  /* Apply the bit value to the selected pin */
  if (PinState != 0)
 8003a80:	797b      	ldrb	r3, [r7, #5]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d006      	beq.n	8003a94 <mfxstm32l152_IO_WritePin+0x24>
  {
    /* Set the SET register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1);
 8003a86:	88f8      	ldrh	r0, [r7, #6]
 8003a88:	2301      	movs	r3, #1
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	216c      	movs	r1, #108	; 0x6c
 8003a8e:	f000 fb73 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
  else
  {
    /* Set the CLEAR register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
  }
}
 8003a92:	e005      	b.n	8003aa0 <mfxstm32l152_IO_WritePin+0x30>
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
 8003a94:	88f8      	ldrh	r0, [r7, #6]
 8003a96:	2301      	movs	r3, #1
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	2170      	movs	r1, #112	; 0x70
 8003a9c:	f000 fb6c 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
}
 8003aa0:	bf00      	nop
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <mfxstm32l152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
uint32_t mfxstm32l152_IO_ReadPin(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	6039      	str	r1, [r7, #0]
 8003ab2:	80fb      	strh	r3, [r7, #6]
  uint32_t  tmp1 = 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
  uint32_t  tmp2 = 0;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	613b      	str	r3, [r7, #16]
  uint32_t  tmp3 = 0;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]

  if(IO_Pin & 0x000000FF)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d006      	beq.n	8003ad6 <mfxstm32l152_IO_ReadPin+0x2e>
  {
    tmp1 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE1);
 8003ac8:	88fb      	ldrh	r3, [r7, #6]
 8003aca:	2110      	movs	r1, #16
 8003acc:	4618      	mov	r0, r3
 8003ace:	f005 ff99 	bl	8009a04 <MFX_IO_Read>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	617b      	str	r3, [r7, #20]
  }
  if(IO_Pin & 0x0000FF00)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d006      	beq.n	8003aee <mfxstm32l152_IO_ReadPin+0x46>
  {
    tmp2 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE2);
 8003ae0:	88fb      	ldrh	r3, [r7, #6]
 8003ae2:	2111      	movs	r1, #17
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f005 ff8d 	bl	8009a04 <MFX_IO_Read>
 8003aea:	4603      	mov	r3, r0
 8003aec:	613b      	str	r3, [r7, #16]
  }
  if(IO_Pin & 0x00FF0000)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d006      	beq.n	8003b06 <mfxstm32l152_IO_ReadPin+0x5e>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE3);
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	2112      	movs	r1, #18
 8003afc:	4618      	mov	r0, r3
 8003afe:	f005 ff81 	bl	8009a04 <MFX_IO_Read>
 8003b02:	4603      	mov	r3, r0
 8003b04:	60fb      	str	r3, [r7, #12]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	021a      	lsls	r2, r3, #8
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	441a      	add	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	041b      	lsls	r3, r3, #16
 8003b12:	4413      	add	r3, r2
 8003b14:	60fb      	str	r3, [r7, #12]

  return(tmp3 & IO_Pin);
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	4013      	ands	r3, r2
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3718      	adds	r7, #24
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <mfxstm32l152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_EnableIT(uint16_t DeviceAddr)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003b2e:	f005 feef 	bl	8009910 <MFX_IO_ITConfig>

  /* Enable global IO IT source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	2101      	movs	r1, #1
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fb92 	bl	8003260 <mfxstm32l152_EnableITSource>
}
 8003b3c:	bf00      	nop
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <mfxstm32l152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_DisableIT(uint16_t DeviceAddr)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	80fb      	strh	r3, [r7, #6]
  /* Disable global IO IT source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8003b4e:	88fb      	ldrh	r3, [r7, #6]
 8003b50:	2101      	movs	r1, #1
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff fba3 	bl	800329e <mfxstm32l152_DisableITSource>
}
 8003b58:	bf00      	nop
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <mfxstm32l152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_EnablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	4603      	mov	r3, r0
 8003b68:	6039      	str	r1, [r7, #0]
 8003b6a:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1);
 8003b6c:	88f8      	ldrh	r0, [r7, #6]
 8003b6e:	2301      	movs	r3, #1
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	2148      	movs	r1, #72	; 0x48
 8003b74:	f000 fb00 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <mfxstm32l152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_DisablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	6039      	str	r1, [r7, #0]
 8003b8a:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0);
 8003b8c:	88f8      	ldrh	r0, [r7, #6]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	2148      	movs	r1, #72	; 0x48
 8003b94:	f000 faf0 	bl	8004178 <mfxstm32l152_reg24_setPinValue>
}
 8003b98:	bf00      	nop
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <mfxstm32l152_IO_ITStatus>:
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
uint32_t mfxstm32l152_IO_ITStatus(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	80fb      	strh	r3, [r7, #6]
  /* Get the Interrupt status */
  uint8_t   tmp1 = 0;
 8003bac:	2300      	movs	r3, #0
 8003bae:	73fb      	strb	r3, [r7, #15]
  uint16_t  tmp2 = 0;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	81bb      	strh	r3, [r7, #12]
  uint32_t  tmp3 = 0;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60bb      	str	r3, [r7, #8]

  if(IO_Pin & 0xFF)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d006      	beq.n	8003bce <mfxstm32l152_IO_ITStatus+0x2e>
  {
    tmp1 = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1);
 8003bc0:	88fb      	ldrh	r3, [r7, #6]
 8003bc2:	210c      	movs	r1, #12
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f005 ff1d 	bl	8009a04 <MFX_IO_Read>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	73fb      	strb	r3, [r7, #15]
  }
  if(IO_Pin & 0xFFFF00)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003bd4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d006      	beq.n	8003bea <mfxstm32l152_IO_ITStatus+0x4a>
  {
    tmp2 = (uint16_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2);
 8003bdc:	88fb      	ldrh	r3, [r7, #6]
 8003bde:	210d      	movs	r1, #13
 8003be0:	4618      	mov	r0, r3
 8003be2:	f005 ff0f 	bl	8009a04 <MFX_IO_Read>
 8003be6:	4603      	mov	r3, r0
 8003be8:	81bb      	strh	r3, [r7, #12]
  }
  if(IO_Pin & 0xFFFF0000)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	0c1b      	lsrs	r3, r3, #16
 8003bee:	041b      	lsls	r3, r3, #16
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d006      	beq.n	8003c02 <mfxstm32l152_IO_ITStatus+0x62>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3);
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	210e      	movs	r1, #14
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f005 ff03 	bl	8009a04 <MFX_IO_Read>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	60bb      	str	r3, [r7, #8]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 8003c02:	7bfa      	ldrb	r2, [r7, #15]
 8003c04:	89bb      	ldrh	r3, [r7, #12]
 8003c06:	021b      	lsls	r3, r3, #8
 8003c08:	4413      	add	r3, r2
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	041b      	lsls	r3, r3, #16
 8003c10:	4413      	add	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]

  return(tmp3 & IO_Pin);
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	4013      	ands	r3, r2
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <mfxstm32l152_IO_ClearIT>:
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_ClearIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	4603      	mov	r3, r0
 8003c2a:	6039      	str	r1, [r7, #0]
 8003c2c:	80fb      	strh	r3, [r7, #6]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = IO_Pin & 0x0000ff;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = IO_Pin >> 8;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	73bb      	strb	r3, [r7, #14]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = IO_Pin >> 16;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	0c1b      	lsrs	r3, r3, #16
 8003c3c:	737b      	strb	r3, [r7, #13]

  if (pin_0_7)
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <mfxstm32l152_IO_ClearIT+0x2e>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, pin_0_7);
 8003c44:	7bfa      	ldrb	r2, [r7, #15]
 8003c46:	88fb      	ldrh	r3, [r7, #6]
 8003c48:	2154      	movs	r1, #84	; 0x54
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f005 fec6 	bl	80099dc <MFX_IO_Write>
  }
  if (pin_8_15)
 8003c50:	7bbb      	ldrb	r3, [r7, #14]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <mfxstm32l152_IO_ClearIT+0x40>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, pin_8_15);
 8003c56:	7bba      	ldrb	r2, [r7, #14]
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	2155      	movs	r1, #85	; 0x55
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f005 febd 	bl	80099dc <MFX_IO_Write>
  }
  if (pin_16_23)
 8003c62:	7b7b      	ldrb	r3, [r7, #13]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <mfxstm32l152_IO_ClearIT+0x52>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, pin_16_23);
 8003c68:	7b7a      	ldrb	r2, [r7, #13]
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	2156      	movs	r1, #86	; 0x56
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f005 feb4 	bl	80099dc <MFX_IO_Write>
  }
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <mfxstm32l152_IDD_Start>:
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */
void mfxstm32l152_IDD_Start(uint16_t DeviceAddr)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	80fb      	strh	r3, [r7, #6]
  uint8_t mode = 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL);
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2180      	movs	r1, #128	; 0x80
 8003c92:	4618      	mov	r0, r3
 8003c94:	f005 feb6 	bl	8009a04 <MFX_IO_Read>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be enabled */
  mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	73fb      	strb	r3, [r7, #15]

  /* Start measurement campaign */
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, mode);
 8003ca4:	88fb      	ldrh	r3, [r7, #6]
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	7bfa      	ldrb	r2, [r7, #15]
 8003cac:	2180      	movs	r1, #128	; 0x80
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f005 fe94 	bl	80099dc <MFX_IO_Write>
}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <mfxstm32l152_IDD_Config>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */
void mfxstm32l152_IDD_Config(uint16_t DeviceAddr, IDD_ConfigTypeDef MfxIddConfig)
{
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	b590      	push	{r4, r7, lr}
 8003cc0:	b085      	sub	sp, #20
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003cca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003cce:	4623      	mov	r3, r4
 8003cd0:	80fb      	strh	r3, [r7, #6]
  uint8_t value = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	73fb      	strb	r3, [r7, #15]
  uint8_t mode = 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	73bb      	strb	r3, [r7, #14]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8003cda:	88fb      	ldrh	r3, [r7, #6]
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2140      	movs	r1, #64	; 0x40
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f005 fe8e 	bl	8009a04 <MFX_IO_Read>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	73bb      	strb	r3, [r7, #14]

  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8003cec:	7bbb      	ldrb	r3, [r7, #14]
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10b      	bne.n	8003d0e <mfxstm32l152_IDD_Config+0x52>
  {
    /* Set the Functionalities to be enabled */
    mode |= MFXSTM32L152_IDD_EN;
 8003cf6:	7bbb      	ldrb	r3, [r7, #14]
 8003cf8:	f043 0304 	orr.w	r3, r3, #4
 8003cfc:	73bb      	strb	r3, [r7, #14]

    /* Set the new register value */
    MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8003cfe:	88fb      	ldrh	r3, [r7, #6]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	7bba      	ldrb	r2, [r7, #14]
 8003d06:	2140      	movs	r1, #64	; 0x40
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f005 fe67 	bl	80099dc <MFX_IO_Write>
  }

  /* Control register setting: number of shunts */
  value =  ((MfxIddConfig.ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 8003d0e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f003 030e 	and.w	r3, r3, #14
 8003d1a:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8003d1c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003d20:	b25b      	sxtb	r3, r3
 8003d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d26:	b25a      	sxtb	r2, r3
 8003d28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b25b      	sxtb	r3, r3
 8003d30:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8003d32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d36:	b25b      	sxtb	r3, r3
 8003d38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003d3c:	b25a      	sxtb	r2, r3
 8003d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	b25b      	sxtb	r3, r3
 8003d46:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, value);
 8003d48:	88fb      	ldrh	r3, [r7, #6]
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	7bfa      	ldrb	r2, [r7, #15]
 8003d50:	2180      	movs	r1, #128	; 0x80
 8003d52:	4618      	mov	r0, r3
 8003d54:	f005 fe42 	bl	80099dc <MFX_IO_Write>

  /* Idd pre delay configuration: unit and value*/
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003d58:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003d5c:	b25b      	sxtb	r3, r3
 8003d5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003d62:	b25a      	sxtb	r2, r3
          (MfxIddConfig.PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 8003d64:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003d68:	b25b      	sxtb	r3, r3
 8003d6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d6e:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003d70:	4313      	orrs	r3, r2
 8003d72:	b25b      	sxtb	r3, r3
 8003d74:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, value);
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	7bfa      	ldrb	r2, [r7, #15]
 8003d7e:	2181      	movs	r1, #129	; 0x81
 8003d80:	4618      	mov	r0, r3
 8003d82:	f005 fe2b 	bl	80099dc <MFX_IO_Write>

  /* Shunt 0 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt0Value >> 8);
 8003d86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d88:	0a1b      	lsrs	r3, r3, #8
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, value);
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	7bfa      	ldrb	r2, [r7, #15]
 8003d96:	2182      	movs	r1, #130	; 0x82
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f005 fe1f 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt0Value);
 8003d9e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003da0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, value);
 8003da2:	88fb      	ldrh	r3, [r7, #6]
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	7bfa      	ldrb	r2, [r7, #15]
 8003daa:	2183      	movs	r1, #131	; 0x83
 8003dac:	4618      	mov	r0, r3
 8003dae:	f005 fe15 	bl	80099dc <MFX_IO_Write>

  /* Shunt 1 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt1Value >> 8);
 8003db2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003db4:	0a1b      	lsrs	r3, r3, #8
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, value);
 8003dba:	88fb      	ldrh	r3, [r7, #6]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	7bfa      	ldrb	r2, [r7, #15]
 8003dc2:	2184      	movs	r1, #132	; 0x84
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f005 fe09 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt1Value);
 8003dca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003dcc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, value);
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	7bfa      	ldrb	r2, [r7, #15]
 8003dd6:	2185      	movs	r1, #133	; 0x85
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f005 fdff 	bl	80099dc <MFX_IO_Write>

  /* Shunt 2 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt2Value >> 8);
 8003dde:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003de0:	0a1b      	lsrs	r3, r3, #8
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, value);
 8003de6:	88fb      	ldrh	r3, [r7, #6]
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	7bfa      	ldrb	r2, [r7, #15]
 8003dee:	2186      	movs	r1, #134	; 0x86
 8003df0:	4618      	mov	r0, r3
 8003df2:	f005 fdf3 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt2Value);
 8003df6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003df8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, value);
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	7bfa      	ldrb	r2, [r7, #15]
 8003e02:	2187      	movs	r1, #135	; 0x87
 8003e04:	4618      	mov	r0, r3
 8003e06:	f005 fde9 	bl	80099dc <MFX_IO_Write>

  /* Shunt 3 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt3Value >> 8);
 8003e0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003e0c:	0a1b      	lsrs	r3, r3, #8
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, value);
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	7bfa      	ldrb	r2, [r7, #15]
 8003e1a:	2188      	movs	r1, #136	; 0x88
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f005 fddd 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt3Value);
 8003e22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003e24:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, value);
 8003e26:	88fb      	ldrh	r3, [r7, #6]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	7bfa      	ldrb	r2, [r7, #15]
 8003e2e:	2189      	movs	r1, #137	; 0x89
 8003e30:	4618      	mov	r0, r3
 8003e32:	f005 fdd3 	bl	80099dc <MFX_IO_Write>

  /* Shunt 4 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt4Value >> 8);
 8003e36:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, value);
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	7bfa      	ldrb	r2, [r7, #15]
 8003e46:	218a      	movs	r1, #138	; 0x8a
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f005 fdc7 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt4Value);
 8003e4e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003e50:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, value);
 8003e52:	88fb      	ldrh	r3, [r7, #6]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	7bfa      	ldrb	r2, [r7, #15]
 8003e5a:	218b      	movs	r1, #139	; 0x8b
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f005 fdbd 	bl	80099dc <MFX_IO_Write>

  /* Shunt 0 stabilization delay */
  value = MfxIddConfig.Shunt0StabDelay;
 8003e62:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003e64:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, value);
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	7bfa      	ldrb	r2, [r7, #15]
 8003e6e:	2190      	movs	r1, #144	; 0x90
 8003e70:	4618      	mov	r0, r3
 8003e72:	f005 fdb3 	bl	80099dc <MFX_IO_Write>

  /* Shunt 1 stabilization delay */
  value = MfxIddConfig.Shunt1StabDelay;
 8003e76:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003e78:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, value);
 8003e7a:	88fb      	ldrh	r3, [r7, #6]
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	7bfa      	ldrb	r2, [r7, #15]
 8003e82:	2191      	movs	r1, #145	; 0x91
 8003e84:	4618      	mov	r0, r3
 8003e86:	f005 fda9 	bl	80099dc <MFX_IO_Write>

  /* Shunt 2 stabilization delay */
  value = MfxIddConfig.Shunt2StabDelay;
 8003e8a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e8c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, value);
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	7bfa      	ldrb	r2, [r7, #15]
 8003e96:	2192      	movs	r1, #146	; 0x92
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f005 fd9f 	bl	80099dc <MFX_IO_Write>

  /* Shunt 3 stabilization delay */
  value = MfxIddConfig.Shunt3StabDelay;
 8003e9e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003ea0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, value);
 8003ea2:	88fb      	ldrh	r3, [r7, #6]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	7bfa      	ldrb	r2, [r7, #15]
 8003eaa:	2193      	movs	r1, #147	; 0x93
 8003eac:	4618      	mov	r0, r3
 8003eae:	f005 fd95 	bl	80099dc <MFX_IO_Write>

  /* Shunt 4 stabilization delay */
  value = MfxIddConfig.Shunt4StabDelay;
 8003eb2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003eb4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, value);
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	7bfa      	ldrb	r2, [r7, #15]
 8003ebe:	2194      	movs	r1, #148	; 0x94
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f005 fd8b 	bl	80099dc <MFX_IO_Write>

  /* Idd ampli gain value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.AmpliGain >> 8);
 8003ec6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ec8:	0a1b      	lsrs	r3, r3, #8
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, value);
 8003ece:	88fb      	ldrh	r3, [r7, #6]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	7bfa      	ldrb	r2, [r7, #15]
 8003ed6:	218c      	movs	r1, #140	; 0x8c
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f005 fd7f 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.AmpliGain);
 8003ede:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ee0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, value);
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	7bfa      	ldrb	r2, [r7, #15]
 8003eea:	218d      	movs	r1, #141	; 0x8d
 8003eec:	4618      	mov	r0, r3
 8003eee:	f005 fd75 	bl	80099dc <MFX_IO_Write>

  /* Idd VDD min value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.VddMin >> 8);
 8003ef2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003ef4:	0a1b      	lsrs	r3, r3, #8
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, value);
 8003efa:	88fb      	ldrh	r3, [r7, #6]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	7bfa      	ldrb	r2, [r7, #15]
 8003f02:	218e      	movs	r1, #142	; 0x8e
 8003f04:	4618      	mov	r0, r3
 8003f06:	f005 fd69 	bl	80099dc <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.VddMin);
 8003f0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f0c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, value);
 8003f0e:	88fb      	ldrh	r3, [r7, #6]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	7bfa      	ldrb	r2, [r7, #15]
 8003f16:	218f      	movs	r1, #143	; 0x8f
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f005 fd5f 	bl	80099dc <MFX_IO_Write>

  /* Idd number of measurements */
  value = MfxIddConfig.MeasureNb;
 8003f1e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8003f22:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, value);
 8003f24:	88fb      	ldrh	r3, [r7, #6]
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	7bfa      	ldrb	r2, [r7, #15]
 8003f2c:	2196      	movs	r1, #150	; 0x96
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f005 fd54 	bl	80099dc <MFX_IO_Write>

  /* Idd delta delay configuration: unit and value */
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003f34:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003f38:	b25b      	sxtb	r3, r3
 8003f3a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003f3e:	b25a      	sxtb	r2, r3
          (MfxIddConfig.DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8003f40:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003f44:	b25b      	sxtb	r3, r3
 8003f46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f4a:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	b25b      	sxtb	r3, r3
 8003f50:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, value);
 8003f52:	88fb      	ldrh	r3, [r7, #6]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	7bfa      	ldrb	r2, [r7, #15]
 8003f5a:	2197      	movs	r1, #151	; 0x97
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f005 fd3d 	bl	80099dc <MFX_IO_Write>

  /* Idd number of shut on board */
  value = MfxIddConfig.ShuntNbOnBoard;
 8003f62:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003f66:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, value);
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	7bfa      	ldrb	r2, [r7, #15]
 8003f70:	2198      	movs	r1, #152	; 0x98
 8003f72:	4618      	mov	r0, r3
 8003f74:	f005 fd32 	bl	80099dc <MFX_IO_Write>
}
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003f82:	b004      	add	sp, #16
 8003f84:	4770      	bx	lr

08003f86 <mfxstm32l152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
void mfxstm32l152_IDD_GetValue(uint16_t DeviceAddr, uint32_t *ReadValue)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b084      	sub	sp, #16
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	6039      	str	r1, [r7, #0]
 8003f90:	80fb      	strh	r3, [r7, #6]
  uint8_t  data[3];

  MFX_IO_ReadMultiple((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data)) ;
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	b298      	uxth	r0, r3
 8003f98:	f107 020c 	add.w	r2, r7, #12
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	2114      	movs	r1, #20
 8003fa0:	f005 fd44 	bl	8009a2c <MFX_IO_ReadMultiple>

  /* Recompose Idd current value */
  *ReadValue = (data[0] << 16) | (data[1] << 8) | data[2];
 8003fa4:	7b3b      	ldrb	r3, [r7, #12]
 8003fa6:	041a      	lsls	r2, r3, #16
 8003fa8:	7b7b      	ldrb	r3, [r7, #13]
 8003faa:	021b      	lsls	r3, r3, #8
 8003fac:	4313      	orrs	r3, r2
 8003fae:	7bba      	ldrb	r2, [r7, #14]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	601a      	str	r2, [r3, #0]

}
 8003fb8:	bf00      	nop
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <mfxstm32l152_IDD_EnableIT>:
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_EnableIT(uint16_t DeviceAddr)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003fca:	f005 fca1 	bl	8009910 <MFX_IO_ITConfig>

  /* Enable global IDD interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003fce:	88fb      	ldrh	r3, [r7, #6]
 8003fd0:	2102      	movs	r1, #2
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff f944 	bl	8003260 <mfxstm32l152_EnableITSource>
}
 8003fd8:	bf00      	nop
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <mfxstm32l152_IDD_ClearIT>:
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_ClearIT(uint16_t DeviceAddr)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	80fb      	strh	r3, [r7, #6]
  /* Clear the global IDD interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	2102      	movs	r1, #2
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7ff f98f 	bl	8003312 <mfxstm32l152_ClearGlobalIT>
}
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <mfxstm32l152_IDD_GetITStatus>:
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */
uint8_t mfxstm32l152_IDD_GetITStatus(uint16_t DeviceAddr)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	80fb      	strh	r3, [r7, #6]
  /* Return IDD interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_IDD));
 8004006:	88fb      	ldrh	r3, [r7, #6]
 8004008:	2102      	movs	r1, #2
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff f96b 	bl	80032e6 <mfxstm32l152_GlobalITStatus>
 8004010:	4603      	mov	r3, r0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <mfxstm32l152_IDD_DisableIT>:
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_IDD_DisableIT(uint16_t DeviceAddr)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	4603      	mov	r3, r0
 8004022:	80fb      	strh	r3, [r7, #6]
  /* Disable global IDD interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	2102      	movs	r1, #2
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff f938 	bl	800329e <mfxstm32l152_DisableITSource>
}
 800402e:	bf00      	nop
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <mfxstm32l152_Error_ReadSrc>:
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadSrc(uint16_t DeviceAddr)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b082      	sub	sp, #8
 800403a:	af00      	add	r7, sp, #0
 800403c:	4603      	mov	r3, r0
 800403e:	80fb      	strh	r3, [r7, #6]
  /* Get the current source register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_SRC));
 8004040:	88fb      	ldrh	r3, [r7, #6]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	b29b      	uxth	r3, r3
 8004046:	2103      	movs	r1, #3
 8004048:	4618      	mov	r0, r3
 800404a:	f005 fcdb 	bl	8009a04 <MFX_IO_Read>
 800404e:	4603      	mov	r3, r0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <mfxstm32l152_Error_ReadMsg>:
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadMsg(uint16_t DeviceAddr)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	4603      	mov	r3, r0
 8004060:	80fb      	strh	r3, [r7, #6]
  /* Get the current message register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_MSG));
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	b2db      	uxtb	r3, r3
 8004066:	b29b      	uxth	r3, r3
 8004068:	2104      	movs	r1, #4
 800406a:	4618      	mov	r0, r3
 800406c:	f005 fcca 	bl	8009a04 <MFX_IO_Read>
 8004070:	4603      	mov	r3, r0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <mfxstm32l152_Error_EnableIT>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */

void mfxstm32l152_Error_EnableIT(uint16_t DeviceAddr)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b082      	sub	sp, #8
 800407e:	af00      	add	r7, sp, #0
 8004080:	4603      	mov	r3, r0
 8004082:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8004084:	f005 fc44 	bl	8009910 <MFX_IO_ITConfig>

  /* Enable global Error interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	2104      	movs	r1, #4
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff f8e7 	bl	8003260 <mfxstm32l152_EnableITSource>
}
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <mfxstm32l152_Error_ClearIT>:
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Error_ClearIT(uint16_t DeviceAddr)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
 80040a0:	4603      	mov	r3, r0
 80040a2:	80fb      	strh	r3, [r7, #6]
  /* Clear the global Error interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 80040a4:	88fb      	ldrh	r3, [r7, #6]
 80040a6:	2104      	movs	r1, #4
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff f932 	bl	8003312 <mfxstm32l152_ClearGlobalIT>
}
 80040ae:	bf00      	nop
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <mfxstm32l152_Error_GetITStatus>:
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */
uint8_t mfxstm32l152_Error_GetITStatus(uint16_t DeviceAddr)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	4603      	mov	r3, r0
 80040be:	80fb      	strh	r3, [r7, #6]
  /* Return Error interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_ERROR));
 80040c0:	88fb      	ldrh	r3, [r7, #6]
 80040c2:	2104      	movs	r1, #4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff f90e 	bl	80032e6 <mfxstm32l152_GlobalITStatus>
 80040ca:	4603      	mov	r3, r0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <mfxstm32l152_Error_DisableIT>:
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_Error_DisableIT(uint16_t DeviceAddr)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	80fb      	strh	r3, [r7, #6]
  /* Disable global Error interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 80040de:	88fb      	ldrh	r3, [r7, #6]
 80040e0:	2104      	movs	r1, #4
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff f8db 	bl	800329e <mfxstm32l152_DisableITSource>
}
 80040e8:	bf00      	nop
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <mfxstm32l152_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t mfxstm32l152_GetInstance(uint16_t DeviceAddr)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 80040fa:	2300      	movs	r3, #0
 80040fc:	73fb      	strb	r3, [r7, #15]
 80040fe:	e00b      	b.n	8004118 <mfxstm32l152_GetInstance+0x28>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	4a0a      	ldr	r2, [pc, #40]	; (800412c <mfxstm32l152_GetInstance+0x3c>)
 8004104:	5cd3      	ldrb	r3, [r2, r3]
 8004106:	b29b      	uxth	r3, r3
 8004108:	88fa      	ldrh	r2, [r7, #6]
 800410a:	429a      	cmp	r2, r3
 800410c:	d101      	bne.n	8004112 <mfxstm32l152_GetInstance+0x22>
    {
      return idx;
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	e006      	b.n	8004120 <mfxstm32l152_GetInstance+0x30>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	3301      	adds	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d9f0      	bls.n	8004100 <mfxstm32l152_GetInstance+0x10>
    }
  }

  return 0xFF;
 800411e:	23ff      	movs	r3, #255	; 0xff
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	20000fa0 	.word	0x20000fa0

08004130 <mfxstm32l152_ReleaseInstance>:
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */
static uint8_t mfxstm32l152_ReleaseInstance(uint16_t DeviceAddr)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check for all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]
 800413e:	e00f      	b.n	8004160 <mfxstm32l152_ReleaseInstance+0x30>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	4a0c      	ldr	r2, [pc, #48]	; (8004174 <mfxstm32l152_ReleaseInstance+0x44>)
 8004144:	5cd3      	ldrb	r3, [r2, r3]
 8004146:	b29b      	uxth	r3, r3
 8004148:	88fa      	ldrh	r2, [r7, #6]
 800414a:	429a      	cmp	r2, r3
 800414c:	d105      	bne.n	800415a <mfxstm32l152_ReleaseInstance+0x2a>
    {
      mfxstm32l152[idx] = 0;
 800414e:	7bfb      	ldrb	r3, [r7, #15]
 8004150:	4a08      	ldr	r2, [pc, #32]	; (8004174 <mfxstm32l152_ReleaseInstance+0x44>)
 8004152:	2100      	movs	r1, #0
 8004154:	54d1      	strb	r1, [r2, r3]
      return idx;
 8004156:	7bfb      	ldrb	r3, [r7, #15]
 8004158:	e006      	b.n	8004168 <mfxstm32l152_ReleaseInstance+0x38>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 800415a:	7bfb      	ldrb	r3, [r7, #15]
 800415c:	3301      	adds	r3, #1
 800415e:	73fb      	strb	r3, [r7, #15]
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b02      	cmp	r3, #2
 8004164:	d9ec      	bls.n	8004140 <mfxstm32l152_ReleaseInstance+0x10>
    }
  }
  return 0xFF;
 8004166:	23ff      	movs	r3, #255	; 0xff
}
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	20000fa0 	.word	0x20000fa0

08004178 <mfxstm32l152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */
void mfxstm32l152_reg24_setPinValue(uint16_t DeviceAddr, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue )
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	603a      	str	r2, [r7, #0]
 8004180:	461a      	mov	r2, r3
 8004182:	4603      	mov	r3, r0
 8004184:	80fb      	strh	r3, [r7, #6]
 8004186:	460b      	mov	r3, r1
 8004188:	717b      	strb	r3, [r7, #5]
 800418a:	4613      	mov	r3, r2
 800418c:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 800418e:	2300      	movs	r3, #0
 8004190:	73fb      	strb	r3, [r7, #15]
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = PinPosition & 0x0000ff;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = PinPosition >> 8;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	0a1b      	lsrs	r3, r3, #8
 800419a:	737b      	strb	r3, [r7, #13]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = PinPosition >> 16;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	0c1b      	lsrs	r3, r3, #16
 80041a0:	733b      	strb	r3, [r7, #12]

  if (pin_0_7)
 80041a2:	7bbb      	ldrb	r3, [r7, #14]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d01e      	beq.n	80041e6 <mfxstm32l152_reg24_setPinValue+0x6e>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr);
 80041a8:	797a      	ldrb	r2, [r7, #5]
 80041aa:	88fb      	ldrh	r3, [r7, #6]
 80041ac:	4611      	mov	r1, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f005 fc28 	bl	8009a04 <MFX_IO_Read>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80041b8:	793b      	ldrb	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d004      	beq.n	80041c8 <mfxstm32l152_reg24_setPinValue+0x50>
    {
      tmp |= (uint8_t)pin_0_7;
 80041be:	7bfa      	ldrb	r2, [r7, #15]
 80041c0:	7bbb      	ldrb	r3, [r7, #14]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	73fb      	strb	r3, [r7, #15]
 80041c6:	e008      	b.n	80041da <mfxstm32l152_reg24_setPinValue+0x62>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 80041c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	b25a      	sxtb	r2, r3
 80041d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041d4:	4013      	ands	r3, r2
 80041d6:	b25b      	sxtb	r3, r3
 80041d8:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr, tmp);
 80041da:	7bfa      	ldrb	r2, [r7, #15]
 80041dc:	7979      	ldrb	r1, [r7, #5]
 80041de:	88fb      	ldrh	r3, [r7, #6]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f005 fbfb 	bl	80099dc <MFX_IO_Write>
  }

  if (pin_8_15)
 80041e6:	7b7b      	ldrb	r3, [r7, #13]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d022      	beq.n	8004232 <mfxstm32l152_reg24_setPinValue+0xba>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+1);
 80041ec:	797b      	ldrb	r3, [r7, #5]
 80041ee:	3301      	adds	r3, #1
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	4611      	mov	r1, r2
 80041f6:	4618      	mov	r0, r3
 80041f8:	f005 fc04 	bl	8009a04 <MFX_IO_Read>
 80041fc:	4603      	mov	r3, r0
 80041fe:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8004200:	793b      	ldrb	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d004      	beq.n	8004210 <mfxstm32l152_reg24_setPinValue+0x98>
    {
      tmp |= (uint8_t)pin_8_15;
 8004206:	7bfa      	ldrb	r2, [r7, #15]
 8004208:	7b7b      	ldrb	r3, [r7, #13]
 800420a:	4313      	orrs	r3, r2
 800420c:	73fb      	strb	r3, [r7, #15]
 800420e:	e008      	b.n	8004222 <mfxstm32l152_reg24_setPinValue+0xaa>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 8004210:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004214:	43db      	mvns	r3, r3
 8004216:	b25a      	sxtb	r2, r3
 8004218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800421c:	4013      	ands	r3, r2
 800421e:	b25b      	sxtb	r3, r3
 8004220:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+1, tmp);
 8004222:	797b      	ldrb	r3, [r7, #5]
 8004224:	3301      	adds	r3, #1
 8004226:	b2d9      	uxtb	r1, r3
 8004228:	7bfa      	ldrb	r2, [r7, #15]
 800422a:	88fb      	ldrh	r3, [r7, #6]
 800422c:	4618      	mov	r0, r3
 800422e:	f005 fbd5 	bl	80099dc <MFX_IO_Write>
  }

  if (pin_16_23)
 8004232:	7b3b      	ldrb	r3, [r7, #12]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d022      	beq.n	800427e <mfxstm32l152_reg24_setPinValue+0x106>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+2);
 8004238:	797b      	ldrb	r3, [r7, #5]
 800423a:	3302      	adds	r3, #2
 800423c:	b2da      	uxtb	r2, r3
 800423e:	88fb      	ldrh	r3, [r7, #6]
 8004240:	4611      	mov	r1, r2
 8004242:	4618      	mov	r0, r3
 8004244:	f005 fbde 	bl	8009a04 <MFX_IO_Read>
 8004248:	4603      	mov	r3, r0
 800424a:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 800424c:	793b      	ldrb	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d004      	beq.n	800425c <mfxstm32l152_reg24_setPinValue+0xe4>
    {
      tmp |= (uint8_t)pin_16_23;
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	7b3b      	ldrb	r3, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	73fb      	strb	r3, [r7, #15]
 800425a:	e008      	b.n	800426e <mfxstm32l152_reg24_setPinValue+0xf6>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 800425c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004260:	43db      	mvns	r3, r3
 8004262:	b25a      	sxtb	r2, r3
 8004264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004268:	4013      	ands	r3, r2
 800426a:	b25b      	sxtb	r3, r3
 800426c:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+2, tmp);
 800426e:	797b      	ldrb	r3, [r7, #5]
 8004270:	3302      	adds	r3, #2
 8004272:	b2d9      	uxtb	r1, r3
 8004274:	7bfa      	ldrb	r2, [r7, #15]
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	4618      	mov	r0, r3
 800427a:	f005 fbaf 	bl	80099dc <MFX_IO_Write>
  }
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800428c:	f005 fcf0 	bl	8009c70 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8004290:	2200      	movs	r2, #0
 8004292:	2100      	movs	r1, #0
 8004294:	2010      	movs	r0, #16
 8004296:	f000 f9e4 	bl	8004662 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 800429a:	200a      	movs	r0, #10
 800429c:	f005 fd0f 	bl	8009cbe <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 80042a0:	2200      	movs	r2, #0
 80042a2:	2100      	movs	r1, #0
 80042a4:	2001      	movs	r0, #1
 80042a6:	f000 f9dc 	bl	8004662 <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 80042aa:	20c8      	movs	r0, #200	; 0xc8
 80042ac:	f005 fd07 	bl	8009cbe <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 80042b0:	2200      	movs	r2, #0
 80042b2:	2100      	movs	r1, #0
 80042b4:	2011      	movs	r0, #17
 80042b6:	f000 f9d4 	bl	8004662 <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 80042ba:	2078      	movs	r0, #120	; 0x78
 80042bc:	f005 fcff 	bl	8009cbe <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 80042c0:	2300      	movs	r3, #0
 80042c2:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80042c4:	463b      	mov	r3, r7
 80042c6:	2201      	movs	r2, #1
 80042c8:	4619      	mov	r1, r3
 80042ca:	2036      	movs	r0, #54	; 0x36
 80042cc:	f000 f9c9 	bl	8004662 <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 80042d0:	2305      	movs	r3, #5
 80042d2:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 80042d4:	463b      	mov	r3, r7
 80042d6:	2201      	movs	r2, #1
 80042d8:	4619      	mov	r1, r3
 80042da:	203a      	movs	r0, #58	; 0x3a
 80042dc:	f000 f9c1 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 80042e0:	2200      	movs	r2, #0
 80042e2:	2100      	movs	r1, #0
 80042e4:	2021      	movs	r0, #33	; 0x21
 80042e6:	f000 f9bc 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 80042ea:	2300      	movs	r3, #0
 80042ec:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 80042ee:	2300      	movs	r3, #0
 80042f0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 80042f2:	2300      	movs	r3, #0
 80042f4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 80042f6:	23ef      	movs	r3, #239	; 0xef
 80042f8:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 80042fa:	463b      	mov	r3, r7
 80042fc:	2204      	movs	r2, #4
 80042fe:	4619      	mov	r1, r3
 8004300:	202a      	movs	r0, #42	; 0x2a
 8004302:	f000 f9ae 	bl	8004662 <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 8004306:	2300      	movs	r3, #0
 8004308:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 800430a:	2300      	movs	r3, #0
 800430c:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 800430e:	2300      	movs	r3, #0
 8004310:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8004312:	23ef      	movs	r3, #239	; 0xef
 8004314:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8004316:	463b      	mov	r3, r7
 8004318:	2204      	movs	r2, #4
 800431a:	4619      	mov	r1, r3
 800431c:	202b      	movs	r0, #43	; 0x2b
 800431e:	f000 f9a0 	bl	8004662 <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 8004322:	230c      	movs	r3, #12
 8004324:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 8004326:	230c      	movs	r3, #12
 8004328:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 800432a:	2300      	movs	r3, #0
 800432c:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 800432e:	2333      	movs	r3, #51	; 0x33
 8004330:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 8004332:	2333      	movs	r3, #51	; 0x33
 8004334:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 8004336:	463b      	mov	r3, r7
 8004338:	2205      	movs	r2, #5
 800433a:	4619      	mov	r1, r3
 800433c:	20b2      	movs	r0, #178	; 0xb2
 800433e:	f000 f990 	bl	8004662 <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 8004342:	2335      	movs	r3, #53	; 0x35
 8004344:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 8004346:	463b      	mov	r3, r7
 8004348:	2201      	movs	r2, #1
 800434a:	4619      	mov	r1, r3
 800434c:	20b7      	movs	r0, #183	; 0xb7
 800434e:	f000 f988 	bl	8004662 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 8004352:	231f      	movs	r3, #31
 8004354:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 8004356:	463b      	mov	r3, r7
 8004358:	2201      	movs	r2, #1
 800435a:	4619      	mov	r1, r3
 800435c:	20bb      	movs	r0, #187	; 0xbb
 800435e:	f000 f980 	bl	8004662 <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 8004362:	232c      	movs	r3, #44	; 0x2c
 8004364:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 8004366:	463b      	mov	r3, r7
 8004368:	2201      	movs	r2, #1
 800436a:	4619      	mov	r1, r3
 800436c:	20c0      	movs	r0, #192	; 0xc0
 800436e:	f000 f978 	bl	8004662 <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 8004372:	2301      	movs	r3, #1
 8004374:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 8004376:	23c3      	movs	r3, #195	; 0xc3
 8004378:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 800437a:	463b      	mov	r3, r7
 800437c:	2202      	movs	r2, #2
 800437e:	4619      	mov	r1, r3
 8004380:	20c2      	movs	r0, #194	; 0xc2
 8004382:	f000 f96e 	bl	8004662 <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 8004386:	2320      	movs	r3, #32
 8004388:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 800438a:	463b      	mov	r3, r7
 800438c:	2201      	movs	r2, #1
 800438e:	4619      	mov	r1, r3
 8004390:	20c4      	movs	r0, #196	; 0xc4
 8004392:	f000 f966 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 8004396:	230f      	movs	r3, #15
 8004398:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 800439a:	463b      	mov	r3, r7
 800439c:	2201      	movs	r2, #1
 800439e:	4619      	mov	r1, r3
 80043a0:	20c6      	movs	r0, #198	; 0xc6
 80043a2:	f000 f95e 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 80043a6:	23a4      	movs	r3, #164	; 0xa4
 80043a8:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 80043aa:	23a1      	movs	r3, #161	; 0xa1
 80043ac:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 2); 
 80043ae:	463b      	mov	r3, r7
 80043b0:	2202      	movs	r2, #2
 80043b2:	4619      	mov	r1, r3
 80043b4:	20d0      	movs	r0, #208	; 0xd0
 80043b6:	f000 f954 	bl	8004662 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 80043ba:	23d0      	movs	r3, #208	; 0xd0
 80043bc:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 80043be:	2308      	movs	r3, #8
 80043c0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 80043c2:	2311      	movs	r3, #17
 80043c4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 80043c6:	2308      	movs	r3, #8
 80043c8:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 80043ca:	230c      	movs	r3, #12
 80043cc:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 80043ce:	2315      	movs	r3, #21
 80043d0:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 80043d2:	2339      	movs	r3, #57	; 0x39
 80043d4:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 80043d6:	2333      	movs	r3, #51	; 0x33
 80043d8:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 80043da:	2350      	movs	r3, #80	; 0x50
 80043dc:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 80043de:	2336      	movs	r3, #54	; 0x36
 80043e0:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 80043e2:	2313      	movs	r3, #19
 80043e4:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 80043e6:	2314      	movs	r3, #20
 80043e8:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 80043ea:	2329      	movs	r3, #41	; 0x29
 80043ec:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 80043ee:	232d      	movs	r3, #45	; 0x2d
 80043f0:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 80043f2:	463b      	mov	r3, r7
 80043f4:	220e      	movs	r2, #14
 80043f6:	4619      	mov	r1, r3
 80043f8:	20e0      	movs	r0, #224	; 0xe0
 80043fa:	f000 f932 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 80043fe:	23d0      	movs	r3, #208	; 0xd0
 8004400:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8004402:	2308      	movs	r3, #8
 8004404:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 8004406:	2310      	movs	r3, #16
 8004408:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 800440a:	2308      	movs	r3, #8
 800440c:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 800440e:	2306      	movs	r3, #6
 8004410:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 8004412:	2306      	movs	r3, #6
 8004414:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8004416:	2339      	movs	r3, #57	; 0x39
 8004418:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 800441a:	2344      	movs	r3, #68	; 0x44
 800441c:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 800441e:	2351      	movs	r3, #81	; 0x51
 8004420:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 8004422:	230b      	movs	r3, #11
 8004424:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 8004426:	2316      	movs	r3, #22
 8004428:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 800442a:	2314      	movs	r3, #20
 800442c:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 800442e:	232f      	movs	r3, #47	; 0x2f
 8004430:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 8004432:	2331      	movs	r3, #49	; 0x31
 8004434:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 8004436:	463b      	mov	r3, r7
 8004438:	220e      	movs	r2, #14
 800443a:	4619      	mov	r1, r3
 800443c:	20e1      	movs	r0, #225	; 0xe1
 800443e:	f000 f910 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 8004442:	f000 f847 	bl	80044d4 <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 8004446:	2300      	movs	r3, #0
 8004448:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 800444a:	463b      	mov	r3, r7
 800444c:	2201      	movs	r2, #1
 800444e:	4619      	mov	r1, r3
 8004450:	2035      	movs	r0, #53	; 0x35
 8004452:	f000 f906 	bl	8004662 <ST7789H2_WriteReg>

}
 8004456:	bf00      	nop
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b084      	sub	sp, #16
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d102      	bne.n	8004472 <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 800446c:	2300      	movs	r3, #0
 800446e:	723b      	strb	r3, [r7, #8]
 8004470:	e025      	b.n	80044be <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d120      	bne.n	80044ba <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8004478:	2300      	movs	r3, #0
 800447a:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 800447c:	2300      	movs	r3, #0
 800447e:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8004480:	2301      	movs	r3, #1
 8004482:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 8004484:	23f0      	movs	r3, #240	; 0xf0
 8004486:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8004488:	2300      	movs	r3, #0
 800448a:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 800448c:	2300      	movs	r3, #0
 800448e:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8004490:	f107 0308 	add.w	r3, r7, #8
 8004494:	2206      	movs	r2, #6
 8004496:	4619      	mov	r1, r3
 8004498:	2033      	movs	r0, #51	; 0x33
 800449a:	f000 f8e2 	bl	8004662 <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 800449e:	2300      	movs	r3, #0
 80044a0:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 80044a2:	2350      	movs	r3, #80	; 0x50
 80044a4:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 80044a6:	f107 0308 	add.w	r3, r7, #8
 80044aa:	2202      	movs	r2, #2
 80044ac:	4619      	mov	r1, r3
 80044ae:	2037      	movs	r0, #55	; 0x37
 80044b0:	f000 f8d7 	bl	8004662 <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 80044b4:	23c0      	movs	r3, #192	; 0xc0
 80044b6:	723b      	strb	r3, [r7, #8]
 80044b8:	e001      	b.n	80044be <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 80044ba:	2360      	movs	r3, #96	; 0x60
 80044bc:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80044be:	f107 0308 	add.w	r3, r7, #8
 80044c2:	2201      	movs	r2, #1
 80044c4:	4619      	mov	r1, r3
 80044c6:	2036      	movs	r0, #54	; 0x36
 80044c8:	f000 f8cb 	bl	8004662 <ST7789H2_WriteReg>
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 80044d8:	2200      	movs	r2, #0
 80044da:	2100      	movs	r1, #0
 80044dc:	2029      	movs	r0, #41	; 0x29
 80044de:	f000 f8c0 	bl	8004662 <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 80044e2:	2200      	movs	r2, #0
 80044e4:	2100      	movs	r1, #0
 80044e6:	2011      	movs	r0, #17
 80044e8:	f000 f8bb 	bl	8004662 <ST7789H2_WriteReg>
}
 80044ec:	bf00      	nop
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 80044f6:	23fe      	movs	r3, #254	; 0xfe
 80044f8:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 80044fa:	1d3b      	adds	r3, r7, #4
 80044fc:	2201      	movs	r2, #1
 80044fe:	4619      	mov	r1, r3
 8004500:	20bd      	movs	r0, #189	; 0xbd
 8004502:	f000 f8ae 	bl	8004662 <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8004506:	2200      	movs	r2, #0
 8004508:	2100      	movs	r1, #0
 800450a:	2010      	movs	r0, #16
 800450c:	f000 f8a9 	bl	8004662 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8004510:	200a      	movs	r0, #10
 8004512:	f005 fbd4 	bl	8009cbe <LCD_IO_Delay>
}
 8004516:	bf00      	nop
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 800451e:	b480      	push	{r7}
 8004520:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 8004522:	23f0      	movs	r3, #240	; 0xf0
}
 8004524:	4618      	mov	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 800452e:	b480      	push	{r7}
 8004530:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 8004532:	23f0      	movs	r3, #240	; 0xf0
}
 8004534:	4618      	mov	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8004542:	f005 fb95 	bl	8009c70 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 8004546:	2004      	movs	r0, #4
 8004548:	f000 f8ae 	bl	80046a8 <ST7789H2_ReadReg>
 800454c:	4603      	mov	r3, r0
 800454e:	b29b      	uxth	r3, r3
}
 8004550:	4618      	mov	r0, r3
 8004552:	bd80      	pop	{r7, pc}

08004554 <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	4603      	mov	r3, r0
 800455c:	460a      	mov	r2, r1
 800455e:	80fb      	strh	r3, [r7, #6]
 8004560:	4613      	mov	r3, r2
 8004562:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 8004564:	2300      	movs	r3, #0
 8004566:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 8004568:	88fb      	ldrh	r3, [r7, #6]
 800456a:	b2db      	uxtb	r3, r3
 800456c:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 800456e:	2300      	movs	r3, #0
 8004570:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 8004572:	88fb      	ldrh	r3, [r7, #6]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	3b11      	subs	r3, #17
 8004578:	b2db      	uxtb	r3, r3
 800457a:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 800457c:	f107 030c 	add.w	r3, r7, #12
 8004580:	2204      	movs	r2, #4
 8004582:	4619      	mov	r1, r3
 8004584:	202a      	movs	r0, #42	; 0x2a
 8004586:	f000 f86c 	bl	8004662 <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 800458a:	2300      	movs	r3, #0
 800458c:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 800458e:	88bb      	ldrh	r3, [r7, #4]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8004594:	2300      	movs	r3, #0
 8004596:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 8004598:	88bb      	ldrh	r3, [r7, #4]
 800459a:	b2db      	uxtb	r3, r3
 800459c:	3b11      	subs	r3, #17
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 80045a2:	f107 030c 	add.w	r3, r7, #12
 80045a6:	2204      	movs	r2, #4
 80045a8:	4619      	mov	r1, r3
 80045aa:	202b      	movs	r0, #43	; 0x2b
 80045ac:	f000 f859 	bl	8004662 <ST7789H2_WriteReg>
}
 80045b0:	bf00      	nop
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	80fb      	strh	r3, [r7, #6]
 80045c2:	460b      	mov	r3, r1
 80045c4:	80bb      	strh	r3, [r7, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80045ca:	88ba      	ldrh	r2, [r7, #4]
 80045cc:	88fb      	ldrh	r3, [r7, #6]
 80045ce:	4611      	mov	r1, r2
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff ffbf 	bl	8004554 <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80045d6:	2200      	movs	r2, #0
 80045d8:	2100      	movs	r1, #0
 80045da:	202c      	movs	r0, #44	; 0x2c
 80045dc:	f000 f841 	bl	8004662 <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 80045e0:	887b      	ldrh	r3, [r7, #2]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f005 fb4a 	bl	8009c7c <LCD_IO_WriteData>
}
 80045e8:	bf00      	nop
 80045ea:	3708      	adds	r7, #8
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	4603      	mov	r3, r0
 80045f8:	460a      	mov	r2, r1
 80045fa:	80fb      	strh	r3, [r7, #6]
 80045fc:	4613      	mov	r3, r2
 80045fe:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004600:	88ba      	ldrh	r2, [r7, #4]
 8004602:	88fb      	ldrh	r3, [r7, #6]
 8004604:	4611      	mov	r1, r2
 8004606:	4618      	mov	r0, r3
 8004608:	f7ff ffa4 	bl	8004554 <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 800460c:	88ba      	ldrh	r2, [r7, #4]
 800460e:	88fb      	ldrh	r3, [r7, #6]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f9c0 	bl	8004998 <ST7789H2_ReadPixel_rgb888>
 8004618:	4603      	mov	r3, r0
 800461a:	461a      	mov	r2, r3
 800461c:	733a      	strb	r2, [r7, #12]
 800461e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004622:	737a      	strb	r2, [r7, #13]
 8004624:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8004628:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 800462a:	7b3b      	ldrb	r3, [r7, #12]
 800462c:	08db      	lsrs	r3, r3, #3
 800462e:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8004630:	7b7b      	ldrb	r3, [r7, #13]
 8004632:	089b      	lsrs	r3, r3, #2
 8004634:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 8004636:	7bbb      	ldrb	r3, [r7, #14]
 8004638:	08db      	lsrs	r3, r3, #3
 800463a:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 800463c:	7dfb      	ldrb	r3, [r7, #23]
 800463e:	b29b      	uxth	r3, r3
 8004640:	02db      	lsls	r3, r3, #11
 8004642:	b29a      	uxth	r2, r3
 8004644:	7dbb      	ldrb	r3, [r7, #22]
 8004646:	b29b      	uxth	r3, r3
 8004648:	015b      	lsls	r3, r3, #5
 800464a:	b29b      	uxth	r3, r3
 800464c:	4413      	add	r3, r2
 800464e:	b29a      	uxth	r2, r3
 8004650:	7d7b      	ldrb	r3, [r7, #21]
 8004652:	b29b      	uxth	r3, r3
 8004654:	4413      	add	r3, r2
 8004656:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 8004658:	8a7b      	ldrh	r3, [r7, #18]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b084      	sub	sp, #16
 8004666:	af00      	add	r7, sp, #0
 8004668:	4603      	mov	r3, r0
 800466a:	6039      	str	r1, [r7, #0]
 800466c:	71fb      	strb	r3, [r7, #7]
 800466e:	4613      	mov	r3, r2
 8004670:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	4618      	mov	r0, r3
 8004676:	f005 fb0e 	bl	8009c96 <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 800467a:	2300      	movs	r3, #0
 800467c:	73fb      	strb	r3, [r7, #15]
 800467e:	e00a      	b.n	8004696 <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	4413      	add	r3, r2
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	b29b      	uxth	r3, r3
 800468a:	4618      	mov	r0, r3
 800468c:	f005 faf6 	bl	8009c7c <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	3301      	adds	r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
 8004696:	7bfa      	ldrb	r2, [r7, #15]
 8004698:	79bb      	ldrb	r3, [r7, #6]
 800469a:	429a      	cmp	r2, r3
 800469c:	d3f0      	bcc.n	8004680 <ST7789H2_WriteReg+0x1e>
  }
}
 800469e:	bf00      	nop
 80046a0:	bf00      	nop
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f005 faee 	bl	8009c96 <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 80046ba:	f005 faf9 	bl	8009cb0 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 80046be:	f005 faf7 	bl	8009cb0 <LCD_IO_ReadData>
 80046c2:	4603      	mov	r3, r0
 80046c4:	b2db      	uxtb	r3, r3
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
	...

080046d0 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80046d0:	b490      	push	{r4, r7}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4604      	mov	r4, r0
 80046d8:	4608      	mov	r0, r1
 80046da:	4611      	mov	r1, r2
 80046dc:	461a      	mov	r2, r3
 80046de:	4623      	mov	r3, r4
 80046e0:	80fb      	strh	r3, [r7, #6]
 80046e2:	4603      	mov	r3, r0
 80046e4:	80bb      	strh	r3, [r7, #4]
 80046e6:	460b      	mov	r3, r1
 80046e8:	807b      	strh	r3, [r7, #2]
 80046ea:	4613      	mov	r3, r2
 80046ec:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 80046ee:	88fb      	ldrh	r3, [r7, #6]
 80046f0:	2bef      	cmp	r3, #239	; 0xef
 80046f2:	d803      	bhi.n	80046fc <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 80046f4:	4a1b      	ldr	r2, [pc, #108]	; (8004764 <ST7789H2_SetDisplayWindow+0x94>)
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	8013      	strh	r3, [r2, #0]
 80046fa:	e002      	b.n	8004702 <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 80046fc:	4b19      	ldr	r3, [pc, #100]	; (8004764 <ST7789H2_SetDisplayWindow+0x94>)
 80046fe:	2200      	movs	r2, #0
 8004700:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 8004702:	88bb      	ldrh	r3, [r7, #4]
 8004704:	2bef      	cmp	r3, #239	; 0xef
 8004706:	d803      	bhi.n	8004710 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8004708:	4a17      	ldr	r2, [pc, #92]	; (8004768 <ST7789H2_SetDisplayWindow+0x98>)
 800470a:	88bb      	ldrh	r3, [r7, #4]
 800470c:	8013      	strh	r3, [r2, #0]
 800470e:	e002      	b.n	8004716 <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8004710:	4b15      	ldr	r3, [pc, #84]	; (8004768 <ST7789H2_SetDisplayWindow+0x98>)
 8004712:	2200      	movs	r2, #0
 8004714:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 8004716:	887a      	ldrh	r2, [r7, #2]
 8004718:	88fb      	ldrh	r3, [r7, #6]
 800471a:	4413      	add	r3, r2
 800471c:	2bf0      	cmp	r3, #240	; 0xf0
 800471e:	dc08      	bgt.n	8004732 <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 8004720:	887a      	ldrh	r2, [r7, #2]
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	4413      	add	r3, r2
 8004726:	b29b      	uxth	r3, r3
 8004728:	3b01      	subs	r3, #1
 800472a:	b29a      	uxth	r2, r3
 800472c:	4b0f      	ldr	r3, [pc, #60]	; (800476c <ST7789H2_SetDisplayWindow+0x9c>)
 800472e:	801a      	strh	r2, [r3, #0]
 8004730:	e002      	b.n	8004738 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 8004732:	4b0e      	ldr	r3, [pc, #56]	; (800476c <ST7789H2_SetDisplayWindow+0x9c>)
 8004734:	22ef      	movs	r2, #239	; 0xef
 8004736:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8004738:	883a      	ldrh	r2, [r7, #0]
 800473a:	88bb      	ldrh	r3, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	2bf0      	cmp	r3, #240	; 0xf0
 8004740:	dc08      	bgt.n	8004754 <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 8004742:	883a      	ldrh	r2, [r7, #0]
 8004744:	88bb      	ldrh	r3, [r7, #4]
 8004746:	4413      	add	r3, r2
 8004748:	b29b      	uxth	r3, r3
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	4b08      	ldr	r3, [pc, #32]	; (8004770 <ST7789H2_SetDisplayWindow+0xa0>)
 8004750:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 8004752:	e002      	b.n	800475a <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 8004754:	4b06      	ldr	r3, [pc, #24]	; (8004770 <ST7789H2_SetDisplayWindow+0xa0>)
 8004756:	22ef      	movs	r2, #239	; 0xef
 8004758:	801a      	strh	r2, [r3, #0]
}
 800475a:	bf00      	nop
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bc90      	pop	{r4, r7}
 8004762:	4770      	bx	lr
 8004764:	20000fa4 	.word	0x20000fa4
 8004768:	20000fa6 	.word	0x20000fa6
 800476c:	20000270 	.word	0x20000270
 8004770:	20000272 	.word	0x20000272

08004774 <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004774:	b590      	push	{r4, r7, lr}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	4604      	mov	r4, r0
 800477c:	4608      	mov	r0, r1
 800477e:	4611      	mov	r1, r2
 8004780:	461a      	mov	r2, r3
 8004782:	4623      	mov	r3, r4
 8004784:	80fb      	strh	r3, [r7, #6]
 8004786:	4603      	mov	r3, r0
 8004788:	80bb      	strh	r3, [r7, #4]
 800478a:	460b      	mov	r3, r1
 800478c:	807b      	strh	r3, [r7, #2]
 800478e:	4613      	mov	r3, r2
 8004790:	803b      	strh	r3, [r7, #0]
  uint16_t counter;
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 8004792:	887a      	ldrh	r2, [r7, #2]
 8004794:	88bb      	ldrh	r3, [r7, #4]
 8004796:	4611      	mov	r1, r2
 8004798:	4618      	mov	r0, r3
 800479a:	f7ff fedb 	bl	8004554 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 800479e:	2200      	movs	r2, #0
 80047a0:	2100      	movs	r1, #0
 80047a2:	202c      	movs	r0, #44	; 0x2c
 80047a4:	f7ff ff5d 	bl	8004662 <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 80047a8:	2300      	movs	r3, #0
 80047aa:	81fb      	strh	r3, [r7, #14]
 80047ac:	e006      	b.n	80047bc <ST7789H2_DrawHLine+0x48>
  {
    LCD_IO_WriteData(RGBCode);
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f005 fa63 	bl	8009c7c <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 80047b6:	89fb      	ldrh	r3, [r7, #14]
 80047b8:	3301      	adds	r3, #1
 80047ba:	81fb      	strh	r3, [r7, #14]
 80047bc:	89fa      	ldrh	r2, [r7, #14]
 80047be:	883b      	ldrh	r3, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d3f4      	bcc.n	80047ae <ST7789H2_DrawHLine+0x3a>
  }  
}
 80047c4:	bf00      	nop
 80047c6:	bf00      	nop
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd90      	pop	{r4, r7, pc}

080047ce <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80047ce:	b590      	push	{r4, r7, lr}
 80047d0:	b085      	sub	sp, #20
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	4604      	mov	r4, r0
 80047d6:	4608      	mov	r0, r1
 80047d8:	4611      	mov	r1, r2
 80047da:	461a      	mov	r2, r3
 80047dc:	4623      	mov	r3, r4
 80047de:	80fb      	strh	r3, [r7, #6]
 80047e0:	4603      	mov	r3, r0
 80047e2:	80bb      	strh	r3, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	807b      	strh	r3, [r7, #2]
 80047e8:	4613      	mov	r3, r2
 80047ea:	803b      	strh	r3, [r7, #0]
  uint16_t counter;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80047ec:	887a      	ldrh	r2, [r7, #2]
 80047ee:	88bb      	ldrh	r3, [r7, #4]
 80047f0:	4611      	mov	r1, r2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff feae 	bl	8004554 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80047f8:	2200      	movs	r2, #0
 80047fa:	2100      	movs	r1, #0
 80047fc:	202c      	movs	r0, #44	; 0x2c
 80047fe:	f7ff ff30 	bl	8004662 <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 8004802:	2300      	movs	r3, #0
 8004804:	81fb      	strh	r3, [r7, #14]
 8004806:	e00b      	b.n	8004820 <ST7789H2_DrawVLine+0x52>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8004808:	887a      	ldrh	r2, [r7, #2]
 800480a:	89fb      	ldrh	r3, [r7, #14]
 800480c:	4413      	add	r3, r2
 800480e:	b299      	uxth	r1, r3
 8004810:	88fa      	ldrh	r2, [r7, #6]
 8004812:	88bb      	ldrh	r3, [r7, #4]
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff fecf 	bl	80045b8 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 800481a:	89fb      	ldrh	r3, [r7, #14]
 800481c:	3301      	adds	r3, #1
 800481e:	81fb      	strh	r3, [r7, #14]
 8004820:	89fa      	ldrh	r2, [r7, #14]
 8004822:	883b      	ldrh	r3, [r7, #0]
 8004824:	429a      	cmp	r2, r3
 8004826:	d3ef      	bcc.n	8004808 <ST7789H2_DrawVLine+0x3a>
  }
}
 8004828:	bf00      	nop
 800482a:	bf00      	nop
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	bd90      	pop	{r4, r7, pc}
	...

08004834 <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	603a      	str	r2, [r7, #0]
 800483e:	80fb      	strh	r3, [r7, #6]
 8004840:	460b      	mov	r3, r1
 8004842:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	2300      	movs	r3, #0
 800484a:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8004850:	4b30      	ldr	r3, [pc, #192]	; (8004914 <ST7789H2_DrawBitmap+0xe0>)
 8004852:	881a      	ldrh	r2, [r3, #0]
 8004854:	4b30      	ldr	r3, [pc, #192]	; (8004918 <ST7789H2_DrawBitmap+0xe4>)
 8004856:	881b      	ldrh	r3, [r3, #0]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	b29b      	uxth	r3, r3
 800485c:	3301      	adds	r3, #1
 800485e:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8004860:	4b2e      	ldr	r3, [pc, #184]	; (800491c <ST7789H2_DrawBitmap+0xe8>)
 8004862:	881a      	ldrh	r2, [r3, #0]
 8004864:	4b2e      	ldr	r3, [pc, #184]	; (8004920 <ST7789H2_DrawBitmap+0xec>)
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	b29b      	uxth	r3, r3
 800486c:	3301      	adds	r3, #1
 800486e:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	3302      	adds	r3, #2
 8004874:	881b      	ldrh	r3, [r3, #0]
 8004876:	b29b      	uxth	r3, r3
 8004878:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	3304      	adds	r3, #4
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	b29b      	uxth	r3, r3
 8004882:	041b      	lsls	r3, r3, #16
 8004884:	461a      	mov	r2, r3
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	330a      	adds	r3, #10
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	330c      	adds	r3, #12
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	b29b      	uxth	r3, r3
 800489e:	041b      	lsls	r3, r3, #16
 80048a0:	461a      	mov	r2, r3
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	085b      	lsrs	r3, r3, #1
 80048b0:	613b      	str	r3, [r7, #16]
  pbmp += index;
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	4413      	add	r3, r2
 80048b8:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80048ba:	88ba      	ldrh	r2, [r7, #4]
 80048bc:	89bb      	ldrh	r3, [r7, #12]
 80048be:	4413      	add	r3, r2
 80048c0:	61fb      	str	r3, [r7, #28]
 80048c2:	e01d      	b.n	8004900 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	88fb      	ldrh	r3, [r7, #6]
 80048ce:	4611      	mov	r1, r2
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff fe3f 	bl	8004554 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b299      	uxth	r1, r3
 80048de:	89fb      	ldrh	r3, [r7, #14]
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	fb02 f303 	mul.w	r3, r2, r3
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	4413      	add	r3, r2
 80048ec:	89fa      	ldrh	r2, [r7, #14]
 80048ee:	88f8      	ldrh	r0, [r7, #6]
 80048f0:	f000 f89c 	bl	8004a2c <ST7789H2_DrawRGBHLine>
    nb_line++;
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	3301      	adds	r3, #1
 80048f8:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	88bb      	ldrh	r3, [r7, #4]
 8004902:	69fa      	ldr	r2, [r7, #28]
 8004904:	429a      	cmp	r2, r3
 8004906:	d8dd      	bhi.n	80048c4 <ST7789H2_DrawBitmap+0x90>
  }
}
 8004908:	bf00      	nop
 800490a:	bf00      	nop
 800490c:	3720      	adds	r7, #32
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20000270 	.word	0x20000270
 8004918:	20000fa4 	.word	0x20000fa4
 800491c:	20000272 	.word	0x20000272
 8004920:	20000fa6 	.word	0x20000fa6

08004924 <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 8004924:	b590      	push	{r4, r7, lr}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	4604      	mov	r4, r0
 800492c:	4608      	mov	r0, r1
 800492e:	4611      	mov	r1, r2
 8004930:	461a      	mov	r2, r3
 8004932:	4623      	mov	r3, r4
 8004934:	80fb      	strh	r3, [r7, #6]
 8004936:	4603      	mov	r3, r0
 8004938:	80bb      	strh	r3, [r7, #4]
 800493a:	460b      	mov	r3, r1
 800493c:	807b      	strh	r3, [r7, #2]
 800493e:	4613      	mov	r3, r2
 8004940:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8004946:	88bb      	ldrh	r3, [r7, #4]
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	e019      	b.n	8004980 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	b29a      	uxth	r2, r3
 8004950:	88fb      	ldrh	r3, [r7, #6]
 8004952:	4611      	mov	r1, r2
 8004954:	4618      	mov	r0, r3
 8004956:	f7ff fdfd 	bl	8004554 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	b299      	uxth	r1, r3
 800495e:	887b      	ldrh	r3, [r7, #2]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	6a3a      	ldr	r2, [r7, #32]
 800496a:	4413      	add	r3, r2
 800496c:	887a      	ldrh	r2, [r7, #2]
 800496e:	88f8      	ldrh	r0, [r7, #6]
 8004970:	f000 f85c 	bl	8004a2c <ST7789H2_DrawRGBHLine>
    nb_line++;
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	3301      	adds	r3, #1
 8004978:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3301      	adds	r3, #1
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	88ba      	ldrh	r2, [r7, #4]
 8004982:	883b      	ldrh	r3, [r7, #0]
 8004984:	4413      	add	r3, r2
 8004986:	461a      	mov	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4293      	cmp	r3, r2
 800498c:	d3de      	bcc.n	800494c <ST7789H2_DrawRGBImage+0x28>
  }
}
 800498e:	bf00      	nop
 8004990:	bf00      	nop
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	bd90      	pop	{r4, r7, pc}

08004998 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	4603      	mov	r3, r0
 80049a0:	460a      	mov	r2, r1
 80049a2:	80fb      	strh	r3, [r7, #6]
 80049a4:	4613      	mov	r3, r2
 80049a6:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80049a8:	88ba      	ldrh	r2, [r7, #4]
 80049aa:	88fb      	ldrh	r3, [r7, #6]
 80049ac:	4611      	mov	r1, r2
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7ff fdd0 	bl	8004554 <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 80049b4:	2200      	movs	r2, #0
 80049b6:	2100      	movs	r1, #0
 80049b8:	202e      	movs	r0, #46	; 0x2e
 80049ba:	f7ff fe52 	bl	8004662 <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 80049be:	f005 f977 	bl	8009cb0 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 80049c2:	f005 f975 	bl	8009cb0 <LCD_IO_ReadData>
 80049c6:	4603      	mov	r3, r0
 80049c8:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 80049ca:	f005 f971 	bl	8009cb0 <LCD_IO_ReadData>
 80049ce:	4603      	mov	r3, r0
 80049d0:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80049d2:	8afb      	ldrh	r3, [r7, #22]
 80049d4:	121b      	asrs	r3, r3, #8
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	f023 0303 	bic.w	r3, r3, #3
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80049e0:	8afb      	ldrh	r3, [r7, #22]
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f023 0303 	bic.w	r3, r3, #3
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 80049ec:	8abb      	ldrh	r3, [r7, #20]
 80049ee:	121b      	asrs	r3, r3, #8
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 80049fa:	f107 0310 	add.w	r3, r7, #16
 80049fe:	f107 020c 	add.w	r2, r7, #12
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	4611      	mov	r1, r2
 8004a06:	8019      	strh	r1, [r3, #0]
 8004a08:	3302      	adds	r3, #2
 8004a0a:	0c12      	lsrs	r2, r2, #16
 8004a0c:	701a      	strb	r2, [r3, #0]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	7c3a      	ldrb	r2, [r7, #16]
 8004a12:	f362 0307 	bfi	r3, r2, #0, #8
 8004a16:	7c7a      	ldrb	r2, [r7, #17]
 8004a18:	f362 230f 	bfi	r3, r2, #8, #8
 8004a1c:	7cba      	ldrb	r2, [r7, #18]
 8004a1e:	f362 4317 	bfi	r3, r2, #16, #8
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b088      	sub	sp, #32
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	607b      	str	r3, [r7, #4]
 8004a34:	4603      	mov	r3, r0
 8004a36:	81fb      	strh	r3, [r7, #14]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	81bb      	strh	r3, [r7, #12]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8004a48:	2200      	movs	r2, #0
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	202c      	movs	r0, #44	; 0x2c
 8004a4e:	f7ff fe08 	bl	8004662 <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 8004a52:	89fb      	ldrh	r3, [r7, #14]
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	e029      	b.n	8004aac <ST7789H2_DrawRGBHLine+0x80>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8004a58:	4b1a      	ldr	r3, [pc, #104]	; (8004ac4 <ST7789H2_DrawRGBHLine+0x98>)
 8004a5a:	881b      	ldrh	r3, [r3, #0]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d320      	bcc.n	8004aa6 <ST7789H2_DrawRGBHLine+0x7a>
 8004a64:	4b18      	ldr	r3, [pc, #96]	; (8004ac8 <ST7789H2_DrawRGBHLine+0x9c>)
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	89ba      	ldrh	r2, [r7, #12]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d31b      	bcc.n	8004aa6 <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8004a6e:	4b17      	ldr	r3, [pc, #92]	; (8004acc <ST7789H2_DrawRGBHLine+0xa0>)
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d815      	bhi.n	8004aa6 <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8004a7a:	4b15      	ldr	r3, [pc, #84]	; (8004ad0 <ST7789H2_DrawRGBHLine+0xa4>)
 8004a7c:	881b      	ldrh	r3, [r3, #0]
 8004a7e:	89ba      	ldrh	r2, [r7, #12]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d810      	bhi.n	8004aa6 <ST7789H2_DrawRGBHLine+0x7a>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 8004a84:	897a      	ldrh	r2, [r7, #10]
 8004a86:	89fb      	ldrh	r3, [r7, #14]
 8004a88:	441a      	add	r2, r3
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d007      	beq.n	8004aa0 <ST7789H2_DrawRGBHLine+0x74>
      {
        LCD_IO_WriteData(rgb565[i]);        
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	4413      	add	r3, r2
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f005 f8ee 	bl	8009c7c <LCD_IO_WriteData>
      }      
      i++;
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	897a      	ldrh	r2, [r7, #10]
 8004aae:	89fb      	ldrh	r3, [r7, #14]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d3ce      	bcc.n	8004a58 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 8004aba:	bf00      	nop
 8004abc:	bf00      	nop
 8004abe:	3720      	adds	r7, #32
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	20000fa4 	.word	0x20000fa4
 8004ac8:	20000fa6 	.word	0x20000fa6
 8004acc:	20000270 	.word	0x20000270
 8004ad0:	20000272 	.word	0x20000272

08004ad4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8004ae2:	6839      	ldr	r1, [r7, #0]
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f001 fcc0 	bl	800646a <VL53L0X_get_offset_calibration_data_micro_meter>
 8004aea:	4603      	mov	r3, r0
 8004aec:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8004aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8004afc:	b5b0      	push	{r4, r5, r7, lr}
 8004afe:	b096      	sub	sp, #88	; 0x58
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8004b0a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d107      	bne.n	8004b22 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8004b12:	2200      	movs	r2, #0
 8004b14:	2188      	movs	r1, #136	; 0x88
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fe f84c 	bl	8002bb4 <VL53L0X_WrByte>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b30:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004b3a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a9e      	ldr	r2, [pc, #632]	; (8004dbc <VL53L0X_DataInit+0x2c0>)
 8004b42:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a9d      	ldr	r2, [pc, #628]	; (8004dc0 <VL53L0X_DataInit+0x2c4>)
 8004b4a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004b54:	f107 0310 	add.w	r3, r7, #16
 8004b58:	4619      	mov	r1, r3
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fab4 	bl	80050c8 <VL53L0X_GetDeviceParameters>
 8004b60:	4603      	mov	r3, r0
 8004b62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8004b66:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d112      	bne.n	8004b94 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8004b72:	2300      	movs	r3, #0
 8004b74:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f103 0410 	add.w	r4, r3, #16
 8004b7c:	f107 0510 	add.w	r5, r7, #16
 8004b80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004b90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2264      	movs	r2, #100	; 0x64
 8004b98:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004ba2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004bac:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8004bb6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	2180      	movs	r1, #128	; 0x80
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7fd fff4 	bl	8002bb4 <VL53L0X_WrByte>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004bda:	2201      	movs	r2, #1
 8004bdc:	21ff      	movs	r1, #255	; 0xff
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fd ffe8 	bl	8002bb4 <VL53L0X_WrByte>
 8004be4:	4603      	mov	r3, r0
 8004be6:	461a      	mov	r2, r3
 8004be8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7fd ffdc 	bl	8002bb4 <VL53L0X_WrByte>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8004c0a:	f107 030f 	add.w	r3, r7, #15
 8004c0e:	461a      	mov	r2, r3
 8004c10:	2191      	movs	r1, #145	; 0x91
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fe f882 	bl	8002d1c <VL53L0X_RdByte>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8004c26:	7bfa      	ldrb	r2, [r7, #15]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004c2e:	2201      	movs	r2, #1
 8004c30:	2100      	movs	r1, #0
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fd ffbe 	bl	8002bb4 <VL53L0X_WrByte>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004c46:	2200      	movs	r2, #0
 8004c48:	21ff      	movs	r1, #255	; 0xff
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fd ffb2 	bl	8002bb4 <VL53L0X_WrByte>
 8004c50:	4603      	mov	r3, r0
 8004c52:	461a      	mov	r2, r3
 8004c54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2180      	movs	r1, #128	; 0x80
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7fd ffa6 	bl	8002bb4 <VL53L0X_WrByte>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c70:	4313      	orrs	r3, r2
 8004c72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004c76:	2300      	movs	r3, #0
 8004c78:	653b      	str	r3, [r7, #80]	; 0x50
 8004c7a:	e014      	b.n	8004ca6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8004c7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d114      	bne.n	8004cae <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2201      	movs	r2, #1
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 fd43 	bl	8005718 <VL53L0X_SetLimitCheckEnable>
 8004c92:	4603      	mov	r3, r0
 8004c94:	461a      	mov	r2, r3
 8004c96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004ca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	653b      	str	r3, [r7, #80]	; 0x50
 8004ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ca8:	2b05      	cmp	r3, #5
 8004caa:	dde7      	ble.n	8004c7c <VL53L0X_DataInit+0x180>
 8004cac:	e000      	b.n	8004cb0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8004cae:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8004cb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d107      	bne.n	8004cc8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004cb8:	2200      	movs	r2, #0
 8004cba:	2102      	movs	r1, #2
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 fd2b 	bl	8005718 <VL53L0X_SetLimitCheckEnable>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004cc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d107      	bne.n	8004ce0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2103      	movs	r1, #3
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fd1f 	bl	8005718 <VL53L0X_SetLimitCheckEnable>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004ce0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d107      	bne.n	8004cf8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2104      	movs	r1, #4
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 fd13 	bl	8005718 <VL53L0X_SetLimitCheckEnable>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004cf8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d107      	bne.n	8004d10 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004d00:	2200      	movs	r2, #0
 8004d02:	2105      	movs	r1, #5
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fd07 	bl	8005718 <VL53L0X_SetLimitCheckEnable>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8004d10:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d108      	bne.n	8004d2a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d18:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 fdaa 	bl	8005878 <VL53L0X_SetLimitCheckValue>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004d2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d108      	bne.n	8004d44 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d36:	2101      	movs	r1, #1
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fd9d 	bl	8005878 <VL53L0X_SetLimitCheckValue>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d108      	bne.n	8004d5e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d4c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8004d50:	2102      	movs	r1, #2
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 fd90 	bl	8005878 <VL53L0X_SetLimitCheckValue>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d107      	bne.n	8004d76 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d66:	2200      	movs	r2, #0
 8004d68:	2103      	movs	r1, #3
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fd84 	bl	8005878 <VL53L0X_SetLimitCheckValue>
 8004d70:	4603      	mov	r3, r0
 8004d72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d76:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10f      	bne.n	8004d9e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	22ff      	movs	r2, #255	; 0xff
 8004d82:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004d86:	22ff      	movs	r2, #255	; 0xff
 8004d88:	2101      	movs	r1, #1
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fd ff12 	bl	8002bb4 <VL53L0X_WrByte>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8004d9e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d103      	bne.n	8004dae <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8004dae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3758      	adds	r7, #88	; 0x58
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	00016b85 	.word	0x00016b85
 8004dc0:	000970a4 	.word	0x000970a4

08004dc4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8004dc4:	b5b0      	push	{r4, r5, r7, lr}
 8004dc6:	b09e      	sub	sp, #120	; 0x78
 8004dc8:	af02      	add	r7, sp, #8
 8004dca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004dd2:	f107 031c 	add.w	r3, r7, #28
 8004dd6:	2240      	movs	r2, #64	; 0x40
 8004dd8:	2100      	movs	r1, #0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f013 fe92 	bl	8018b04 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8004de0:	2300      	movs	r3, #0
 8004de2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8004de8:	2300      	movs	r3, #0
 8004dea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004e00:	2101      	movs	r1, #1
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f002 fa74 	bl	80072f0 <VL53L0X_get_info_from_device>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8004e14:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8004e1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8004e20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d80d      	bhi.n	8004e44 <VL53L0X_StaticInit+0x80>
 8004e28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d102      	bne.n	8004e36 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8004e30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	d806      	bhi.n	8004e44 <VL53L0X_StaticInit+0x80>
 8004e36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10e      	bne.n	8004e5c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8004e3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e40:	2b0c      	cmp	r3, #12
 8004e42:	d90b      	bls.n	8004e5c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004e44:	f107 0218 	add.w	r2, r7, #24
 8004e48:	f107 0314 	add.w	r3, r7, #20
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f001 fd06 	bl	8006860 <VL53L0X_perform_ref_spad_management>
 8004e54:	4603      	mov	r3, r0
 8004e56:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8004e5a:	e009      	b.n	8004e70 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8004e5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e60:	461a      	mov	r2, r3
 8004e62:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f001 ff07 	bl	8006c78 <VL53L0X_set_reference_spads>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8004e70:	4b94      	ldr	r3, [pc, #592]	; (80050c4 <VL53L0X_StaticInit+0x300>)
 8004e72:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8004e74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10f      	bne.n	8004e9c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8004e82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8004e86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d104      	bne.n	8004e98 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8004e94:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e96:	e001      	b.n	8004e9c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8004e98:	4b8a      	ldr	r3, [pc, #552]	; (80050c4 <VL53L0X_StaticInit+0x300>)
 8004e9a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004e9c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d106      	bne.n	8004eb2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8004ea4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f003 fb40 	bl	800852c <VL53L0X_load_tuning_settings>
 8004eac:	4603      	mov	r3, r0
 8004eae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8004eb2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10a      	bne.n	8004ed0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8004eba:	2300      	movs	r3, #0
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	2304      	movs	r3, #4
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f001 f8ff 	bl	80060c8 <VL53L0X_SetGpioConfig>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004ed0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d121      	bne.n	8004f1c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004ed8:	2201      	movs	r2, #1
 8004eda:	21ff      	movs	r1, #255	; 0xff
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7fd fe69 	bl	8002bb4 <VL53L0X_WrByte>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004ee8:	f107 031a 	add.w	r3, r7, #26
 8004eec:	461a      	mov	r2, r3
 8004eee:	2184      	movs	r1, #132	; 0x84
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7fd ff3d 	bl	8002d70 <VL53L0X_RdWord>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	461a      	mov	r2, r3
 8004efa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004efe:	4313      	orrs	r3, r2
 8004f00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004f04:	2200      	movs	r2, #0
 8004f06:	21ff      	movs	r1, #255	; 0xff
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f7fd fe53 	bl	8002bb4 <VL53L0X_WrByte>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
 8004f12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004f1c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d105      	bne.n	8004f30 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8004f24:	8b7b      	ldrh	r3, [r7, #26]
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	461a      	mov	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8004f30:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d108      	bne.n	8004f4a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004f38:	f107 031c 	add.w	r3, r7, #28
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 f8c2 	bl	80050c8 <VL53L0X_GetDeviceParameters>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8004f4a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d110      	bne.n	8004f74 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004f52:	f107 0319 	add.w	r3, r7, #25
 8004f56:	4619      	mov	r1, r3
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 f984 	bl	8005266 <VL53L0X_GetFractionEnable>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8004f64:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d103      	bne.n	8004f74 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8004f6c:	7e7a      	ldrb	r2, [r7, #25]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004f74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d10e      	bne.n	8004f9a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f103 0410 	add.w	r4, r3, #16
 8004f82:	f107 051c 	add.w	r5, r7, #28
 8004f86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004f96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8004f9a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d111      	bne.n	8004fc6 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8004fa2:	f107 0319 	add.w	r3, r7, #25
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	2101      	movs	r1, #1
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7fd feb6 	bl	8002d1c <VL53L0X_RdByte>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8004fb6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d103      	bne.n	8004fc6 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8004fbe:	7e7a      	ldrb	r2, [r7, #25]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8004fc6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d107      	bne.n	8004fde <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f9a4 	bl	8005320 <VL53L0X_SetSequenceStepEnable>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8004fde:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d107      	bne.n	8004ff6 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	2102      	movs	r1, #2
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f998 	bl	8005320 <VL53L0X_SetSequenceStepEnable>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8004ff6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d103      	bne.n	8005006 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2203      	movs	r2, #3
 8005002:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005006:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800500a:	2b00      	cmp	r3, #0
 800500c:	d109      	bne.n	8005022 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800500e:	f107 0313 	add.w	r3, r7, #19
 8005012:	461a      	mov	r2, r3
 8005014:	2100      	movs	r1, #0
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f96a 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 800501c:	4603      	mov	r3, r0
 800501e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005022:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005026:	2b00      	cmp	r3, #0
 8005028:	d103      	bne.n	8005032 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800502a:	7cfa      	ldrb	r2, [r7, #19]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005032:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005036:	2b00      	cmp	r3, #0
 8005038:	d109      	bne.n	800504e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800503a:	f107 0313 	add.w	r3, r7, #19
 800503e:	461a      	mov	r2, r3
 8005040:	2101      	movs	r1, #1
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f954 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8005048:	4603      	mov	r3, r0
 800504a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800504e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005052:	2b00      	cmp	r3, #0
 8005054:	d103      	bne.n	800505e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005056:	7cfa      	ldrb	r2, [r7, #19]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800505e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005062:	2b00      	cmp	r3, #0
 8005064:	d109      	bne.n	800507a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8005066:	f107 030c 	add.w	r3, r7, #12
 800506a:	461a      	mov	r2, r3
 800506c:	2103      	movs	r1, #3
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f002 fec0 	bl	8007df4 <get_sequence_step_timeout>
 8005074:	4603      	mov	r3, r0
 8005076:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800507a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800507e:	2b00      	cmp	r3, #0
 8005080:	d103      	bne.n	800508a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800508a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800508e:	2b00      	cmp	r3, #0
 8005090:	d109      	bne.n	80050a6 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8005092:	f107 030c 	add.w	r3, r7, #12
 8005096:	461a      	mov	r2, r3
 8005098:	2104      	movs	r1, #4
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f002 feaa 	bl	8007df4 <get_sequence_step_timeout>
 80050a0:	4603      	mov	r3, r0
 80050a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80050a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d103      	bne.n	80050b6 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80050b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3770      	adds	r7, #112	; 0x70
 80050be:	46bd      	mov	sp, r7
 80050c0:	bdb0      	pop	{r4, r5, r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20000274 	.word	0x20000274

080050c8 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050d2:	2300      	movs	r3, #0
 80050d4:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f8b0 	bl	8005240 <VL53L0X_GetDeviceMode>
 80050e0:	4603      	mov	r3, r0
 80050e2:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80050e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d107      	bne.n	80050fc <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	3308      	adds	r3, #8
 80050f0:	4619      	mov	r1, r3
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 fa94 	bl	8005620 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80050f8:	4603      	mov	r3, r0
 80050fa:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80050fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d102      	bne.n	800510a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2200      	movs	r2, #0
 8005108:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800510a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d107      	bne.n	8005122 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	3310      	adds	r3, #16
 8005116:	4619      	mov	r1, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 faca 	bl	80056b2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800511e:	4603      	mov	r3, r0
 8005120:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8005122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d107      	bne.n	800513a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	3314      	adds	r3, #20
 800512e:	4619      	mov	r1, r3
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f7ff fccf 	bl	8004ad4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8005136:	4603      	mov	r3, r0
 8005138:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800513a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d134      	bne.n	80051ac <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005142:	2300      	movs	r3, #0
 8005144:	60bb      	str	r3, [r7, #8]
 8005146:	e02a      	b.n	800519e <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8005148:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d12a      	bne.n	80051a6 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	b299      	uxth	r1, r3
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	3308      	adds	r3, #8
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	683a      	ldr	r2, [r7, #0]
 800515c:	4413      	add	r3, r2
 800515e:	3304      	adds	r3, #4
 8005160:	461a      	mov	r2, r3
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fbea 	bl	800593c <VL53L0X_GetLimitCheckValue>
 8005168:	4603      	mov	r3, r0
 800516a:	461a      	mov	r2, r3
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	4313      	orrs	r3, r2
 8005170:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8005172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d117      	bne.n	80051aa <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	b299      	uxth	r1, r3
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	3318      	adds	r3, #24
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	4413      	add	r3, r2
 8005186:	461a      	mov	r2, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fb51 	bl	8005830 <VL53L0X_GetLimitCheckEnable>
 800518e:	4603      	mov	r3, r0
 8005190:	461a      	mov	r2, r3
 8005192:	7bfb      	ldrb	r3, [r7, #15]
 8005194:	4313      	orrs	r3, r2
 8005196:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	3301      	adds	r3, #1
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b05      	cmp	r3, #5
 80051a2:	ddd1      	ble.n	8005148 <VL53L0X_GetDeviceParameters+0x80>
 80051a4:	e002      	b.n	80051ac <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80051a6:	bf00      	nop
 80051a8:	e000      	b.n	80051ac <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80051aa:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80051ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d107      	bne.n	80051c4 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	333c      	adds	r3, #60	; 0x3c
 80051b8:	4619      	mov	r1, r3
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 fc4c 	bl	8005a58 <VL53L0X_GetWrapAroundCheckEnable>
 80051c0:	4603      	mov	r3, r0
 80051c2:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80051c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d107      	bne.n	80051dc <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4619      	mov	r1, r3
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f879 	bl	80052ca <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80051d8:	4603      	mov	r3, r0
 80051da:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80051dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	460b      	mov	r3, r1
 80051f2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80051f4:	2300      	movs	r3, #0
 80051f6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80051f8:	78fb      	ldrb	r3, [r7, #3]
 80051fa:	2b15      	cmp	r3, #21
 80051fc:	bf8c      	ite	hi
 80051fe:	2201      	movhi	r2, #1
 8005200:	2200      	movls	r2, #0
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	2a00      	cmp	r2, #0
 8005206:	d10e      	bne.n	8005226 <VL53L0X_SetDeviceMode+0x3e>
 8005208:	2201      	movs	r2, #1
 800520a:	409a      	lsls	r2, r3
 800520c:	4b0b      	ldr	r3, [pc, #44]	; (800523c <VL53L0X_SetDeviceMode+0x54>)
 800520e:	4013      	ands	r3, r2
 8005210:	2b00      	cmp	r3, #0
 8005212:	bf14      	ite	ne
 8005214:	2301      	movne	r3, #1
 8005216:	2300      	moveq	r3, #0
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	78fa      	ldrb	r2, [r7, #3]
 8005222:	741a      	strb	r2, [r3, #16]
		break;
 8005224:	e001      	b.n	800522a <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005226:	23f8      	movs	r3, #248	; 0xf8
 8005228:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800522a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	0030000b 	.word	0x0030000b

08005240 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	7c1a      	ldrb	r2, [r3, #16]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b084      	sub	sp, #16
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
 800526e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005270:	2300      	movs	r3, #0
 8005272:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	2109      	movs	r1, #9
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7fd fd4f 	bl	8002d1c <VL53L0X_RdByte>
 800527e:	4603      	mov	r3, r0
 8005280:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d106      	bne.n	8005298 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	b2da      	uxtb	r2, r3
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005298:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80052ae:	2300      	movs	r3, #0
 80052b0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80052b2:	6839      	ldr	r1, [r7, #0]
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f002 ffa7 	bl	8008208 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80052ba:	4603      	mov	r3, r0
 80052bc:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80052be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b084      	sub	sp, #16
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80052d4:	2300      	movs	r3, #0
 80052d6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80052d8:	6839      	ldr	r1, [r7, #0]
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f003 f874 	bl	80083c8 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80052e0:	4603      	mov	r3, r0
 80052e2:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80052e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	460b      	mov	r3, r1
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80052fe:	2300      	movs	r3, #0
 8005300:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005302:	7afb      	ldrb	r3, [r7, #11]
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	4619      	mov	r1, r3
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f002 ff46 	bl	800819a <VL53L0X_get_vcsel_pulse_period>
 800530e:	4603      	mov	r3, r0
 8005310:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	460b      	mov	r3, r1
 800532a:	70fb      	strb	r3, [r7, #3]
 800532c:	4613      	mov	r3, r2
 800532e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005330:	2300      	movs	r3, #0
 8005332:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005334:	2300      	movs	r3, #0
 8005336:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800533c:	f107 030f 	add.w	r3, r7, #15
 8005340:	461a      	mov	r2, r3
 8005342:	2101      	movs	r1, #1
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fd fce9 	bl	8002d1c <VL53L0X_RdByte>
 800534a:	4603      	mov	r3, r0
 800534c:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8005352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d15a      	bne.n	8005410 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800535a:	78bb      	ldrb	r3, [r7, #2]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d12b      	bne.n	80053b8 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8005360:	78fb      	ldrb	r3, [r7, #3]
 8005362:	2b04      	cmp	r3, #4
 8005364:	d825      	bhi.n	80053b2 <VL53L0X_SetSequenceStepEnable+0x92>
 8005366:	a201      	add	r2, pc, #4	; (adr r2, 800536c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8005368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536c:	08005381 	.word	0x08005381
 8005370:	0800538b 	.word	0x0800538b
 8005374:	08005395 	.word	0x08005395
 8005378:	0800539f 	.word	0x0800539f
 800537c:	080053a9 	.word	0x080053a9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8005380:	7dbb      	ldrb	r3, [r7, #22]
 8005382:	f043 0310 	orr.w	r3, r3, #16
 8005386:	75bb      	strb	r3, [r7, #22]
				break;
 8005388:	e043      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800538a:	7dbb      	ldrb	r3, [r7, #22]
 800538c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8005390:	75bb      	strb	r3, [r7, #22]
				break;
 8005392:	e03e      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8005394:	7dbb      	ldrb	r3, [r7, #22]
 8005396:	f043 0304 	orr.w	r3, r3, #4
 800539a:	75bb      	strb	r3, [r7, #22]
				break;
 800539c:	e039      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800539e:	7dbb      	ldrb	r3, [r7, #22]
 80053a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053a4:	75bb      	strb	r3, [r7, #22]
				break;
 80053a6:	e034      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80053a8:	7dbb      	ldrb	r3, [r7, #22]
 80053aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053ae:	75bb      	strb	r3, [r7, #22]
				break;
 80053b0:	e02f      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80053b2:	23fc      	movs	r3, #252	; 0xfc
 80053b4:	75fb      	strb	r3, [r7, #23]
 80053b6:	e02c      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80053b8:	78fb      	ldrb	r3, [r7, #3]
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d825      	bhi.n	800540a <VL53L0X_SetSequenceStepEnable+0xea>
 80053be:	a201      	add	r2, pc, #4	; (adr r2, 80053c4 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80053c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c4:	080053d9 	.word	0x080053d9
 80053c8:	080053e3 	.word	0x080053e3
 80053cc:	080053ed 	.word	0x080053ed
 80053d0:	080053f7 	.word	0x080053f7
 80053d4:	08005401 	.word	0x08005401
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80053d8:	7dbb      	ldrb	r3, [r7, #22]
 80053da:	f023 0310 	bic.w	r3, r3, #16
 80053de:	75bb      	strb	r3, [r7, #22]
				break;
 80053e0:	e017      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80053e2:	7dbb      	ldrb	r3, [r7, #22]
 80053e4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80053e8:	75bb      	strb	r3, [r7, #22]
				break;
 80053ea:	e012      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80053ec:	7dbb      	ldrb	r3, [r7, #22]
 80053ee:	f023 0304 	bic.w	r3, r3, #4
 80053f2:	75bb      	strb	r3, [r7, #22]
				break;
 80053f4:	e00d      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80053f6:	7dbb      	ldrb	r3, [r7, #22]
 80053f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053fc:	75bb      	strb	r3, [r7, #22]
				break;
 80053fe:	e008      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8005400:	7dbb      	ldrb	r3, [r7, #22]
 8005402:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005406:	75bb      	strb	r3, [r7, #22]
				break;
 8005408:	e003      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800540a:	23fc      	movs	r3, #252	; 0xfc
 800540c:	75fb      	strb	r3, [r7, #23]
 800540e:	e000      	b.n	8005412 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8005410:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	7dba      	ldrb	r2, [r7, #22]
 8005416:	429a      	cmp	r2, r3
 8005418:	d01e      	beq.n	8005458 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800541a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d107      	bne.n	8005432 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8005422:	7dbb      	ldrb	r3, [r7, #22]
 8005424:	461a      	mov	r2, r3
 8005426:	2101      	movs	r1, #1
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7fd fbc3 	bl	8002bb4 <VL53L0X_WrByte>
 800542e:	4603      	mov	r3, r0
 8005430:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8005432:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d103      	bne.n	8005442 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	7dba      	ldrb	r2, [r7, #22]
 800543e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8005442:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8005450:	6939      	ldr	r1, [r7, #16]
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff ff26 	bl	80052a4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8005458:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8005464:	b480      	push	{r7}
 8005466:	b087      	sub	sp, #28
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	607b      	str	r3, [r7, #4]
 800546e:	460b      	mov	r3, r1
 8005470:	72fb      	strb	r3, [r7, #11]
 8005472:	4613      	mov	r3, r2
 8005474:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005476:	2300      	movs	r3, #0
 8005478:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8005480:	7afb      	ldrb	r3, [r7, #11]
 8005482:	2b04      	cmp	r3, #4
 8005484:	d836      	bhi.n	80054f4 <sequence_step_enabled+0x90>
 8005486:	a201      	add	r2, pc, #4	; (adr r2, 800548c <sequence_step_enabled+0x28>)
 8005488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548c:	080054a1 	.word	0x080054a1
 8005490:	080054b3 	.word	0x080054b3
 8005494:	080054c5 	.word	0x080054c5
 8005498:	080054d7 	.word	0x080054d7
 800549c:	080054e9 	.word	0x080054e9
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80054a0:	7abb      	ldrb	r3, [r7, #10]
 80054a2:	111b      	asrs	r3, r3, #4
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	701a      	strb	r2, [r3, #0]
		break;
 80054b0:	e022      	b.n	80054f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80054b2:	7abb      	ldrb	r3, [r7, #10]
 80054b4:	10db      	asrs	r3, r3, #3
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	b2da      	uxtb	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	701a      	strb	r2, [r3, #0]
		break;
 80054c2:	e019      	b.n	80054f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80054c4:	7abb      	ldrb	r3, [r7, #10]
 80054c6:	109b      	asrs	r3, r3, #2
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	701a      	strb	r2, [r3, #0]
		break;
 80054d4:	e010      	b.n	80054f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80054d6:	7abb      	ldrb	r3, [r7, #10]
 80054d8:	119b      	asrs	r3, r3, #6
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	701a      	strb	r2, [r3, #0]
		break;
 80054e6:	e007      	b.n	80054f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80054e8:	7abb      	ldrb	r3, [r7, #10]
 80054ea:	09db      	lsrs	r3, r3, #7
 80054ec:	b2da      	uxtb	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	701a      	strb	r2, [r3, #0]
		break;
 80054f2:	e001      	b.n	80054f8 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80054f4:	23fc      	movs	r3, #252	; 0xfc
 80054f6:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80054f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	371c      	adds	r7, #28
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005512:	2300      	movs	r3, #0
 8005514:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8005516:	2300      	movs	r3, #0
 8005518:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800551a:	f107 030e 	add.w	r3, r7, #14
 800551e:	461a      	mov	r2, r3
 8005520:	2101      	movs	r1, #1
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fd fbfa 	bl	8002d1c <VL53L0X_RdByte>
 8005528:	4603      	mov	r3, r0
 800552a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800552c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d107      	bne.n	8005544 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8005534:	7bba      	ldrb	r2, [r7, #14]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2100      	movs	r1, #0
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7ff ff92 	bl	8005464 <sequence_step_enabled>
 8005540:	4603      	mov	r3, r0
 8005542:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005544:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d108      	bne.n	800555e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800554c:	7bba      	ldrb	r2, [r7, #14]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	3302      	adds	r3, #2
 8005552:	2101      	movs	r1, #1
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f7ff ff85 	bl	8005464 <sequence_step_enabled>
 800555a:	4603      	mov	r3, r0
 800555c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800555e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d108      	bne.n	8005578 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8005566:	7bba      	ldrb	r2, [r7, #14]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	3301      	adds	r3, #1
 800556c:	2102      	movs	r1, #2
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7ff ff78 	bl	8005464 <sequence_step_enabled>
 8005574:	4603      	mov	r3, r0
 8005576:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d108      	bne.n	8005592 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8005580:	7bba      	ldrb	r2, [r7, #14]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	3303      	adds	r3, #3
 8005586:	2103      	movs	r1, #3
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f7ff ff6b 	bl	8005464 <sequence_step_enabled>
 800558e:	4603      	mov	r3, r0
 8005590:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d108      	bne.n	80055ac <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800559a:	7bba      	ldrb	r2, [r7, #14]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	3304      	adds	r3, #4
 80055a0:	2104      	movs	r1, #4
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff ff5e 	bl	8005464 <sequence_step_enabled>
 80055a8:	4603      	mov	r3, r0
 80055aa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80055ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80055c2:	2300      	movs	r3, #0
 80055c4:	75fb      	strb	r3, [r7, #23]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80055c6:	f107 030e 	add.w	r3, r7, #14
 80055ca:	461a      	mov	r2, r3
 80055cc:	21f8      	movs	r1, #248	; 0xf8
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fd fbce 	bl	8002d70 <VL53L0X_RdWord>
 80055d4:	4603      	mov	r3, r0
 80055d6:	75fb      	strb	r3, [r7, #23]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80055d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d112      	bne.n	8005606 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x4e>
		if (osc_calibrate_val != 0) {
 80055e0:	89fb      	ldrh	r3, [r7, #14]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d006      	beq.n	80055f4 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x3c>
			IMPeriodMilliSeconds =
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
 80055e6:	89fb      	ldrh	r3, [r7, #14]
 80055e8:	461a      	mov	r2, r3
			IMPeriodMilliSeconds =
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	fb02 f303 	mul.w	r3, r2, r3
 80055f0:	613b      	str	r3, [r7, #16]
 80055f2:	e001      	b.n	80055f8 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x40>
		} else {
			IMPeriodMilliSeconds =
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	613b      	str	r3, [r7, #16]
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	2104      	movs	r1, #4
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7fd fb27 	bl	8002c50 <VL53L0X_WrDWord>
 8005602:	4603      	mov	r3, r0
 8005604:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005606:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d102      	bne.n	8005614 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x5c>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005614:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3718      	adds	r7, #24
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800562a:	2300      	movs	r3, #0
 800562c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800562e:	f107 030c 	add.w	r3, r7, #12
 8005632:	461a      	mov	r2, r3
 8005634:	21f8      	movs	r1, #248	; 0xf8
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fd fb9a 	bl	8002d70 <VL53L0X_RdWord>
 800563c:	4603      	mov	r3, r0
 800563e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8005640:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d108      	bne.n	800565a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8005648:	f107 0308 	add.w	r3, r7, #8
 800564c:	461a      	mov	r2, r3
 800564e:	2104      	movs	r1, #4
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fd fbc5 	bl	8002de0 <VL53L0X_RdDWord>
 8005656:	4603      	mov	r3, r0
 8005658:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800565a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10c      	bne.n	800567c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8005662:	89bb      	ldrh	r3, [r7, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d005      	beq.n	8005674 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	89ba      	ldrh	r2, [r7, #12]
 800566c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800567c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005692:	2300      	movs	r3, #0
 8005694:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7f1b      	ldrb	r3, [r3, #28]
 800569a:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	7bba      	ldrb	r2, [r7, #14]
 80056a0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80056a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3714      	adds	r7, #20
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b086      	sub	sp, #24
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80056bc:	2300      	movs	r3, #0
 80056be:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80056c0:	f107 030e 	add.w	r3, r7, #14
 80056c4:	461a      	mov	r2, r3
 80056c6:	2120      	movs	r1, #32
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7fd fb51 	bl	8002d70 <VL53L0X_RdWord>
 80056ce:	4603      	mov	r3, r0
 80056d0:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80056d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d118      	bne.n	800570c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80056da:	89fb      	ldrh	r3, [r7, #14]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d109      	bne.n	80056f4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	771a      	strb	r2, [r3, #28]
 80056f2:	e00b      	b.n	800570c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80056f4:	89fb      	ldrh	r3, [r7, #14]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800570c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	460b      	mov	r3, r1
 8005722:	807b      	strh	r3, [r7, #2]
 8005724:	4613      	mov	r3, r2
 8005726:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005728:	2300      	movs	r3, #0
 800572a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800572c:	2300      	movs	r3, #0
 800572e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8005730:	2300      	movs	r3, #0
 8005732:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	2b05      	cmp	r3, #5
 800573c:	d902      	bls.n	8005744 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800573e:	23fc      	movs	r3, #252	; 0xfc
 8005740:	75fb      	strb	r3, [r7, #23]
 8005742:	e05b      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8005744:	787b      	ldrb	r3, [r7, #1]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d106      	bne.n	8005758 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800574a:	2300      	movs	r3, #0
 800574c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800574e:	2300      	movs	r3, #0
 8005750:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8005752:	2301      	movs	r3, #1
 8005754:	73bb      	strb	r3, [r7, #14]
 8005756:	e00a      	b.n	800576e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005758:	887b      	ldrh	r3, [r7, #2]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	330c      	adds	r3, #12
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4413      	add	r3, r2
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8005766:	2300      	movs	r3, #0
 8005768:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800576a:	2301      	movs	r3, #1
 800576c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800576e:	887b      	ldrh	r3, [r7, #2]
 8005770:	2b05      	cmp	r3, #5
 8005772:	d841      	bhi.n	80057f8 <VL53L0X_SetLimitCheckEnable+0xe0>
 8005774:	a201      	add	r2, pc, #4	; (adr r2, 800577c <VL53L0X_SetLimitCheckEnable+0x64>)
 8005776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577a:	bf00      	nop
 800577c:	08005795 	.word	0x08005795
 8005780:	0800579f 	.word	0x0800579f
 8005784:	080057b5 	.word	0x080057b5
 8005788:	080057bf 	.word	0x080057bf
 800578c:	080057c9 	.word	0x080057c9
 8005790:	080057e1 	.word	0x080057e1

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	7bfa      	ldrb	r2, [r7, #15]
 8005798:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800579c:	e02e      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	461a      	mov	r2, r3
 80057a6:	2144      	movs	r1, #68	; 0x44
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7fd fa27 	bl	8002bfc <VL53L0X_WrWord>
 80057ae:	4603      	mov	r3, r0
 80057b0:	75fb      	strb	r3, [r7, #23]

			break;
 80057b2:	e023      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	7bfa      	ldrb	r2, [r7, #15]
 80057b8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80057bc:	e01e      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	7bfa      	ldrb	r2, [r7, #15]
 80057c2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80057c6:	e019      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80057c8:	7bbb      	ldrb	r3, [r7, #14]
 80057ca:	005b      	lsls	r3, r3, #1
 80057cc:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80057ce:	7b7b      	ldrb	r3, [r7, #13]
 80057d0:	22fe      	movs	r2, #254	; 0xfe
 80057d2:	2160      	movs	r1, #96	; 0x60
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7fd fa6d 	bl	8002cb4 <VL53L0X_UpdateByte>
 80057da:	4603      	mov	r3, r0
 80057dc:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80057de:	e00d      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80057e0:	7bbb      	ldrb	r3, [r7, #14]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80057e6:	7b7b      	ldrb	r3, [r7, #13]
 80057e8:	22ef      	movs	r2, #239	; 0xef
 80057ea:	2160      	movs	r1, #96	; 0x60
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7fd fa61 	bl	8002cb4 <VL53L0X_UpdateByte>
 80057f2:	4603      	mov	r3, r0
 80057f4:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80057f6:	e001      	b.n	80057fc <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80057f8:	23fc      	movs	r3, #252	; 0xfc
 80057fa:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80057fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10f      	bne.n	8005824 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8005804:	787b      	ldrb	r3, [r7, #1]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d106      	bne.n	8005818 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800580a:	887b      	ldrh	r3, [r7, #2]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	4413      	add	r3, r2
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005816:	e005      	b.n	8005824 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005818:	887b      	ldrh	r3, [r7, #2]
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	4413      	add	r3, r2
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005824:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	460b      	mov	r3, r1
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800583e:	2300      	movs	r3, #0
 8005840:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8005842:	897b      	ldrh	r3, [r7, #10]
 8005844:	2b05      	cmp	r3, #5
 8005846:	d905      	bls.n	8005854 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005848:	23fc      	movs	r3, #252	; 0xfc
 800584a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	701a      	strb	r2, [r3, #0]
 8005852:	e008      	b.n	8005866 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005854:	897b      	ldrh	r3, [r7, #10]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4413      	add	r3, r2
 800585a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800585e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	7dba      	ldrb	r2, [r7, #22]
 8005864:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005866:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800586a:	4618      	mov	r0, r3
 800586c:	371c      	adds	r7, #28
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	460b      	mov	r3, r1
 8005882:	607a      	str	r2, [r7, #4]
 8005884:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005886:	2300      	movs	r3, #0
 8005888:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800588a:	897b      	ldrh	r3, [r7, #10]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	4413      	add	r3, r2
 8005890:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005894:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8005896:	7dbb      	ldrb	r3, [r7, #22]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d107      	bne.n	80058ac <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800589c:	897b      	ldrh	r3, [r7, #10]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	330c      	adds	r3, #12
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	605a      	str	r2, [r3, #4]
 80058aa:	e040      	b.n	800592e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80058ac:	897b      	ldrh	r3, [r7, #10]
 80058ae:	2b05      	cmp	r3, #5
 80058b0:	d830      	bhi.n	8005914 <VL53L0X_SetLimitCheckValue+0x9c>
 80058b2:	a201      	add	r2, pc, #4	; (adr r2, 80058b8 <VL53L0X_SetLimitCheckValue+0x40>)
 80058b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b8:	080058d1 	.word	0x080058d1
 80058bc:	080058d9 	.word	0x080058d9
 80058c0:	080058ef 	.word	0x080058ef
 80058c4:	080058f7 	.word	0x080058f7
 80058c8:	080058ff 	.word	0x080058ff
 80058cc:	080058ff 	.word	0x080058ff

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80058d6:	e01f      	b.n	8005918 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80058dc:	b29b      	uxth	r3, r3
 80058de:	461a      	mov	r2, r3
 80058e0:	2144      	movs	r1, #68	; 0x44
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f7fd f98a 	bl	8002bfc <VL53L0X_WrWord>
 80058e8:	4603      	mov	r3, r0
 80058ea:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80058ec:	e014      	b.n	8005918 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80058f4:	e010      	b.n	8005918 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80058fc:	e00c      	b.n	8005918 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8005902:	b29b      	uxth	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	2164      	movs	r1, #100	; 0x64
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f7fd f977 	bl	8002bfc <VL53L0X_WrWord>
 800590e:	4603      	mov	r3, r0
 8005910:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8005912:	e001      	b.n	8005918 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005914:	23fc      	movs	r3, #252	; 0xfc
 8005916:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8005918:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d106      	bne.n	800592e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005920:	897b      	ldrh	r3, [r7, #10]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	330c      	adds	r3, #12
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800592e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop

0800593c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b088      	sub	sp, #32
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	460b      	mov	r3, r1
 8005946:	607a      	str	r2, [r7, #4]
 8005948:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800594a:	2300      	movs	r3, #0
 800594c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800594e:	2300      	movs	r3, #0
 8005950:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8005952:	897b      	ldrh	r3, [r7, #10]
 8005954:	2b05      	cmp	r3, #5
 8005956:	d847      	bhi.n	80059e8 <VL53L0X_GetLimitCheckValue+0xac>
 8005958:	a201      	add	r2, pc, #4	; (adr r2, 8005960 <VL53L0X_GetLimitCheckValue+0x24>)
 800595a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595e:	bf00      	nop
 8005960:	08005979 	.word	0x08005979
 8005964:	08005985 	.word	0x08005985
 8005968:	080059ab 	.word	0x080059ab
 800596c:	080059b7 	.word	0x080059b7
 8005970:	080059c3 	.word	0x080059c3
 8005974:	080059c3 	.word	0x080059c3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800597c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800597e:	2300      	movs	r3, #0
 8005980:	77bb      	strb	r3, [r7, #30]
		break;
 8005982:	e033      	b.n	80059ec <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8005984:	f107 0316 	add.w	r3, r7, #22
 8005988:	461a      	mov	r2, r3
 800598a:	2144      	movs	r1, #68	; 0x44
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7fd f9ef 	bl	8002d70 <VL53L0X_RdWord>
 8005992:	4603      	mov	r3, r0
 8005994:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8005996:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d102      	bne.n	80059a4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800599e:	8afb      	ldrh	r3, [r7, #22]
 80059a0:	025b      	lsls	r3, r3, #9
 80059a2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80059a4:	2301      	movs	r3, #1
 80059a6:	77bb      	strb	r3, [r7, #30]
		break;
 80059a8:	e020      	b.n	80059ec <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ae:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80059b0:	2300      	movs	r3, #0
 80059b2:	77bb      	strb	r3, [r7, #30]
		break;
 80059b4:	e01a      	b.n	80059ec <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ba:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80059bc:	2300      	movs	r3, #0
 80059be:	77bb      	strb	r3, [r7, #30]
		break;
 80059c0:	e014      	b.n	80059ec <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80059c2:	f107 0316 	add.w	r3, r7, #22
 80059c6:	461a      	mov	r2, r3
 80059c8:	2164      	movs	r1, #100	; 0x64
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f7fd f9d0 	bl	8002d70 <VL53L0X_RdWord>
 80059d0:	4603      	mov	r3, r0
 80059d2:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80059d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d102      	bne.n	80059e2 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80059dc:	8afb      	ldrh	r3, [r7, #22]
 80059de:	025b      	lsls	r3, r3, #9
 80059e0:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80059e2:	2300      	movs	r3, #0
 80059e4:	77bb      	strb	r3, [r7, #30]
		break;
 80059e6:	e001      	b.n	80059ec <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80059e8:	23fc      	movs	r3, #252	; 0xfc
 80059ea:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80059ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d12a      	bne.n	8005a4a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80059f4:	7fbb      	ldrb	r3, [r7, #30]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d124      	bne.n	8005a44 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d110      	bne.n	8005a22 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8005a00:	897b      	ldrh	r3, [r7, #10]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	330c      	adds	r3, #12
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8005a14:	897b      	ldrh	r3, [r7, #10]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4413      	add	r3, r2
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005a20:	e013      	b.n	8005a4a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8005a28:	897b      	ldrh	r3, [r7, #10]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	330c      	adds	r3, #12
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8005a36:	897b      	ldrh	r3, [r7, #10]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005a42:	e002      	b.n	8005a4a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005a4a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3720      	adds	r7, #32
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop

08005a58 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a62:	2300      	movs	r3, #0
 8005a64:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8005a66:	f107 030e 	add.w	r3, r7, #14
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f7fd f954 	bl	8002d1c <VL53L0X_RdByte>
 8005a74:	4603      	mov	r3, r0
 8005a76:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8005a78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10e      	bne.n	8005a9e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8005a80:	7bba      	ldrb	r2, [r7, #14]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8005a88:	7bbb      	ldrb	r3, [r7, #14]
 8005a8a:	b25b      	sxtb	r3, r3
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	da03      	bge.n	8005a98 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2201      	movs	r2, #1
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e002      	b.n	8005a9e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d104      	bne.n	8005ab0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	781a      	ldrb	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005ab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8005ac8:	f107 030e 	add.w	r3, r7, #14
 8005acc:	4619      	mov	r1, r3
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f7ff fbb6 	bl	8005240 <VL53L0X_GetDeviceMode>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8005ad8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d107      	bne.n	8005af0 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8005ae0:	7bbb      	ldrb	r3, [r7, #14]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d104      	bne.n	8005af0 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 f898 	bl	8005c1c <VL53L0X_StartMeasurement>
 8005aec:	4603      	mov	r3, r0
 8005aee:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8005af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d104      	bne.n	8005b02 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f001 fb3f 	bl	800717c <VL53L0X_measurement_poll_for_completion>
 8005afe:	4603      	mov	r3, r0
 8005b00:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8005b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8005b0a:	7bbb      	ldrb	r3, [r7, #14]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d103      	bne.n	8005b18 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2203      	movs	r2, #3
 8005b14:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8005b18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b30:	2300      	movs	r3, #0
 8005b32:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8005b34:	2301      	movs	r3, #1
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f001 fae1 	bl	8007102 <VL53L0X_perform_ref_calibration>
 8005b40:	4603      	mov	r3, r0
 8005b42:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8005b44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	460b      	mov	r3, r1
 8005b5a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8005b66:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8005b68:	7dbb      	ldrb	r3, [r7, #22]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d005      	beq.n	8005b7a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8005b6e:	7dbb      	ldrb	r3, [r7, #22]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d002      	beq.n	8005b7a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8005b74:	7dbb      	ldrb	r3, [r7, #22]
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d147      	bne.n	8005c0a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8005b7a:	f107 030c 	add.w	r3, r7, #12
 8005b7e:	f107 0210 	add.w	r2, r7, #16
 8005b82:	2101      	movs	r1, #1
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fbc3 	bl	8006310 <VL53L0X_GetInterruptThresholds>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8005b94:	d803      	bhi.n	8005b9e <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8005b96:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8005b98:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8005b9c:	d935      	bls.n	8005c0a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8005b9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d131      	bne.n	8005c0a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8005ba6:	78fb      	ldrb	r3, [r7, #3]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d006      	beq.n	8005bba <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8005bac:	491a      	ldr	r1, [pc, #104]	; (8005c18 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f002 fcbc 	bl	800852c <VL53L0X_load_tuning_settings>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	75fb      	strb	r3, [r7, #23]
 8005bb8:	e027      	b.n	8005c0a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8005bba:	2204      	movs	r2, #4
 8005bbc:	21ff      	movs	r1, #255	; 0xff
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f7fc fff8 	bl	8002bb4 <VL53L0X_WrByte>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	7dfb      	ldrb	r3, [r7, #23]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2170      	movs	r1, #112	; 0x70
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fc ffee 	bl	8002bb4 <VL53L0X_WrByte>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	461a      	mov	r2, r3
 8005bdc:	7dfb      	ldrb	r3, [r7, #23]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005be2:	2200      	movs	r2, #0
 8005be4:	21ff      	movs	r1, #255	; 0xff
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f7fc ffe4 	bl	8002bb4 <VL53L0X_WrByte>
 8005bec:	4603      	mov	r3, r0
 8005bee:	461a      	mov	r2, r3
 8005bf0:	7dfb      	ldrb	r3, [r7, #23]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2180      	movs	r1, #128	; 0x80
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7fc ffda 	bl	8002bb4 <VL53L0X_WrByte>
 8005c00:	4603      	mov	r3, r0
 8005c02:	461a      	mov	r2, r3
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8005c0a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3718      	adds	r7, #24
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20000368 	.word	0x20000368

08005c1c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005c24:	2300      	movs	r3, #0
 8005c26:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8005c2c:	f107 030e 	add.w	r3, r7, #14
 8005c30:	4619      	mov	r1, r3
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f7ff fb04 	bl	8005240 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005c38:	2201      	movs	r2, #1
 8005c3a:	2180      	movs	r1, #128	; 0x80
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7fc ffb9 	bl	8002bb4 <VL53L0X_WrByte>
 8005c42:	4603      	mov	r3, r0
 8005c44:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c46:	2201      	movs	r2, #1
 8005c48:	21ff      	movs	r1, #255	; 0xff
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc ffb2 	bl	8002bb4 <VL53L0X_WrByte>
 8005c50:	4603      	mov	r3, r0
 8005c52:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005c54:	2200      	movs	r2, #0
 8005c56:	2100      	movs	r1, #0
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7fc ffab 	bl	8002bb4 <VL53L0X_WrByte>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8005c68:	461a      	mov	r2, r3
 8005c6a:	2191      	movs	r1, #145	; 0x91
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fc ffa1 	bl	8002bb4 <VL53L0X_WrByte>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005c76:	2201      	movs	r2, #1
 8005c78:	2100      	movs	r1, #0
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7fc ff9a 	bl	8002bb4 <VL53L0X_WrByte>
 8005c80:	4603      	mov	r3, r0
 8005c82:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005c84:	2200      	movs	r2, #0
 8005c86:	21ff      	movs	r1, #255	; 0xff
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f7fc ff93 	bl	8002bb4 <VL53L0X_WrByte>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005c92:	2200      	movs	r2, #0
 8005c94:	2180      	movs	r1, #128	; 0x80
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7fc ff8c 	bl	8002bb4 <VL53L0X_WrByte>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8005ca0:	7bbb      	ldrb	r3, [r7, #14]
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d054      	beq.n	8005d50 <VL53L0X_StartMeasurement+0x134>
 8005ca6:	2b03      	cmp	r3, #3
 8005ca8:	dc6c      	bgt.n	8005d84 <VL53L0X_StartMeasurement+0x168>
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d002      	beq.n	8005cb4 <VL53L0X_StartMeasurement+0x98>
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d034      	beq.n	8005d1c <VL53L0X_StartMeasurement+0x100>
 8005cb2:	e067      	b.n	8005d84 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f7fc ff7b 	bl	8002bb4 <VL53L0X_WrByte>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8005cc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d15d      	bne.n	8005d8a <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8005cd8:	f107 030d 	add.w	r3, r7, #13
 8005cdc:	461a      	mov	r2, r3
 8005cde:	2100      	movs	r1, #0
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7fd f81b 	bl	8002d1c <VL53L0X_RdByte>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	3301      	adds	r3, #1
 8005cee:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005cf0:	7b7a      	ldrb	r2, [r7, #13]
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005cf8:	7bfa      	ldrb	r2, [r7, #15]
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d107      	bne.n	8005d0e <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8005cfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005d0c:	d3e1      	bcc.n	8005cd2 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005d14:	d339      	bcc.n	8005d8a <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005d16:	23f9      	movs	r3, #249	; 0xf9
 8005d18:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8005d1a:	e036      	b.n	8005d8a <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005d1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d105      	bne.n	8005d30 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005d24:	2101      	movs	r1, #1
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7ff ff12 	bl	8005b50 <VL53L0X_CheckAndLoadInterruptSettings>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005d30:	2202      	movs	r2, #2
 8005d32:	2100      	movs	r1, #0
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7fc ff3d 	bl	8002bb4 <VL53L0X_WrByte>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8005d3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d123      	bne.n	8005d8e <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2204      	movs	r2, #4
 8005d4a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8005d4e:	e01e      	b.n	8005d8e <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005d50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d105      	bne.n	8005d64 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005d58:	2101      	movs	r1, #1
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7ff fef8 	bl	8005b50 <VL53L0X_CheckAndLoadInterruptSettings>
 8005d60:	4603      	mov	r3, r0
 8005d62:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005d64:	2204      	movs	r2, #4
 8005d66:	2100      	movs	r1, #0
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7fc ff23 	bl	8002bb4 <VL53L0X_WrByte>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8005d72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10b      	bne.n	8005d92 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2204      	movs	r2, #4
 8005d7e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8005d82:	e006      	b.n	8005d92 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005d84:	23f8      	movs	r3, #248	; 0xf8
 8005d86:	75fb      	strb	r3, [r7, #23]
 8005d88:	e004      	b.n	8005d94 <VL53L0X_StartMeasurement+0x178>
		break;
 8005d8a:	bf00      	nop
 8005d8c:	e002      	b.n	8005d94 <VL53L0X_StartMeasurement+0x178>
		break;
 8005d8e:	bf00      	nop
 8005d90:	e000      	b.n	8005d94 <VL53L0X_StartMeasurement+0x178>
		break;
 8005d92:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8005d94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005daa:	2300      	movs	r3, #0
 8005dac:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8005db4:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8005db6:	7bbb      	ldrb	r3, [r7, #14]
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d112      	bne.n	8005de2 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8005dbc:	f107 0308 	add.w	r3, r7, #8
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 fb1a 	bl	80063fc <VL53L0X_GetInterruptMaskStatus>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d103      	bne.n	8005dda <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	701a      	strb	r2, [r3, #0]
 8005dd8:	e01c      	b.n	8005e14 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	701a      	strb	r2, [r3, #0]
 8005de0:	e018      	b.n	8005e14 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005de2:	f107 030d 	add.w	r3, r7, #13
 8005de6:	461a      	mov	r2, r3
 8005de8:	2114      	movs	r1, #20
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7fc ff96 	bl	8002d1c <VL53L0X_RdByte>
 8005df0:	4603      	mov	r3, r0
 8005df2:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8005df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8005dfc:	7b7b      	ldrb	r3, [r7, #13]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d003      	beq.n	8005e0e <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	e002      	b.n	8005e14 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2200      	movs	r2, #0
 8005e12:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005e14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005e20:	b5b0      	push	{r4, r5, r7, lr}
 8005e22:	b096      	sub	sp, #88	; 0x58
 8005e24:	af02      	add	r7, sp, #8
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005e30:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e34:	230c      	movs	r3, #12
 8005e36:	2114      	movs	r1, #20
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f7fc fe8f 	bl	8002b5c <VL53L0X_ReadMulti>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8005e44:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f040 80d1 	bne.w	8005ff0 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2200      	movs	r2, #0
 8005e52:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8005e5a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	021b      	lsls	r3, r3, #8
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2200      	movs	r2, #0
 8005e74:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005e76:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	021b      	lsls	r3, r3, #8
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	4413      	add	r3, r2
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	025b      	lsls	r3, r3, #9
 8005e8c:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e92:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8005e94:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	021b      	lsls	r3, r3, #8
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8005eaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005eae:	025b      	lsls	r3, r3, #9
 8005eb0:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8005eb6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	021b      	lsls	r3, r3, #8
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005ed2:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8005ed4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005ed8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8005ee2:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8005eea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8005eee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005ef0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ef4:	d046      	beq.n	8005f84 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8005ef6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005ef8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005efc:	fb02 f303 	mul.w	r3, r2, r3
 8005f00:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005f04:	4a57      	ldr	r2, [pc, #348]	; (8006064 <VL53L0X_GetRangingMeasurementData+0x244>)
 8005f06:	fb82 1203 	smull	r1, r2, r2, r3
 8005f0a:	1192      	asrs	r2, r2, #6
 8005f0c:	17db      	asrs	r3, r3, #31
 8005f0e:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8005f10:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	7f1b      	ldrb	r3, [r3, #28]
 8005f1e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8005f22:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d02c      	beq.n	8005f84 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8005f2a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005f2c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005f30:	fb02 f303 	mul.w	r3, r2, r3
 8005f34:	121a      	asrs	r2, r3, #8
					<= 0) {
 8005f36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d10d      	bne.n	8005f58 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8005f3c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d004      	beq.n	8005f4e <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8005f44:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8005f48:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005f4c:	e016      	b.n	8005f7c <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8005f4e:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8005f52:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005f56:	e011      	b.n	8005f7c <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8005f58:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005f5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f5e:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8005f62:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005f64:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8005f68:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8005f6c:	121b      	asrs	r3, r3, #8
 8005f6e:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8005f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f72:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8005f78:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8005f7c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005f80:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8005f84:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00d      	beq.n	8005fa8 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8005f8c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005f90:	089b      	lsrs	r3, r3, #2
 8005f92:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8005f98:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	019b      	lsls	r3, r3, #6
 8005fa0:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	75da      	strb	r2, [r3, #23]
 8005fa6:	e006      	b.n	8005fb6 <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005fae:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8005fb6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005fba:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8005fbe:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8005fc2:	9301      	str	r3, [sp, #4]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f002 ff4b 	bl	8008e68 <VL53L0X_get_pal_range_status>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8005fe0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d103      	bne.n	8005ff0 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8005fe8:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005ff0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d12f      	bne.n	8006058 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f107 040c 	add.w	r4, r7, #12
 8005ffe:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8006002:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006004:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006006:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800600a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006012:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006018:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006020:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006026:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800602c:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8006032:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8006038:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800603e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8006048:	f107 050c 	add.w	r5, r7, #12
 800604c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800604e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006050:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006054:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006058:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800605c:	4618      	mov	r0, r3
 800605e:	3750      	adds	r7, #80	; 0x50
 8006060:	46bd      	mov	sp, r7
 8006062:	bdb0      	pop	{r4, r5, r7, pc}
 8006064:	10624dd3 	.word	0x10624dd3

08006068 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006072:	2300      	movs	r3, #0
 8006074:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8006076:	2100      	movs	r1, #0
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f7ff f8b5 	bl	80051e8 <VL53L0X_SetDeviceMode>
 800607e:	4603      	mov	r3, r0
 8006080:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d104      	bne.n	8006094 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f7ff fd16 	bl	8005abc <VL53L0X_PerformSingleMeasurement>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006094:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d105      	bne.n	80060a8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800609c:	6839      	ldr	r1, [r7, #0]
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7ff febe 	bl	8005e20 <VL53L0X_GetRangingMeasurementData>
 80060a4:	4603      	mov	r3, r0
 80060a6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80060a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d105      	bne.n	80060bc <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80060b0:	2100      	movs	r1, #0
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f962 	bl	800637c <VL53L0X_ClearInterruptMask>
 80060b8:	4603      	mov	r3, r0
 80060ba:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80060bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	4608      	mov	r0, r1
 80060d2:	4611      	mov	r1, r2
 80060d4:	461a      	mov	r2, r3
 80060d6:	4603      	mov	r3, r0
 80060d8:	70fb      	strb	r3, [r7, #3]
 80060da:	460b      	mov	r3, r1
 80060dc:	70bb      	strb	r3, [r7, #2]
 80060de:	4613      	mov	r3, r2
 80060e0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060e2:	2300      	movs	r3, #0
 80060e4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80060ec:	23f6      	movs	r3, #246	; 0xf6
 80060ee:	73fb      	strb	r3, [r7, #15]
 80060f0:	e107      	b.n	8006302 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80060f2:	78bb      	ldrb	r3, [r7, #2]
 80060f4:	2b14      	cmp	r3, #20
 80060f6:	d110      	bne.n	800611a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80060f8:	7e3b      	ldrb	r3, [r7, #24]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d102      	bne.n	8006104 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80060fe:	2310      	movs	r3, #16
 8006100:	73bb      	strb	r3, [r7, #14]
 8006102:	e001      	b.n	8006108 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8006104:	2301      	movs	r3, #1
 8006106:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8006108:	7bbb      	ldrb	r3, [r7, #14]
 800610a:	461a      	mov	r2, r3
 800610c:	2184      	movs	r1, #132	; 0x84
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7fc fd50 	bl	8002bb4 <VL53L0X_WrByte>
 8006114:	4603      	mov	r3, r0
 8006116:	73fb      	strb	r3, [r7, #15]
 8006118:	e0f3      	b.n	8006302 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800611a:	78bb      	ldrb	r3, [r7, #2]
 800611c:	2b15      	cmp	r3, #21
 800611e:	f040 8097 	bne.w	8006250 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006122:	2201      	movs	r2, #1
 8006124:	21ff      	movs	r1, #255	; 0xff
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fc fd44 	bl	8002bb4 <VL53L0X_WrByte>
 800612c:	4603      	mov	r3, r0
 800612e:	461a      	mov	r2, r3
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	4313      	orrs	r3, r2
 8006134:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006136:	2200      	movs	r2, #0
 8006138:	2100      	movs	r1, #0
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fc fd3a 	bl	8002bb4 <VL53L0X_WrByte>
 8006140:	4603      	mov	r3, r0
 8006142:	461a      	mov	r2, r3
 8006144:	7bfb      	ldrb	r3, [r7, #15]
 8006146:	4313      	orrs	r3, r2
 8006148:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800614a:	2200      	movs	r2, #0
 800614c:	21ff      	movs	r1, #255	; 0xff
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fc fd30 	bl	8002bb4 <VL53L0X_WrByte>
 8006154:	4603      	mov	r3, r0
 8006156:	461a      	mov	r2, r3
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	4313      	orrs	r3, r2
 800615c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800615e:	2201      	movs	r2, #1
 8006160:	2180      	movs	r1, #128	; 0x80
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7fc fd26 	bl	8002bb4 <VL53L0X_WrByte>
 8006168:	4603      	mov	r3, r0
 800616a:	461a      	mov	r2, r3
 800616c:	7bfb      	ldrb	r3, [r7, #15]
 800616e:	4313      	orrs	r3, r2
 8006170:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8006172:	2202      	movs	r2, #2
 8006174:	2185      	movs	r1, #133	; 0x85
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fc fd1c 	bl	8002bb4 <VL53L0X_WrByte>
 800617c:	4603      	mov	r3, r0
 800617e:	461a      	mov	r2, r3
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	4313      	orrs	r3, r2
 8006184:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8006186:	2204      	movs	r2, #4
 8006188:	21ff      	movs	r1, #255	; 0xff
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7fc fd12 	bl	8002bb4 <VL53L0X_WrByte>
 8006190:	4603      	mov	r3, r0
 8006192:	461a      	mov	r2, r3
 8006194:	7bfb      	ldrb	r3, [r7, #15]
 8006196:	4313      	orrs	r3, r2
 8006198:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800619a:	2200      	movs	r2, #0
 800619c:	21cd      	movs	r1, #205	; 0xcd
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7fc fd08 	bl	8002bb4 <VL53L0X_WrByte>
 80061a4:	4603      	mov	r3, r0
 80061a6:	461a      	mov	r2, r3
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80061ae:	2211      	movs	r2, #17
 80061b0:	21cc      	movs	r1, #204	; 0xcc
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7fc fcfe 	bl	8002bb4 <VL53L0X_WrByte>
 80061b8:	4603      	mov	r3, r0
 80061ba:	461a      	mov	r2, r3
 80061bc:	7bfb      	ldrb	r3, [r7, #15]
 80061be:	4313      	orrs	r3, r2
 80061c0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80061c2:	2207      	movs	r2, #7
 80061c4:	21ff      	movs	r1, #255	; 0xff
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fc fcf4 	bl	8002bb4 <VL53L0X_WrByte>
 80061cc:	4603      	mov	r3, r0
 80061ce:	461a      	mov	r2, r3
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80061d6:	2200      	movs	r2, #0
 80061d8:	21be      	movs	r1, #190	; 0xbe
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7fc fcea 	bl	8002bb4 <VL53L0X_WrByte>
 80061e0:	4603      	mov	r3, r0
 80061e2:	461a      	mov	r2, r3
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80061ea:	2206      	movs	r2, #6
 80061ec:	21ff      	movs	r1, #255	; 0xff
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7fc fce0 	bl	8002bb4 <VL53L0X_WrByte>
 80061f4:	4603      	mov	r3, r0
 80061f6:	461a      	mov	r2, r3
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80061fe:	2209      	movs	r2, #9
 8006200:	21cc      	movs	r1, #204	; 0xcc
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f7fc fcd6 	bl	8002bb4 <VL53L0X_WrByte>
 8006208:	4603      	mov	r3, r0
 800620a:	461a      	mov	r2, r3
 800620c:	7bfb      	ldrb	r3, [r7, #15]
 800620e:	4313      	orrs	r3, r2
 8006210:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006212:	2200      	movs	r2, #0
 8006214:	21ff      	movs	r1, #255	; 0xff
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7fc fccc 	bl	8002bb4 <VL53L0X_WrByte>
 800621c:	4603      	mov	r3, r0
 800621e:	461a      	mov	r2, r3
 8006220:	7bfb      	ldrb	r3, [r7, #15]
 8006222:	4313      	orrs	r3, r2
 8006224:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006226:	2201      	movs	r2, #1
 8006228:	21ff      	movs	r1, #255	; 0xff
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fc fcc2 	bl	8002bb4 <VL53L0X_WrByte>
 8006230:	4603      	mov	r3, r0
 8006232:	461a      	mov	r2, r3
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	4313      	orrs	r3, r2
 8006238:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800623a:	2200      	movs	r2, #0
 800623c:	2100      	movs	r1, #0
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f7fc fcb8 	bl	8002bb4 <VL53L0X_WrByte>
 8006244:	4603      	mov	r3, r0
 8006246:	461a      	mov	r2, r3
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	4313      	orrs	r3, r2
 800624c:	73fb      	strb	r3, [r7, #15]
 800624e:	e058      	b.n	8006302 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8006250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d121      	bne.n	800629c <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8006258:	787b      	ldrb	r3, [r7, #1]
 800625a:	2b04      	cmp	r3, #4
 800625c:	d81b      	bhi.n	8006296 <VL53L0X_SetGpioConfig+0x1ce>
 800625e:	a201      	add	r2, pc, #4	; (adr r2, 8006264 <VL53L0X_SetGpioConfig+0x19c>)
 8006260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006264:	08006279 	.word	0x08006279
 8006268:	0800627f 	.word	0x0800627f
 800626c:	08006285 	.word	0x08006285
 8006270:	0800628b 	.word	0x0800628b
 8006274:	08006291 	.word	0x08006291
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8006278:	2300      	movs	r3, #0
 800627a:	73bb      	strb	r3, [r7, #14]
				break;
 800627c:	e00f      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800627e:	2301      	movs	r3, #1
 8006280:	73bb      	strb	r3, [r7, #14]
				break;
 8006282:	e00c      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8006284:	2302      	movs	r3, #2
 8006286:	73bb      	strb	r3, [r7, #14]
				break;
 8006288:	e009      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800628a:	2303      	movs	r3, #3
 800628c:	73bb      	strb	r3, [r7, #14]
				break;
 800628e:	e006      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8006290:	2304      	movs	r3, #4
 8006292:	73bb      	strb	r3, [r7, #14]
				break;
 8006294:	e003      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8006296:	23f5      	movs	r3, #245	; 0xf5
 8006298:	73fb      	strb	r3, [r7, #15]
 800629a:	e000      	b.n	800629e <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800629c:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800629e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d107      	bne.n	80062b6 <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 80062a6:	7bbb      	ldrb	r3, [r7, #14]
 80062a8:	461a      	mov	r2, r3
 80062aa:	210a      	movs	r1, #10
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7fc fc81 	bl	8002bb4 <VL53L0X_WrByte>
 80062b2:	4603      	mov	r3, r0
 80062b4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80062b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10f      	bne.n	80062de <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80062be:	7e3b      	ldrb	r3, [r7, #24]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d102      	bne.n	80062ca <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	73bb      	strb	r3, [r7, #14]
 80062c8:	e001      	b.n	80062ce <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 80062ca:	2310      	movs	r3, #16
 80062cc:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80062ce:	7bbb      	ldrb	r3, [r7, #14]
 80062d0:	22ef      	movs	r2, #239	; 0xef
 80062d2:	2184      	movs	r1, #132	; 0x84
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f7fc fced 	bl	8002cb4 <VL53L0X_UpdateByte>
 80062da:	4603      	mov	r3, r0
 80062dc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80062de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d103      	bne.n	80062ee <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	787a      	ldrb	r2, [r7, #1]
 80062ea:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80062ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d105      	bne.n	8006302 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80062f6:	2100      	movs	r1, #0
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f83f 	bl	800637c <VL53L0X_ClearInterruptMask>
 80062fe:	4603      	mov	r3, r0
 8006300:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006302:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006306:	4618      	mov	r0, r3
 8006308:	3710      	adds	r7, #16
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop

08006310 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	607a      	str	r2, [r7, #4]
 800631a:	603b      	str	r3, [r7, #0]
 800631c:	460b      	mov	r3, r1
 800631e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006320:	2300      	movs	r3, #0
 8006322:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8006324:	f107 0314 	add.w	r3, r7, #20
 8006328:	461a      	mov	r2, r3
 800632a:	210e      	movs	r1, #14
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f7fc fd1f 	bl	8002d70 <VL53L0X_RdWord>
 8006332:	4603      	mov	r3, r0
 8006334:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8006336:	8abb      	ldrh	r3, [r7, #20]
 8006338:	045b      	lsls	r3, r3, #17
 800633a:	461a      	mov	r2, r3
 800633c:	4b0e      	ldr	r3, [pc, #56]	; (8006378 <VL53L0X_GetInterruptThresholds+0x68>)
 800633e:	4013      	ands	r3, r2
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8006344:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10f      	bne.n	800636c <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800634c:	f107 0314 	add.w	r3, r7, #20
 8006350:	461a      	mov	r2, r3
 8006352:	210c      	movs	r1, #12
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f7fc fd0b 	bl	8002d70 <VL53L0X_RdWord>
 800635a:	4603      	mov	r3, r0
 800635c:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800635e:	8abb      	ldrh	r3, [r7, #20]
 8006360:	045b      	lsls	r3, r3, #17
 8006362:	461a      	mov	r2, r3
 8006364:	4b04      	ldr	r3, [pc, #16]	; (8006378 <VL53L0X_GetInterruptThresholds+0x68>)
 8006366:	4013      	ands	r3, r2
		*pThresholdHigh =
 8006368:	683a      	ldr	r2, [r7, #0]
 800636a:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800636c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006370:	4618      	mov	r0, r3
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}
 8006378:	1ffe0000 	.word	0x1ffe0000

0800637c <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006386:	2300      	movs	r3, #0
 8006388:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800638e:	2201      	movs	r2, #1
 8006390:	210b      	movs	r1, #11
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7fc fc0e 	bl	8002bb4 <VL53L0X_WrByte>
 8006398:	4603      	mov	r3, r0
 800639a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800639c:	2200      	movs	r2, #0
 800639e:	210b      	movs	r1, #11
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f7fc fc07 	bl	8002bb4 <VL53L0X_WrByte>
 80063a6:	4603      	mov	r3, r0
 80063a8:	461a      	mov	r2, r3
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80063b0:	f107 030d 	add.w	r3, r7, #13
 80063b4:	461a      	mov	r2, r3
 80063b6:	2113      	movs	r1, #19
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7fc fcaf 	bl	8002d1c <VL53L0X_RdByte>
 80063be:	4603      	mov	r3, r0
 80063c0:	461a      	mov	r2, r3
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80063c8:	7bbb      	ldrb	r3, [r7, #14]
 80063ca:	3301      	adds	r3, #1
 80063cc:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80063ce:	7b7b      	ldrb	r3, [r7, #13]
 80063d0:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d006      	beq.n	80063e6 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80063d8:	7bbb      	ldrb	r3, [r7, #14]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d803      	bhi.n	80063e6 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80063de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0d3      	beq.n	800638e <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80063e6:	7bbb      	ldrb	r3, [r7, #14]
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80063ec:	23f4      	movs	r3, #244	; 0xf4
 80063ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80063f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006406:	2300      	movs	r3, #0
 8006408:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800640a:	f107 030e 	add.w	r3, r7, #14
 800640e:	461a      	mov	r2, r3
 8006410:	2113      	movs	r1, #19
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7fc fc82 	bl	8002d1c <VL53L0X_RdByte>
 8006418:	4603      	mov	r3, r0
 800641a:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800641c:	7bbb      	ldrb	r3, [r7, #14]
 800641e:	f003 0207 	and.w	r2, r3, #7
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8006426:	7bbb      	ldrb	r3, [r7, #14]
 8006428:	f003 0318 	and.w	r3, r3, #24
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8006430:	23fa      	movs	r3, #250	; 0xfa
 8006432:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8006434:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006438:	4618      	mov	r0, r3
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800644c:	2300      	movs	r3, #0
 800644e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	68b9      	ldr	r1, [r7, #8]
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 fa03 	bl	8006860 <VL53L0X_perform_ref_spad_management>
 800645a:	4603      	mov	r3, r0
 800645c:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800645e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3718      	adds	r7, #24
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b084      	sub	sp, #16
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006474:	2300      	movs	r3, #0
 8006476:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8006478:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800647c:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800647e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006482:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8006484:	f107 0308 	add.w	r3, r7, #8
 8006488:	461a      	mov	r2, r3
 800648a:	2128      	movs	r1, #40	; 0x28
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7fc fc6f 	bl	8002d70 <VL53L0X_RdWord>
 8006492:	4603      	mov	r3, r0
 8006494:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8006496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d11e      	bne.n	80064dc <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800649e:	893b      	ldrh	r3, [r7, #8]
 80064a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80064a8:	893b      	ldrh	r3, [r7, #8]
 80064aa:	461a      	mov	r2, r3
 80064ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	dd0b      	ble.n	80064cc <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80064b4:	893a      	ldrh	r2, [r7, #8]
 80064b6:	897b      	ldrh	r3, [r7, #10]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	b21b      	sxth	r3, r3
 80064be:	461a      	mov	r2, r3
					* 250;
 80064c0:	23fa      	movs	r3, #250	; 0xfa
 80064c2:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	e007      	b.n	80064dc <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80064cc:	893b      	ldrh	r3, [r7, #8]
 80064ce:	b21b      	sxth	r3, r3
 80064d0:	461a      	mov	r2, r3
 80064d2:	23fa      	movs	r3, #250	; 0xfa
 80064d4:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80064dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b08b      	sub	sp, #44	; 0x2c
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80064f6:	2308      	movs	r3, #8
 80064f8:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80064fa:	2300      	movs	r3, #0
 80064fc:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006504:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	fbb2 f3f3 	udiv	r3, r2, r3
 800650e:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	fbb3 f2f2 	udiv	r2, r3, r2
 8006518:	69b9      	ldr	r1, [r7, #24]
 800651a:	fb01 f202 	mul.w	r2, r1, r2
 800651e:	1a9b      	subs	r3, r3, r2
 8006520:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	627b      	str	r3, [r7, #36]	; 0x24
 8006526:	e030      	b.n	800658a <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8006528:	2300      	movs	r3, #0
 800652a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006530:	4413      	add	r3, r2
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8006536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	429a      	cmp	r2, r3
 800653c:	d11e      	bne.n	800657c <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800653e:	7ffa      	ldrb	r2, [r7, #31]
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	fa42 f303 	asr.w	r3, r2, r3
 8006546:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800654c:	e016      	b.n	800657c <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800654e:	7ffb      	ldrb	r3, [r7, #31]
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00b      	beq.n	8006570 <get_next_good_spad+0x88>
				success = 1;
 8006558:	2301      	movs	r3, #1
 800655a:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	fb03 f202 	mul.w	r2, r3, r2
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	4413      	add	r3, r2
 8006568:	461a      	mov	r2, r3
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	601a      	str	r2, [r3, #0]
				break;
 800656e:	e009      	b.n	8006584 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8006570:	7ffb      	ldrb	r3, [r7, #31]
 8006572:	085b      	lsrs	r3, r3, #1
 8006574:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	3301      	adds	r3, #1
 800657a:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800657c:	6a3a      	ldr	r2, [r7, #32]
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	429a      	cmp	r2, r3
 8006582:	d3e4      	bcc.n	800654e <get_next_good_spad+0x66>
				coarseIndex++) {
 8006584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006586:	3301      	adds	r3, #1
 8006588:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800658a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	429a      	cmp	r2, r3
 8006590:	d202      	bcs.n	8006598 <get_next_good_spad+0xb0>
 8006592:	7fbb      	ldrb	r3, [r7, #30]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d0c7      	beq.n	8006528 <get_next_good_spad+0x40>
		}
	}
}
 8006598:	bf00      	nop
 800659a:	372c      	adds	r7, #44	; 0x2c
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80065ac:	2301      	movs	r3, #1
 80065ae:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	099b      	lsrs	r3, r3, #6
 80065b4:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80065b6:	4a07      	ldr	r2, [pc, #28]	; (80065d4 <is_aperture+0x30>)
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <is_aperture+0x22>
		isAperture = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr
 80065d4:	20000520 	.word	0x20000520

080065d8 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80065d8:	b480      	push	{r7}
 80065da:	b089      	sub	sp, #36	; 0x24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80065e4:	2300      	movs	r3, #0
 80065e6:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80065e8:	2308      	movs	r3, #8
 80065ea:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80065fe:	69b9      	ldr	r1, [r7, #24]
 8006600:	fb01 f202 	mul.w	r2, r1, r2
 8006604:	1a9b      	subs	r3, r3, r2
 8006606:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	429a      	cmp	r2, r3
 800660e:	d302      	bcc.n	8006616 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8006610:	23ce      	movs	r3, #206	; 0xce
 8006612:	77fb      	strb	r3, [r7, #31]
 8006614:	e010      	b.n	8006638 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	4413      	add	r3, r2
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	b25a      	sxtb	r2, r3
 8006620:	2101      	movs	r1, #1
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	fa01 f303 	lsl.w	r3, r1, r3
 8006628:	b25b      	sxtb	r3, r3
 800662a:	4313      	orrs	r3, r2
 800662c:	b259      	sxtb	r1, r3
 800662e:	68fa      	ldr	r2, [r7, #12]
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	4413      	add	r3, r2
 8006634:	b2ca      	uxtb	r2, r1
 8006636:	701a      	strb	r2, [r3, #0]

	return status;
 8006638:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800663c:	4618      	mov	r0, r3
 800663e:	3724      	adds	r7, #36	; 0x24
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8006652:	2306      	movs	r3, #6
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	21b0      	movs	r1, #176	; 0xb0
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f7fc fa4f 	bl	8002afc <VL53L0X_WriteMulti>
 800665e:	4603      	mov	r3, r0
 8006660:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8006662:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}

0800666e <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b084      	sub	sp, #16
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
 8006676:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8006678:	2306      	movs	r3, #6
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	21b0      	movs	r1, #176	; 0xb0
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7fc fa6c 	bl	8002b5c <VL53L0X_ReadMulti>
 8006684:	4603      	mov	r3, r0
 8006686:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8006688:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800668c:	4618      	mov	r0, r3
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08c      	sub	sp, #48	; 0x30
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	607a      	str	r2, [r7, #4]
 800669e:	603b      	str	r3, [r7, #0]
 80066a0:	460b      	mov	r3, r1
 80066a2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80066a4:	2300      	movs	r3, #0
 80066a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80066aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066ac:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80066ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066b0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80066b2:	2300      	movs	r3, #0
 80066b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80066b6:	e02b      	b.n	8006710 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80066b8:	f107 031c 	add.w	r3, r7, #28
 80066bc:	6a3a      	ldr	r2, [r7, #32]
 80066be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7ff ff11 	bl	80064e8 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066cc:	d103      	bne.n	80066d6 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80066ce:	23ce      	movs	r3, #206	; 0xce
 80066d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80066d4:	e020      	b.n	8006718 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	461a      	mov	r2, r3
 80066da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066dc:	4413      	add	r3, r2
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff ff60 	bl	80065a4 <is_aperture>
 80066e4:	4603      	mov	r3, r0
 80066e6:	461a      	mov	r2, r3
 80066e8:	7afb      	ldrb	r3, [r7, #11]
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d003      	beq.n	80066f6 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80066ee:	23ce      	movs	r3, #206	; 0xce
 80066f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80066f4:	e010      	b.n	8006718 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80066fa:	6a3a      	ldr	r2, [r7, #32]
 80066fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066fe:	6838      	ldr	r0, [r7, #0]
 8006700:	f7ff ff6a 	bl	80065d8 <enable_spad_bit>
		currentSpad++;
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	3301      	adds	r3, #1
 8006708:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800670a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800670c:	3301      	adds	r3, #1
 800670e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006714:	429a      	cmp	r2, r3
 8006716:	d3cf      	bcc.n	80066b8 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8006718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800671a:	6a3a      	ldr	r2, [r7, #32]
 800671c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800671e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006722:	2b00      	cmp	r3, #0
 8006724:	d106      	bne.n	8006734 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8006726:	6839      	ldr	r1, [r7, #0]
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f7ff ff8d 	bl	8006648 <set_ref_spad_map>
 800672e:	4603      	mov	r3, r0
 8006730:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8006734:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006738:	2b00      	cmp	r3, #0
 800673a:	d121      	bne.n	8006780 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800673c:	f107 0314 	add.w	r3, r7, #20
 8006740:	4619      	mov	r1, r3
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f7ff ff93 	bl	800666e <get_ref_spad_map>
 8006748:	4603      	mov	r3, r0
 800674a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800674e:	2300      	movs	r3, #0
 8006750:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8006752:	e011      	b.n	8006778 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006758:	4413      	add	r3, r2
 800675a:	781a      	ldrb	r2, [r3, #0]
 800675c:	f107 0114 	add.w	r1, r7, #20
 8006760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006762:	440b      	add	r3, r1
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	429a      	cmp	r2, r3
 8006768:	d003      	beq.n	8006772 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800676a:	23ce      	movs	r3, #206	; 0xce
 800676c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8006770:	e006      	b.n	8006780 <enable_ref_spads+0xec>
			}
			i++;
 8006772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006774:	3301      	adds	r3, #1
 8006776:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8006778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800677a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677c:	429a      	cmp	r2, r3
 800677e:	d3e9      	bcc.n	8006754 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8006780:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8006784:	4618      	mov	r0, r3
 8006786:	3730      	adds	r7, #48	; 0x30
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08a      	sub	sp, #40	; 0x28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8006796:	2300      	movs	r3, #0
 8006798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800679c:	2300      	movs	r3, #0
 800679e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80067a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80067ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d107      	bne.n	80067c4 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80067b4:	22c0      	movs	r2, #192	; 0xc0
 80067b6:	2101      	movs	r1, #1
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f7fc f9fb 	bl	8002bb4 <VL53L0X_WrByte>
 80067be:	4603      	mov	r3, r0
 80067c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80067c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d108      	bne.n	80067de <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80067cc:	f107 0308 	add.w	r3, r7, #8
 80067d0:	4619      	mov	r1, r3
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff fc48 	bl	8006068 <VL53L0X_PerformSingleRangingMeasurement>
 80067d8:	4603      	mov	r3, r0
 80067da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80067de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d107      	bne.n	80067f6 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80067e6:	2201      	movs	r2, #1
 80067e8:	21ff      	movs	r1, #255	; 0xff
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7fc f9e2 	bl	8002bb4 <VL53L0X_WrByte>
 80067f0:	4603      	mov	r3, r0
 80067f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80067f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d107      	bne.n	800680e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	21b6      	movs	r1, #182	; 0xb6
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fc fab4 	bl	8002d70 <VL53L0X_RdWord>
 8006808:	4603      	mov	r3, r0
 800680a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800680e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006812:	2b00      	cmp	r3, #0
 8006814:	d107      	bne.n	8006826 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006816:	2200      	movs	r2, #0
 8006818:	21ff      	movs	r1, #255	; 0xff
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7fc f9ca 	bl	8002bb4 <VL53L0X_WrByte>
 8006820:	4603      	mov	r3, r0
 8006822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8006826:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800682a:	2b00      	cmp	r3, #0
 800682c:	d112      	bne.n	8006854 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800682e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006832:	461a      	mov	r2, r3
 8006834:	2101      	movs	r1, #1
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7fc f9bc 	bl	8002bb4 <VL53L0X_WrByte>
 800683c:	4603      	mov	r3, r0
 800683e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8006842:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006846:	2b00      	cmp	r3, #0
 8006848:	d104      	bne.n	8006854 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006850:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8006854:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8006858:	4618      	mov	r0, r3
 800685a:	3728      	adds	r7, #40	; 0x28
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8006860:	b590      	push	{r4, r7, lr}
 8006862:	b09d      	sub	sp, #116	; 0x74
 8006864:	af06      	add	r7, sp, #24
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800686c:	2300      	movs	r3, #0
 800686e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8006872:	23b4      	movs	r3, #180	; 0xb4
 8006874:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8006878:	2303      	movs	r3, #3
 800687a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800687c:	232c      	movs	r3, #44	; 0x2c
 800687e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8006884:	2300      	movs	r3, #0
 8006886:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8006888:	2300      	movs	r3, #0
 800688a:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800688c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8006890:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8006896:	2300      	movs	r3, #0
 8006898:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800689a:	2306      	movs	r3, #6
 800689c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80068a2:	2300      	movs	r3, #0
 80068a4:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80068a6:	2300      	movs	r3, #0
 80068a8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80068ac:	2300      	movs	r3, #0
 80068ae:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80068b0:	2300      	movs	r3, #0
 80068b2:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80068b4:	2300      	movs	r3, #0
 80068b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80068b8:	2300      	movs	r3, #0
 80068ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 80068c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80068c6:	2300      	movs	r3, #0
 80068c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80068ca:	e009      	b.n	80068e0 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80068d6:	2200      	movs	r2, #0
 80068d8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80068da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068dc:	3301      	adds	r3, #1
 80068de:	64bb      	str	r3, [r7, #72]	; 0x48
 80068e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d3f1      	bcc.n	80068cc <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80068e8:	2201      	movs	r2, #1
 80068ea:	21ff      	movs	r1, #255	; 0xff
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f7fc f961 	bl	8002bb4 <VL53L0X_WrByte>
 80068f2:	4603      	mov	r3, r0
 80068f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80068f8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d107      	bne.n	8006910 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8006900:	2200      	movs	r2, #0
 8006902:	214f      	movs	r1, #79	; 0x4f
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f7fc f955 	bl	8002bb4 <VL53L0X_WrByte>
 800690a:	4603      	mov	r3, r0
 800690c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8006910:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006914:	2b00      	cmp	r3, #0
 8006916:	d107      	bne.n	8006928 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8006918:	222c      	movs	r2, #44	; 0x2c
 800691a:	214e      	movs	r1, #78	; 0x4e
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f7fc f949 	bl	8002bb4 <VL53L0X_WrByte>
 8006922:	4603      	mov	r3, r0
 8006924:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006928:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800692c:	2b00      	cmp	r3, #0
 800692e:	d107      	bne.n	8006940 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006930:	2200      	movs	r2, #0
 8006932:	21ff      	movs	r1, #255	; 0xff
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f7fc f93d 	bl	8002bb4 <VL53L0X_WrByte>
 800693a:	4603      	mov	r3, r0
 800693c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8006940:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006944:	2b00      	cmp	r3, #0
 8006946:	d109      	bne.n	800695c <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8006948:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800694c:	461a      	mov	r2, r3
 800694e:	21b6      	movs	r1, #182	; 0xb6
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f7fc f92f 	bl	8002bb4 <VL53L0X_WrByte>
 8006956:	4603      	mov	r3, r0
 8006958:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800695c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006960:	2b00      	cmp	r3, #0
 8006962:	d107      	bne.n	8006974 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8006964:	2200      	movs	r2, #0
 8006966:	2180      	movs	r1, #128	; 0x80
 8006968:	68f8      	ldr	r0, [r7, #12]
 800696a:	f7fc f923 	bl	8002bb4 <VL53L0X_WrByte>
 800696e:	4603      	mov	r3, r0
 8006970:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8006974:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10a      	bne.n	8006992 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800697c:	f107 0210 	add.w	r2, r7, #16
 8006980:	f107 0111 	add.w	r1, r7, #17
 8006984:	2300      	movs	r3, #0
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f000 fbbb 	bl	8007102 <VL53L0X_perform_ref_calibration>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8006992:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006996:	2b00      	cmp	r3, #0
 8006998:	d121      	bne.n	80069de <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800699a:	2300      	movs	r3, #0
 800699c:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800699e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069a0:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80069a2:	2300      	movs	r3, #0
 80069a4:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80069a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069a8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80069b6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80069ba:	f107 0218 	add.w	r2, r7, #24
 80069be:	9204      	str	r2, [sp, #16]
 80069c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069c2:	9203      	str	r2, [sp, #12]
 80069c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80069c6:	9202      	str	r2, [sp, #8]
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	4623      	mov	r3, r4
 80069d0:	4602      	mov	r2, r0
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f7ff fe5e 	bl	8006694 <enable_ref_spads>
 80069d8:	4603      	mov	r3, r0
 80069da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80069de:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d174      	bne.n	8006ad0 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 80069ea:	f107 0312 	add.w	r3, r7, #18
 80069ee:	4619      	mov	r1, r3
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	f7ff fecb 	bl	800678c <perform_ref_signal_measurement>
 80069f6:	4603      	mov	r3, r0
 80069f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80069fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d161      	bne.n	8006ac8 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8006a04:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8006a06:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d25d      	bcs.n	8006ac8 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a10:	e009      	b.n	8006a26 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8006a20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a22:	3301      	adds	r3, #1
 8006a24:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d3f1      	bcc.n	8006a12 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8006a2e:	e002      	b.n	8006a36 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8006a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a32:	3301      	adds	r3, #1
 8006a34:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8006a36:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8006a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a3c:	4413      	add	r3, r2
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff fdb0 	bl	80065a4 <is_aperture>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d103      	bne.n	8006a52 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8006a4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d3ee      	bcc.n	8006a30 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8006a52:	2301      	movs	r3, #1
 8006a54:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8006a56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a58:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8006a66:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8006a6a:	f107 0218 	add.w	r2, r7, #24
 8006a6e:	9204      	str	r2, [sp, #16]
 8006a70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a72:	9203      	str	r2, [sp, #12]
 8006a74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006a76:	9202      	str	r2, [sp, #8]
 8006a78:	9301      	str	r3, [sp, #4]
 8006a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	4623      	mov	r3, r4
 8006a80:	4602      	mov	r2, r0
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f7ff fe06 	bl	8006694 <enable_ref_spads>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8006a8e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d11b      	bne.n	8006ace <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8006a9a:	f107 0312 	add.w	r3, r7, #18
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f7ff fe73 	bl	800678c <perform_ref_signal_measurement>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8006aac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10c      	bne.n	8006ace <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8006ab4:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8006ab6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d208      	bcs.n	8006ace <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8006abc:	2301      	movs	r3, #1
 8006abe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8006ac6:	e002      	b.n	8006ace <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006acc:	e000      	b.n	8006ad0 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8006ace:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8006ad0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f040 80af 	bne.w	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8006ada:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8006adc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	f240 80aa 	bls.w	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8006ae4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ae6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8006aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aec:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8006af4:	f107 031c 	add.w	r3, r7, #28
 8006af8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006afa:	4618      	mov	r0, r3
 8006afc:	f011 fff4 	bl	8018ae8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8006b00:	8a7b      	ldrh	r3, [r7, #18]
 8006b02:	461a      	mov	r2, r3
 8006b04:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	bfb8      	it	lt
 8006b0c:	425b      	neglt	r3, r3
 8006b0e:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8006b10:	2300      	movs	r3, #0
 8006b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8006b16:	e086      	b.n	8006c26 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8006b1e:	f107 0314 	add.w	r3, r7, #20
 8006b22:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006b24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b26:	f7ff fcdf 	bl	80064e8 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b30:	d103      	bne.n	8006b3a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8006b32:	23ce      	movs	r3, #206	; 0xce
 8006b34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8006b38:	e07e      	b.n	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8006b3a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	4413      	add	r3, r2
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7ff fd2e 	bl	80065a4 <is_aperture>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d003      	beq.n	8006b5a <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8006b52:	2301      	movs	r3, #1
 8006b54:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8006b58:	e06e      	b.n	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8006b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8006b6a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006b6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff fd32 	bl	80065d8 <enable_spad_bit>
 8006b74:	4603      	mov	r3, r0
 8006b76:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8006b7a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10c      	bne.n	8006b9c <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8006b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b84:	3301      	adds	r3, #1
 8006b86:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8006b8e:	4619      	mov	r1, r3
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7ff fd59 	bl	8006648 <set_ref_spad_map>
 8006b96:	4603      	mov	r3, r0
 8006b98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8006b9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d146      	bne.n	8006c32 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8006ba4:	f107 0312 	add.w	r3, r7, #18
 8006ba8:	4619      	mov	r1, r3
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f7ff fdee 	bl	800678c <perform_ref_signal_measurement>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8006bb6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d13b      	bne.n	8006c36 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8006bbe:	8a7b      	ldrh	r3, [r7, #18]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	bfb8      	it	lt
 8006bca:	425b      	neglt	r3, r3
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8006bce:	8a7b      	ldrh	r3, [r7, #18]
 8006bd0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d21c      	bcs.n	8006c10 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8006bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d914      	bls.n	8006c08 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8006bde:	f107 031c 	add.w	r3, r7, #28
 8006be2:	4619      	mov	r1, r3
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f7ff fd2f 	bl	8006648 <set_ref_spad_map>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8006bf6:	f107 011c 	add.w	r1, r7, #28
 8006bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f011 ff73 	bl	8018ae8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8006c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c04:	3b01      	subs	r3, #1
 8006c06:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c0e:	e00a      	b.n	8006c26 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8006c1a:	f107 031c 	add.w	r3, r7, #28
 8006c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c20:	4618      	mov	r0, r3
 8006c22:	f011 ff61 	bl	8018ae8 <memcpy>
		while (!complete) {
 8006c26:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f43f af74 	beq.w	8006b18 <VL53L0X_perform_ref_spad_management+0x2b8>
 8006c30:	e002      	b.n	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8006c32:	bf00      	nop
 8006c34:	e000      	b.n	8006c38 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8006c36:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006c38:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d115      	bne.n	8006c6c <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c44:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8006c4c:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	b2da      	uxtb	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	781a      	ldrb	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8006c6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	375c      	adds	r7, #92	; 0x5c
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd90      	pop	{r4, r7, pc}

08006c78 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8006c78:	b590      	push	{r4, r7, lr}
 8006c7a:	b093      	sub	sp, #76	; 0x4c
 8006c7c:	af06      	add	r7, sp, #24
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	4613      	mov	r3, r2
 8006c84:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8006c90:	23b4      	movs	r3, #180	; 0xb4
 8006c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8006c96:	2306      	movs	r3, #6
 8006c98:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8006c9a:	232c      	movs	r3, #44	; 0x2c
 8006c9c:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	21ff      	movs	r1, #255	; 0xff
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f7fb ff86 	bl	8002bb4 <VL53L0X_WrByte>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8006cae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d107      	bne.n	8006cc6 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	214f      	movs	r1, #79	; 0x4f
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f7fb ff7a 	bl	8002bb4 <VL53L0X_WrByte>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8006cc6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d107      	bne.n	8006cde <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8006cce:	222c      	movs	r2, #44	; 0x2c
 8006cd0:	214e      	movs	r1, #78	; 0x4e
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f7fb ff6e 	bl	8002bb4 <VL53L0X_WrByte>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006cde:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d107      	bne.n	8006cf6 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	21ff      	movs	r1, #255	; 0xff
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f7fb ff62 	bl	8002bb4 <VL53L0X_WrByte>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8006cf6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d109      	bne.n	8006d12 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8006cfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d02:	461a      	mov	r2, r3
 8006d04:	21b6      	movs	r1, #182	; 0xb6
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f7fb ff54 	bl	8002bb4 <VL53L0X_WrByte>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8006d12:	2300      	movs	r3, #0
 8006d14:	627b      	str	r3, [r7, #36]	; 0x24
 8006d16:	e009      	b.n	8006d2c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8006d22:	2200      	movs	r2, #0
 8006d24:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	3301      	adds	r3, #1
 8006d2a:	627b      	str	r3, [r7, #36]	; 0x24
 8006d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d3f1      	bcc.n	8006d18 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8006d34:	79fb      	ldrb	r3, [r7, #7]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d011      	beq.n	8006d5e <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006d3a:	e002      	b.n	8006d42 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3e:	3301      	adds	r3, #1
 8006d40:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006d42:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8006d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d48:	4413      	add	r3, r2
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7ff fc2a 	bl	80065a4 <is_aperture>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d103      	bne.n	8006d5e <VL53L0X_set_reference_spads+0xe6>
 8006d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d3ee      	bcc.n	8006d3c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8006d6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d6e:	79f9      	ldrb	r1, [r7, #7]
 8006d70:	f107 0214 	add.w	r2, r7, #20
 8006d74:	9204      	str	r2, [sp, #16]
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	9203      	str	r2, [sp, #12]
 8006d7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d7c:	9202      	str	r2, [sp, #8]
 8006d7e:	9301      	str	r3, [sp, #4]
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	4623      	mov	r3, r4
 8006d86:	4602      	mov	r2, r0
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7ff fc83 	bl	8006694 <enable_ref_spads>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8006d94:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10c      	bne.n	8006db6 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	79fa      	ldrb	r2, [r7, #7]
 8006db2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8006db6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3734      	adds	r7, #52	; 0x34
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd90      	pop	{r4, r7, pc}

08006dc2 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8006dc2:	b580      	push	{r7, lr}
 8006dc4:	b084      	sub	sp, #16
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
 8006dca:	460b      	mov	r3, r1
 8006dcc:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10a      	bne.n	8006df0 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8006dda:	78fb      	ldrb	r3, [r7, #3]
 8006ddc:	f043 0301 	orr.w	r3, r3, #1
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	461a      	mov	r2, r3
 8006de4:	2100      	movs	r1, #0
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fb fee4 	bl	8002bb4 <VL53L0X_WrByte>
 8006dec:	4603      	mov	r3, r0
 8006dee:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8006df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d104      	bne.n	8006e02 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 f9bf 	bl	800717c <VL53L0X_measurement_poll_for_completion>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d105      	bne.n	8006e16 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f7ff fab5 	bl	800637c <VL53L0X_ClearInterruptMask>
 8006e12:	4603      	mov	r3, r0
 8006e14:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d106      	bne.n	8006e2c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2100      	movs	r1, #0
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7fb fec6 	bl	8002bb4 <VL53L0X_WrByte>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	4608      	mov	r0, r1
 8006e42:	4611      	mov	r1, r2
 8006e44:	461a      	mov	r2, r3
 8006e46:	4603      	mov	r3, r0
 8006e48:	70fb      	strb	r3, [r7, #3]
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	70bb      	strb	r3, [r7, #2]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006e52:	2300      	movs	r3, #0
 8006e54:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	21ff      	movs	r1, #255	; 0xff
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7fb fea8 	bl	8002bb4 <VL53L0X_WrByte>
 8006e64:	4603      	mov	r3, r0
 8006e66:	461a      	mov	r2, r3
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006e6e:	2200      	movs	r2, #0
 8006e70:	2100      	movs	r1, #0
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f7fb fe9e 	bl	8002bb4 <VL53L0X_WrByte>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	7bfb      	ldrb	r3, [r7, #15]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e82:	2200      	movs	r2, #0
 8006e84:	21ff      	movs	r1, #255	; 0xff
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f7fb fe94 	bl	8002bb4 <VL53L0X_WrByte>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	461a      	mov	r2, r3
 8006e90:	7bfb      	ldrb	r3, [r7, #15]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8006e96:	78fb      	ldrb	r3, [r7, #3]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01e      	beq.n	8006eda <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8006e9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d009      	beq.n	8006eb8 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	21cb      	movs	r1, #203	; 0xcb
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7fb ff37 	bl	8002d1c <VL53L0X_RdByte>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006eb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d02a      	beq.n	8006f16 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8006ec0:	f107 030e 	add.w	r3, r7, #14
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	21ee      	movs	r1, #238	; 0xee
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f7fb ff27 	bl	8002d1c <VL53L0X_RdByte>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	7bfb      	ldrb	r3, [r7, #15]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	73fb      	strb	r3, [r7, #15]
 8006ed8:	e01d      	b.n	8006f16 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8006eda:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00a      	beq.n	8006ef8 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8006ee2:	78bb      	ldrb	r3, [r7, #2]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	21cb      	movs	r1, #203	; 0xcb
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7fb fe63 	bl	8002bb4 <VL53L0X_WrByte>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006ef8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8006f00:	787b      	ldrb	r3, [r7, #1]
 8006f02:	2280      	movs	r2, #128	; 0x80
 8006f04:	21ee      	movs	r1, #238	; 0xee
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7fb fed4 	bl	8002cb4 <VL53L0X_UpdateByte>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	461a      	mov	r2, r3
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006f16:	2201      	movs	r2, #1
 8006f18:	21ff      	movs	r1, #255	; 0xff
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f7fb fe4a 	bl	8002bb4 <VL53L0X_WrByte>
 8006f20:	4603      	mov	r3, r0
 8006f22:	461a      	mov	r2, r3
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f7fb fe40 	bl	8002bb4 <VL53L0X_WrByte>
 8006f34:	4603      	mov	r3, r0
 8006f36:	461a      	mov	r2, r3
 8006f38:	7bfb      	ldrb	r3, [r7, #15]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006f3e:	2200      	movs	r2, #0
 8006f40:	21ff      	movs	r1, #255	; 0xff
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fb fe36 	bl	8002bb4 <VL53L0X_WrByte>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8006f52:	7bbb      	ldrb	r3, [r7, #14]
 8006f54:	f023 0310 	bic.w	r3, r3, #16
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	701a      	strb	r2, [r3, #0]

	return Status;
 8006f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b08a      	sub	sp, #40	; 0x28
 8006f6e:	af04      	add	r7, sp, #16
 8006f70:	60f8      	str	r0, [r7, #12]
 8006f72:	60b9      	str	r1, [r7, #8]
 8006f74:	4611      	mov	r1, r2
 8006f76:	461a      	mov	r2, r3
 8006f78:	460b      	mov	r3, r1
 8006f7a:	71fb      	strb	r3, [r7, #7]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f80:	2300      	movs	r3, #0
 8006f82:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8006f90:	2300      	movs	r3, #0
 8006f92:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8006f94:	79bb      	ldrb	r3, [r7, #6]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d003      	beq.n	8006fa2 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8006fa0:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f7fb fe04 	bl	8002bb4 <VL53L0X_WrByte>
 8006fac:	4603      	mov	r3, r0
 8006fae:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8006fb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d105      	bne.n	8006fc4 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8006fb8:	2140      	movs	r1, #64	; 0x40
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f7ff ff01 	bl	8006dc2 <VL53L0X_perform_single_ref_calibration>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006fc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d115      	bne.n	8006ff8 <VL53L0X_perform_vhv_calibration+0x8e>
 8006fcc:	79fb      	ldrb	r3, [r7, #7]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d112      	bne.n	8006ff8 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8006fd2:	7d39      	ldrb	r1, [r7, #20]
 8006fd4:	7d7a      	ldrb	r2, [r7, #21]
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	9303      	str	r3, [sp, #12]
 8006fda:	2301      	movs	r3, #1
 8006fdc:	9302      	str	r3, [sp, #8]
 8006fde:	f107 0313 	add.w	r3, r7, #19
 8006fe2:	9301      	str	r3, [sp, #4]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	2101      	movs	r1, #1
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f7ff ff23 	bl	8006e38 <VL53L0X_ref_calibration_io>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	75fb      	strb	r3, [r7, #23]
 8006ff6:	e002      	b.n	8006ffe <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006ffe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d112      	bne.n	800702c <VL53L0X_perform_vhv_calibration+0xc2>
 8007006:	79bb      	ldrb	r3, [r7, #6]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00f      	beq.n	800702c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800700c:	7dbb      	ldrb	r3, [r7, #22]
 800700e:	461a      	mov	r2, r3
 8007010:	2101      	movs	r1, #1
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f7fb fdce 	bl	8002bb4 <VL53L0X_WrByte>
 8007018:	4603      	mov	r3, r0
 800701a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800701c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d103      	bne.n	800702c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	7dba      	ldrb	r2, [r7, #22]
 8007028:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800702c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3718      	adds	r7, #24
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	; 0x28
 800703c:	af04      	add	r7, sp, #16
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	4611      	mov	r1, r2
 8007044:	461a      	mov	r2, r3
 8007046:	460b      	mov	r3, r1
 8007048:	71fb      	strb	r3, [r7, #7]
 800704a:	4613      	mov	r3, r2
 800704c:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800704e:	2300      	movs	r3, #0
 8007050:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007052:	2300      	movs	r3, #0
 8007054:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007056:	2300      	movs	r3, #0
 8007058:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800705a:	2300      	movs	r3, #0
 800705c:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800705e:	79bb      	ldrb	r3, [r7, #6]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800706a:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800706c:	2202      	movs	r2, #2
 800706e:	2101      	movs	r1, #1
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f7fb fd9f 	bl	8002bb4 <VL53L0X_WrByte>
 8007076:	4603      	mov	r3, r0
 8007078:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800707a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d105      	bne.n	800708e <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8007082:	2100      	movs	r1, #0
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f7ff fe9c 	bl	8006dc2 <VL53L0X_perform_single_ref_calibration>
 800708a:	4603      	mov	r3, r0
 800708c:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800708e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d115      	bne.n	80070c2 <VL53L0X_perform_phase_calibration+0x8a>
 8007096:	79fb      	ldrb	r3, [r7, #7]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d112      	bne.n	80070c2 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800709c:	7d39      	ldrb	r1, [r7, #20]
 800709e:	7d7a      	ldrb	r2, [r7, #21]
 80070a0:	2301      	movs	r3, #1
 80070a2:	9303      	str	r3, [sp, #12]
 80070a4:	2300      	movs	r3, #0
 80070a6:	9302      	str	r3, [sp, #8]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	f107 0313 	add.w	r3, r7, #19
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	460b      	mov	r3, r1
 80070b4:	2101      	movs	r1, #1
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f7ff febe 	bl	8006e38 <VL53L0X_ref_calibration_io>
 80070bc:	4603      	mov	r3, r0
 80070be:	75fb      	strb	r3, [r7, #23]
 80070c0:	e002      	b.n	80070c8 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	2200      	movs	r2, #0
 80070c6:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80070c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d112      	bne.n	80070f6 <VL53L0X_perform_phase_calibration+0xbe>
 80070d0:	79bb      	ldrb	r3, [r7, #6]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00f      	beq.n	80070f6 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80070d6:	7dbb      	ldrb	r3, [r7, #22]
 80070d8:	461a      	mov	r2, r3
 80070da:	2101      	movs	r1, #1
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f7fb fd69 	bl	8002bb4 <VL53L0X_WrByte>
 80070e2:	4603      	mov	r3, r0
 80070e4:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80070e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d103      	bne.n	80070f6 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	7dba      	ldrb	r2, [r7, #22]
 80070f2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80070f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b086      	sub	sp, #24
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007110:	2300      	movs	r3, #0
 8007112:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007114:	2300      	movs	r3, #0
 8007116:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800711e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8007120:	78fa      	ldrb	r2, [r7, #3]
 8007122:	2300      	movs	r3, #0
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f7ff ff1f 	bl	8006f6a <VL53L0X_perform_vhv_calibration>
 800712c:	4603      	mov	r3, r0
 800712e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007130:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d107      	bne.n	8007148 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8007138:	78fa      	ldrb	r2, [r7, #3]
 800713a:	2300      	movs	r3, #0
 800713c:	6879      	ldr	r1, [r7, #4]
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f7ff ff7a 	bl	8007038 <VL53L0X_perform_phase_calibration>
 8007144:	4603      	mov	r3, r0
 8007146:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8007148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10f      	bne.n	8007170 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007150:	7dbb      	ldrb	r3, [r7, #22]
 8007152:	461a      	mov	r2, r3
 8007154:	2101      	movs	r1, #1
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7fb fd2c 	bl	8002bb4 <VL53L0X_WrByte>
 800715c:	4603      	mov	r3, r0
 800715e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007160:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d103      	bne.n	8007170 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	7dba      	ldrb	r2, [r7, #22]
 800716c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007170:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3718      	adds	r7, #24
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b086      	sub	sp, #24
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007184:	2300      	movs	r3, #0
 8007186:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8007188:	2300      	movs	r3, #0
 800718a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007190:	f107 030f 	add.w	r3, r7, #15
 8007194:	4619      	mov	r1, r3
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f7fe fe02 	bl	8005da0 <VL53L0X_GetMeasurementDataReady>
 800719c:	4603      	mov	r3, r0
 800719e:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80071a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d110      	bne.n	80071ca <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80071a8:	7bfb      	ldrb	r3, [r7, #15]
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d00f      	beq.n	80071ce <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	3301      	adds	r3, #1
 80071b2:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80071ba:	d302      	bcc.n	80071c2 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80071bc:	23f9      	movs	r3, #249	; 0xf9
 80071be:	75fb      	strb	r3, [r7, #23]
			break;
 80071c0:	e006      	b.n	80071d0 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7fb fe48 	bl	8002e58 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80071c8:	e7e2      	b.n	8007190 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80071ca:	bf00      	nop
 80071cc:	e000      	b.n	80071d0 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80071ce:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80071d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3718      	adds	r7, #24
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	4603      	mov	r3, r0
 80071e4:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	3301      	adds	r3, #1
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80071f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3714      	adds	r7, #20
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8007202:	b480      	push	{r7}
 8007204:	b085      	sub	sp, #20
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800720a:	2300      	movs	r3, #0
 800720c:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800720e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007212:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8007214:	e002      	b.n	800721c <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	089b      	lsrs	r3, r3, #2
 800721a:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	429a      	cmp	r2, r3
 8007222:	d8f8      	bhi.n	8007216 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8007224:	e017      	b.n	8007256 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	4413      	add	r3, r2
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	429a      	cmp	r2, r3
 8007230:	d30b      	bcc.n	800724a <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	4413      	add	r3, r2
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	085b      	lsrs	r3, r3, #1
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	4413      	add	r3, r2
 8007246:	60fb      	str	r3, [r7, #12]
 8007248:	e002      	b.n	8007250 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	085b      	lsrs	r3, r3, #1
 800724e:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	089b      	lsrs	r3, r3, #2
 8007254:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1e4      	bne.n	8007226 <VL53L0X_isqrt+0x24>
	}

	return res;
 800725c:	68fb      	ldr	r3, [r7, #12]
}
 800725e:	4618      	mov	r0, r3
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr

0800726a <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b086      	sub	sp, #24
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007272:	2300      	movs	r3, #0
 8007274:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8007276:	2200      	movs	r2, #0
 8007278:	2183      	movs	r1, #131	; 0x83
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7fb fc9a 	bl	8002bb4 <VL53L0X_WrByte>
 8007280:	4603      	mov	r3, r0
 8007282:	461a      	mov	r2, r3
 8007284:	7dfb      	ldrb	r3, [r7, #23]
 8007286:	4313      	orrs	r3, r2
 8007288:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800728a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d11e      	bne.n	80072d0 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8007292:	2300      	movs	r3, #0
 8007294:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8007296:	f107 030f 	add.w	r3, r7, #15
 800729a:	461a      	mov	r2, r3
 800729c:	2183      	movs	r1, #131	; 0x83
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7fb fd3c 	bl	8002d1c <VL53L0X_RdByte>
 80072a4:	4603      	mov	r3, r0
 80072a6:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10a      	bne.n	80072c4 <VL53L0X_device_read_strobe+0x5a>
 80072ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d106      	bne.n	80072c4 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	3301      	adds	r3, #1
 80072ba:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80072c2:	d3e8      	bcc.n	8007296 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80072ca:	d301      	bcc.n	80072d0 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80072cc:	23f9      	movs	r3, #249	; 0xf9
 80072ce:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80072d0:	2201      	movs	r2, #1
 80072d2:	2183      	movs	r1, #131	; 0x83
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7fb fc6d 	bl	8002bb4 <VL53L0X_WrByte>
 80072da:	4603      	mov	r3, r0
 80072dc:	461a      	mov	r2, r3
 80072de:	7dfb      	ldrb	r3, [r7, #23]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80072e4:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3718      	adds	r7, #24
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b098      	sub	sp, #96	; 0x60
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	460b      	mov	r3, r1
 80072fa:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072fc:	2300      	movs	r3, #0
 80072fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8007308:	2300      	movs	r3, #0
 800730a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800730e:	2300      	movs	r3, #0
 8007310:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8007312:	2300      	movs	r3, #0
 8007314:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8007316:	2300      	movs	r3, #0
 8007318:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800731a:	2300      	movs	r3, #0
 800731c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8007320:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8007324:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8007326:	2300      	movs	r3, #0
 8007328:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800732e:	2300      	movs	r3, #0
 8007330:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8007338:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800733c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007340:	2b07      	cmp	r3, #7
 8007342:	f000 8408 	beq.w	8007b56 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007346:	2201      	movs	r2, #1
 8007348:	2180      	movs	r1, #128	; 0x80
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7fb fc32 	bl	8002bb4 <VL53L0X_WrByte>
 8007350:	4603      	mov	r3, r0
 8007352:	461a      	mov	r2, r3
 8007354:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007358:	4313      	orrs	r3, r2
 800735a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800735e:	2201      	movs	r2, #1
 8007360:	21ff      	movs	r1, #255	; 0xff
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fb fc26 	bl	8002bb4 <VL53L0X_WrByte>
 8007368:	4603      	mov	r3, r0
 800736a:	461a      	mov	r2, r3
 800736c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007370:	4313      	orrs	r3, r2
 8007372:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007376:	2200      	movs	r2, #0
 8007378:	2100      	movs	r1, #0
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f7fb fc1a 	bl	8002bb4 <VL53L0X_WrByte>
 8007380:	4603      	mov	r3, r0
 8007382:	461a      	mov	r2, r3
 8007384:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007388:	4313      	orrs	r3, r2
 800738a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800738e:	2206      	movs	r2, #6
 8007390:	21ff      	movs	r1, #255	; 0xff
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7fb fc0e 	bl	8002bb4 <VL53L0X_WrByte>
 8007398:	4603      	mov	r3, r0
 800739a:	461a      	mov	r2, r3
 800739c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80073a0:	4313      	orrs	r3, r2
 80073a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80073a6:	f107 0337 	add.w	r3, r7, #55	; 0x37
 80073aa:	461a      	mov	r2, r3
 80073ac:	2183      	movs	r1, #131	; 0x83
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f7fb fcb4 	bl	8002d1c <VL53L0X_RdByte>
 80073b4:	4603      	mov	r3, r0
 80073b6:	461a      	mov	r2, r3
 80073b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80073bc:	4313      	orrs	r3, r2
 80073be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80073c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073c6:	f043 0304 	orr.w	r3, r3, #4
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	461a      	mov	r2, r3
 80073ce:	2183      	movs	r1, #131	; 0x83
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f7fb fbef 	bl	8002bb4 <VL53L0X_WrByte>
 80073d6:	4603      	mov	r3, r0
 80073d8:	461a      	mov	r2, r3
 80073da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80073de:	4313      	orrs	r3, r2
 80073e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80073e4:	2207      	movs	r2, #7
 80073e6:	21ff      	movs	r1, #255	; 0xff
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7fb fbe3 	bl	8002bb4 <VL53L0X_WrByte>
 80073ee:	4603      	mov	r3, r0
 80073f0:	461a      	mov	r2, r3
 80073f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80073f6:	4313      	orrs	r3, r2
 80073f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80073fc:	2201      	movs	r2, #1
 80073fe:	2181      	movs	r1, #129	; 0x81
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7fb fbd7 	bl	8002bb4 <VL53L0X_WrByte>
 8007406:	4603      	mov	r3, r0
 8007408:	461a      	mov	r2, r3
 800740a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800740e:	4313      	orrs	r3, r2
 8007410:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f7fb fd1f 	bl	8002e58 <VL53L0X_PollingDelay>
 800741a:	4603      	mov	r3, r0
 800741c:	461a      	mov	r2, r3
 800741e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007422:	4313      	orrs	r3, r2
 8007424:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007428:	2201      	movs	r2, #1
 800742a:	2180      	movs	r1, #128	; 0x80
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7fb fbc1 	bl	8002bb4 <VL53L0X_WrByte>
 8007432:	4603      	mov	r3, r0
 8007434:	461a      	mov	r2, r3
 8007436:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800743a:	4313      	orrs	r3, r2
 800743c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 8098 	beq.w	800757c <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800744c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007450:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8007454:	2b00      	cmp	r3, #0
 8007456:	f040 8091 	bne.w	800757c <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800745a:	226b      	movs	r2, #107	; 0x6b
 800745c:	2194      	movs	r1, #148	; 0x94
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f7fb fba8 	bl	8002bb4 <VL53L0X_WrByte>
 8007464:	4603      	mov	r3, r0
 8007466:	461a      	mov	r2, r3
 8007468:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800746c:	4313      	orrs	r3, r2
 800746e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f7ff fef9 	bl	800726a <VL53L0X_device_read_strobe>
 8007478:	4603      	mov	r3, r0
 800747a:	461a      	mov	r2, r3
 800747c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007480:	4313      	orrs	r3, r2
 8007482:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007486:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800748a:	461a      	mov	r2, r3
 800748c:	2190      	movs	r1, #144	; 0x90
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f7fb fca6 	bl	8002de0 <VL53L0X_RdDWord>
 8007494:	4603      	mov	r3, r0
 8007496:	461a      	mov	r2, r3
 8007498:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800749c:	4313      	orrs	r3, r2
 800749e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80074a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a4:	0a1b      	lsrs	r3, r3, #8
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074ac:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80074b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b2:	0bdb      	lsrs	r3, r3, #15
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80074be:	2224      	movs	r2, #36	; 0x24
 80074c0:	2194      	movs	r1, #148	; 0x94
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7fb fb76 	bl	8002bb4 <VL53L0X_WrByte>
 80074c8:	4603      	mov	r3, r0
 80074ca:	461a      	mov	r2, r3
 80074cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074d0:	4313      	orrs	r3, r2
 80074d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7ff fec7 	bl	800726a <VL53L0X_device_read_strobe>
 80074dc:	4603      	mov	r3, r0
 80074de:	461a      	mov	r2, r3
 80074e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074e4:	4313      	orrs	r3, r2
 80074e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80074ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80074ee:	461a      	mov	r2, r3
 80074f0:	2190      	movs	r1, #144	; 0x90
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fb fc74 	bl	8002de0 <VL53L0X_RdDWord>
 80074f8:	4603      	mov	r3, r0
 80074fa:	461a      	mov	r2, r3
 80074fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007500:	4313      	orrs	r3, r2
 8007502:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8007506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007508:	0e1b      	lsrs	r3, r3, #24
 800750a:	b2db      	uxtb	r3, r3
 800750c:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800750e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007510:	0c1b      	lsrs	r3, r3, #16
 8007512:	b2db      	uxtb	r3, r3
 8007514:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	0a1b      	lsrs	r3, r3, #8
 800751a:	b2db      	uxtb	r3, r3
 800751c:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800751e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007520:	b2db      	uxtb	r3, r3
 8007522:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8007524:	2225      	movs	r2, #37	; 0x25
 8007526:	2194      	movs	r1, #148	; 0x94
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7fb fb43 	bl	8002bb4 <VL53L0X_WrByte>
 800752e:	4603      	mov	r3, r0
 8007530:	461a      	mov	r2, r3
 8007532:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007536:	4313      	orrs	r3, r2
 8007538:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff fe94 	bl	800726a <VL53L0X_device_read_strobe>
 8007542:	4603      	mov	r3, r0
 8007544:	461a      	mov	r2, r3
 8007546:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800754a:	4313      	orrs	r3, r2
 800754c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007550:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007554:	461a      	mov	r2, r3
 8007556:	2190      	movs	r1, #144	; 0x90
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f7fb fc41 	bl	8002de0 <VL53L0X_RdDWord>
 800755e:	4603      	mov	r3, r0
 8007560:	461a      	mov	r2, r3
 8007562:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007566:	4313      	orrs	r3, r2
 8007568:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800756c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756e:	0e1b      	lsrs	r3, r3, #24
 8007570:	b2db      	uxtb	r3, r3
 8007572:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8007574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007576:	0c1b      	lsrs	r3, r3, #16
 8007578:	b2db      	uxtb	r3, r3
 800757a:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800757c:	78fb      	ldrb	r3, [r7, #3]
 800757e:	f003 0302 	and.w	r3, r3, #2
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 8189 	beq.w	800789a <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8007588:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800758c:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8007590:	2b00      	cmp	r3, #0
 8007592:	f040 8182 	bne.w	800789a <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8007596:	2202      	movs	r2, #2
 8007598:	2194      	movs	r1, #148	; 0x94
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7fb fb0a 	bl	8002bb4 <VL53L0X_WrByte>
 80075a0:	4603      	mov	r3, r0
 80075a2:	461a      	mov	r2, r3
 80075a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff fe5b 	bl	800726a <VL53L0X_device_read_strobe>
 80075b4:	4603      	mov	r3, r0
 80075b6:	461a      	mov	r2, r3
 80075b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075bc:	4313      	orrs	r3, r2
 80075be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80075c2:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80075c6:	461a      	mov	r2, r3
 80075c8:	2190      	movs	r1, #144	; 0x90
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7fb fba6 	bl	8002d1c <VL53L0X_RdByte>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075d8:	4313      	orrs	r3, r2
 80075da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80075de:	227b      	movs	r2, #123	; 0x7b
 80075e0:	2194      	movs	r1, #148	; 0x94
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7fb fae6 	bl	8002bb4 <VL53L0X_WrByte>
 80075e8:	4603      	mov	r3, r0
 80075ea:	461a      	mov	r2, r3
 80075ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075f0:	4313      	orrs	r3, r2
 80075f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7ff fe37 	bl	800726a <VL53L0X_device_read_strobe>
 80075fc:	4603      	mov	r3, r0
 80075fe:	461a      	mov	r2, r3
 8007600:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007604:	4313      	orrs	r3, r2
 8007606:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800760a:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800760e:	461a      	mov	r2, r3
 8007610:	2190      	movs	r1, #144	; 0x90
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f7fb fb82 	bl	8002d1c <VL53L0X_RdByte>
 8007618:	4603      	mov	r3, r0
 800761a:	461a      	mov	r2, r3
 800761c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007620:	4313      	orrs	r3, r2
 8007622:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8007626:	2277      	movs	r2, #119	; 0x77
 8007628:	2194      	movs	r1, #148	; 0x94
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7fb fac2 	bl	8002bb4 <VL53L0X_WrByte>
 8007630:	4603      	mov	r3, r0
 8007632:	461a      	mov	r2, r3
 8007634:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007638:	4313      	orrs	r3, r2
 800763a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff fe13 	bl	800726a <VL53L0X_device_read_strobe>
 8007644:	4603      	mov	r3, r0
 8007646:	461a      	mov	r2, r3
 8007648:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800764c:	4313      	orrs	r3, r2
 800764e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007652:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007656:	461a      	mov	r2, r3
 8007658:	2190      	movs	r1, #144	; 0x90
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f7fb fbc0 	bl	8002de0 <VL53L0X_RdDWord>
 8007660:	4603      	mov	r3, r0
 8007662:	461a      	mov	r2, r3
 8007664:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007668:	4313      	orrs	r3, r2
 800766a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800766e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007670:	0e5b      	lsrs	r3, r3, #25
 8007672:	b2db      	uxtb	r3, r3
 8007674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007678:	b2db      	uxtb	r3, r3
 800767a:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800767c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767e:	0c9b      	lsrs	r3, r3, #18
 8007680:	b2db      	uxtb	r3, r3
 8007682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007686:	b2db      	uxtb	r3, r3
 8007688:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800768a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768c:	0adb      	lsrs	r3, r3, #11
 800768e:	b2db      	uxtb	r3, r3
 8007690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007694:	b2db      	uxtb	r3, r3
 8007696:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8007698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800769a:	091b      	lsrs	r3, r3, #4
 800769c:	b2db      	uxtb	r3, r3
 800769e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80076a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	00db      	lsls	r3, r3, #3
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	f003 0378 	and.w	r3, r3, #120	; 0x78
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80076b8:	2278      	movs	r2, #120	; 0x78
 80076ba:	2194      	movs	r1, #148	; 0x94
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7fb fa79 	bl	8002bb4 <VL53L0X_WrByte>
 80076c2:	4603      	mov	r3, r0
 80076c4:	461a      	mov	r2, r3
 80076c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80076ca:	4313      	orrs	r3, r2
 80076cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7ff fdca 	bl	800726a <VL53L0X_device_read_strobe>
 80076d6:	4603      	mov	r3, r0
 80076d8:	461a      	mov	r2, r3
 80076da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80076de:	4313      	orrs	r3, r2
 80076e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80076e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80076e8:	461a      	mov	r2, r3
 80076ea:	2190      	movs	r1, #144	; 0x90
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f7fb fb77 	bl	8002de0 <VL53L0X_RdDWord>
 80076f2:	4603      	mov	r3, r0
 80076f4:	461a      	mov	r2, r3
 80076f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80076fa:	4313      	orrs	r3, r2
 80076fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8007700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007702:	0f5b      	lsrs	r3, r3, #29
 8007704:	b2db      	uxtb	r3, r3
 8007706:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800770a:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800770c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007710:	4413      	add	r3, r2
 8007712:	b2db      	uxtb	r3, r3
 8007714:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8007716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007718:	0d9b      	lsrs	r3, r3, #22
 800771a:	b2db      	uxtb	r3, r3
 800771c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007720:	b2db      	uxtb	r3, r3
 8007722:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8007724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007726:	0bdb      	lsrs	r3, r3, #15
 8007728:	b2db      	uxtb	r3, r3
 800772a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800772e:	b2db      	uxtb	r3, r3
 8007730:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8007732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007734:	0a1b      	lsrs	r3, r3, #8
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800773c:	b2db      	uxtb	r3, r3
 800773e:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8007740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007742:	085b      	lsrs	r3, r3, #1
 8007744:	b2db      	uxtb	r3, r3
 8007746:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800774a:	b2db      	uxtb	r3, r3
 800774c:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800774e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007750:	b2db      	uxtb	r3, r3
 8007752:	019b      	lsls	r3, r3, #6
 8007754:	b2db      	uxtb	r3, r3
 8007756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800775a:	b2db      	uxtb	r3, r3
 800775c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8007760:	2279      	movs	r2, #121	; 0x79
 8007762:	2194      	movs	r1, #148	; 0x94
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f7fb fa25 	bl	8002bb4 <VL53L0X_WrByte>
 800776a:	4603      	mov	r3, r0
 800776c:	461a      	mov	r2, r3
 800776e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007772:	4313      	orrs	r3, r2
 8007774:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f7ff fd76 	bl	800726a <VL53L0X_device_read_strobe>
 800777e:	4603      	mov	r3, r0
 8007780:	461a      	mov	r2, r3
 8007782:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007786:	4313      	orrs	r3, r2
 8007788:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800778c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007790:	461a      	mov	r2, r3
 8007792:	2190      	movs	r1, #144	; 0x90
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7fb fb23 	bl	8002de0 <VL53L0X_RdDWord>
 800779a:	4603      	mov	r3, r0
 800779c:	461a      	mov	r2, r3
 800779e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80077a2:	4313      	orrs	r3, r2
 80077a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80077a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077aa:	0e9b      	lsrs	r3, r3, #26
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077b2:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80077b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80077b8:	4413      	add	r3, r2
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	0cdb      	lsrs	r3, r3, #19
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80077cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ce:	0b1b      	lsrs	r3, r3, #12
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80077da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077dc:	095b      	lsrs	r3, r3, #5
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80077e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80077fa:	227a      	movs	r2, #122	; 0x7a
 80077fc:	2194      	movs	r1, #148	; 0x94
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fb f9d8 	bl	8002bb4 <VL53L0X_WrByte>
 8007804:	4603      	mov	r3, r0
 8007806:	461a      	mov	r2, r3
 8007808:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800780c:	4313      	orrs	r3, r2
 800780e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f7ff fd29 	bl	800726a <VL53L0X_device_read_strobe>
 8007818:	4603      	mov	r3, r0
 800781a:	461a      	mov	r2, r3
 800781c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007820:	4313      	orrs	r3, r2
 8007822:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007826:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800782a:	461a      	mov	r2, r3
 800782c:	2190      	movs	r1, #144	; 0x90
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fb fad6 	bl	8002de0 <VL53L0X_RdDWord>
 8007834:	4603      	mov	r3, r0
 8007836:	461a      	mov	r2, r3
 8007838:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800783c:	4313      	orrs	r3, r2
 800783e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	0f9b      	lsrs	r3, r3, #30
 8007846:	b2db      	uxtb	r3, r3
 8007848:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800784c:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800784e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007852:	4413      	add	r3, r2
 8007854:	b2db      	uxtb	r3, r3
 8007856:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8007858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785a:	0ddb      	lsrs	r3, r3, #23
 800785c:	b2db      	uxtb	r3, r3
 800785e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007862:	b2db      	uxtb	r3, r3
 8007864:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8007866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007868:	0c1b      	lsrs	r3, r3, #16
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007870:	b2db      	uxtb	r3, r3
 8007872:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8007874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007876:	0a5b      	lsrs	r3, r3, #9
 8007878:	b2db      	uxtb	r3, r3
 800787a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800787e:	b2db      	uxtb	r3, r3
 8007880:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8007884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007886:	089b      	lsrs	r3, r3, #2
 8007888:	b2db      	uxtb	r3, r3
 800788a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800788e:	b2db      	uxtb	r3, r3
 8007890:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8007894:	2300      	movs	r3, #0
 8007896:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800789a:	78fb      	ldrb	r3, [r7, #3]
 800789c:	f003 0304 	and.w	r3, r3, #4
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 80f1 	beq.w	8007a88 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80078a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80078aa:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f040 80ea 	bne.w	8007a88 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80078b4:	227b      	movs	r2, #123	; 0x7b
 80078b6:	2194      	movs	r1, #148	; 0x94
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7fb f97b 	bl	8002bb4 <VL53L0X_WrByte>
 80078be:	4603      	mov	r3, r0
 80078c0:	461a      	mov	r2, r3
 80078c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078c6:	4313      	orrs	r3, r2
 80078c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7ff fccc 	bl	800726a <VL53L0X_device_read_strobe>
 80078d2:	4603      	mov	r3, r0
 80078d4:	461a      	mov	r2, r3
 80078d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078da:	4313      	orrs	r3, r2
 80078dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80078e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80078e4:	461a      	mov	r2, r3
 80078e6:	2190      	movs	r1, #144	; 0x90
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7fb fa79 	bl	8002de0 <VL53L0X_RdDWord>
 80078ee:	4603      	mov	r3, r0
 80078f0:	461a      	mov	r2, r3
 80078f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078f6:	4313      	orrs	r3, r2
 80078f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80078fc:	227c      	movs	r2, #124	; 0x7c
 80078fe:	2194      	movs	r1, #148	; 0x94
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7fb f957 	bl	8002bb4 <VL53L0X_WrByte>
 8007906:	4603      	mov	r3, r0
 8007908:	461a      	mov	r2, r3
 800790a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800790e:	4313      	orrs	r3, r2
 8007910:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f7ff fca8 	bl	800726a <VL53L0X_device_read_strobe>
 800791a:	4603      	mov	r3, r0
 800791c:	461a      	mov	r2, r3
 800791e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007922:	4313      	orrs	r3, r2
 8007924:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8007928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800792c:	461a      	mov	r2, r3
 800792e:	2190      	movs	r1, #144	; 0x90
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7fb fa55 	bl	8002de0 <VL53L0X_RdDWord>
 8007936:	4603      	mov	r3, r0
 8007938:	461a      	mov	r2, r3
 800793a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800793e:	4313      	orrs	r3, r2
 8007940:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8007944:	2273      	movs	r2, #115	; 0x73
 8007946:	2194      	movs	r1, #148	; 0x94
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7fb f933 	bl	8002bb4 <VL53L0X_WrByte>
 800794e:	4603      	mov	r3, r0
 8007950:	461a      	mov	r2, r3
 8007952:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007956:	4313      	orrs	r3, r2
 8007958:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f7ff fc84 	bl	800726a <VL53L0X_device_read_strobe>
 8007962:	4603      	mov	r3, r0
 8007964:	461a      	mov	r2, r3
 8007966:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800796a:	4313      	orrs	r3, r2
 800796c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007970:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007974:	461a      	mov	r2, r3
 8007976:	2190      	movs	r1, #144	; 0x90
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7fb fa31 	bl	8002de0 <VL53L0X_RdDWord>
 800797e:	4603      	mov	r3, r0
 8007980:	461a      	mov	r2, r3
 8007982:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007986:	4313      	orrs	r3, r2
 8007988:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800798c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800798e:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8007990:	b29b      	uxth	r3, r3
 8007992:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8007994:	2274      	movs	r2, #116	; 0x74
 8007996:	2194      	movs	r1, #148	; 0x94
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7fb f90b 	bl	8002bb4 <VL53L0X_WrByte>
 800799e:	4603      	mov	r3, r0
 80079a0:	461a      	mov	r2, r3
 80079a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7ff fc5c 	bl	800726a <VL53L0X_device_read_strobe>
 80079b2:	4603      	mov	r3, r0
 80079b4:	461a      	mov	r2, r3
 80079b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079ba:	4313      	orrs	r3, r2
 80079bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80079c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80079c4:	461a      	mov	r2, r3
 80079c6:	2190      	movs	r1, #144	; 0x90
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7fb fa09 	bl	8002de0 <VL53L0X_RdDWord>
 80079ce:	4603      	mov	r3, r0
 80079d0:	461a      	mov	r2, r3
 80079d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079d6:	4313      	orrs	r3, r2
 80079d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80079dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079de:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80079e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80079e2:	4313      	orrs	r3, r2
 80079e4:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80079e6:	2275      	movs	r2, #117	; 0x75
 80079e8:	2194      	movs	r1, #148	; 0x94
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fb f8e2 	bl	8002bb4 <VL53L0X_WrByte>
 80079f0:	4603      	mov	r3, r0
 80079f2:	461a      	mov	r2, r3
 80079f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079f8:	4313      	orrs	r3, r2
 80079fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7ff fc33 	bl	800726a <VL53L0X_device_read_strobe>
 8007a04:	4603      	mov	r3, r0
 8007a06:	461a      	mov	r2, r3
 8007a08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007a12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007a16:	461a      	mov	r2, r3
 8007a18:	2190      	movs	r1, #144	; 0x90
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f7fb f9e0 	bl	8002de0 <VL53L0X_RdDWord>
 8007a20:	4603      	mov	r3, r0
 8007a22:	461a      	mov	r2, r3
 8007a24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a30:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8007a36:	2276      	movs	r2, #118	; 0x76
 8007a38:	2194      	movs	r1, #148	; 0x94
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7fb f8ba 	bl	8002bb4 <VL53L0X_WrByte>
 8007a40:	4603      	mov	r3, r0
 8007a42:	461a      	mov	r2, r3
 8007a44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f7ff fc0b 	bl	800726a <VL53L0X_device_read_strobe>
 8007a54:	4603      	mov	r3, r0
 8007a56:	461a      	mov	r2, r3
 8007a58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007a62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007a66:	461a      	mov	r2, r3
 8007a68:	2190      	movs	r1, #144	; 0x90
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f7fb f9b8 	bl	8002de0 <VL53L0X_RdDWord>
 8007a70:	4603      	mov	r3, r0
 8007a72:	461a      	mov	r2, r3
 8007a74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8007a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a80:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8007a82:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a84:	4313      	orrs	r3, r2
 8007a86:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2181      	movs	r1, #129	; 0x81
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7fb f891 	bl	8002bb4 <VL53L0X_WrByte>
 8007a92:	4603      	mov	r3, r0
 8007a94:	461a      	mov	r2, r3
 8007a96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8007aa0:	2206      	movs	r2, #6
 8007aa2:	21ff      	movs	r1, #255	; 0xff
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f7fb f885 	bl	8002bb4 <VL53L0X_WrByte>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	461a      	mov	r2, r3
 8007aae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8007ab8:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8007abc:	461a      	mov	r2, r3
 8007abe:	2183      	movs	r1, #131	; 0x83
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7fb f92b 	bl	8002d1c <VL53L0X_RdByte>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	461a      	mov	r2, r3
 8007aca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8007ad4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007ad8:	f023 0304 	bic.w	r3, r3, #4
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	461a      	mov	r2, r3
 8007ae0:	2183      	movs	r1, #131	; 0x83
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fb f866 	bl	8002bb4 <VL53L0X_WrByte>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	461a      	mov	r2, r3
 8007aec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007af0:	4313      	orrs	r3, r2
 8007af2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007af6:	2201      	movs	r2, #1
 8007af8:	21ff      	movs	r1, #255	; 0xff
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7fb f85a 	bl	8002bb4 <VL53L0X_WrByte>
 8007b00:	4603      	mov	r3, r0
 8007b02:	461a      	mov	r2, r3
 8007b04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007b0e:	2201      	movs	r2, #1
 8007b10:	2100      	movs	r1, #0
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fb f84e 	bl	8002bb4 <VL53L0X_WrByte>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b20:	4313      	orrs	r3, r2
 8007b22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007b26:	2200      	movs	r2, #0
 8007b28:	21ff      	movs	r1, #255	; 0xff
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f7fb f842 	bl	8002bb4 <VL53L0X_WrByte>
 8007b30:	4603      	mov	r3, r0
 8007b32:	461a      	mov	r2, r3
 8007b34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007b3e:	2200      	movs	r2, #0
 8007b40:	2180      	movs	r1, #128	; 0x80
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fb f836 	bl	8002bb4 <VL53L0X_WrByte>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b50:	4313      	orrs	r3, r2
 8007b52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007b56:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f040 808f 	bne.w	8007c7e <VL53L0X_get_info_from_device+0x98e>
 8007b60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007b64:	2b07      	cmp	r3, #7
 8007b66:	f000 808a 	beq.w	8007c7e <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8007b6a:	78fb      	ldrb	r3, [r7, #3]
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d024      	beq.n	8007bbe <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8007b74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007b78:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d11e      	bne.n	8007bbe <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8007b86:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8007b90:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007b94:	2300      	movs	r3, #0
 8007b96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b98:	e00e      	b.n	8007bb8 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8007b9a:	f107 0208 	add.w	r2, r7, #8
 8007b9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ba0:	4413      	add	r3, r2
 8007ba2:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8007bae:	460a      	mov	r2, r1
 8007bb0:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bba:	2b05      	cmp	r3, #5
 8007bbc:	dded      	ble.n	8007b9a <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8007bbe:	78fb      	ldrb	r3, [r7, #3]
 8007bc0:	f003 0302 	and.w	r3, r3, #2
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d018      	beq.n	8007bfa <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8007bc8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007bcc:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d112      	bne.n	8007bfa <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007bd4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007bde:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	33f3      	adds	r3, #243	; 0xf3
 8007bec:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8007bee:	f107 0310 	add.w	r3, r7, #16
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007bf6:	f011 f90b 	bl	8018e10 <strcpy>

		}

		if (((option & 4) == 4) &&
 8007bfa:	78fb      	ldrb	r3, [r7, #3]
 8007bfc:	f003 0304 	and.w	r3, r3, #4
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d030      	beq.n	8007c66 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8007c04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007c08:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d12a      	bne.n	8007c66 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8007c20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c22:	025b      	lsls	r3, r3, #9
 8007c24:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c2a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8007c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d011      	beq.n	8007c5e <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8007c3a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c3e:	1ad3      	subs	r3, r2, r3
 8007c40:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8007c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c48:	fb02 f303 	mul.w	r3, r2, r3
 8007c4c:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8007c4e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8007c52:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8007c56:	425b      	negs	r3, r3
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8007c5e:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8007c66:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8007c6a:	78fb      	ldrb	r3, [r7, #3]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8007c74:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c7e:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3760      	adds	r7, #96	; 0x60
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b087      	sub	sp, #28
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	460b      	mov	r3, r1
 8007c94:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8007c96:	f240 6277 	movw	r2, #1655	; 0x677
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8007ca2:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8007ca6:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8007ca8:	78fb      	ldrb	r3, [r7, #3]
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	fb02 f303 	mul.w	r3, r2, r3
 8007cb6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8007cb8:	68bb      	ldr	r3, [r7, #8]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	371c      	adds	r7, #28
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr

08007cc6 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8007cc6:	b480      	push	{r7}
 8007cc8:	b087      	sub	sp, #28
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d017      	beq.n	8007d10 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007ce6:	e005      	b.n	8007cf4 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	085b      	lsrs	r3, r3, #1
 8007cec:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8007cee:	89fb      	ldrh	r3, [r7, #14]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1f4      	bne.n	8007ce8 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8007cfe:	89fb      	ldrh	r3, [r7, #14]
 8007d00:	021b      	lsls	r3, r3, #8
 8007d02:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8007d0c:	4413      	add	r3, r2
 8007d0e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007d10:	8afb      	ldrh	r3, [r7, #22]

}
 8007d12:	4618      	mov	r0, r3
 8007d14:	371c      	adds	r7, #28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b085      	sub	sp, #20
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	4603      	mov	r3, r0
 8007d26:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007d2c:	88fb      	ldrh	r3, [r7, #6]
 8007d2e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007d30:	88fa      	ldrh	r2, [r7, #6]
 8007d32:	0a12      	lsrs	r2, r2, #8
 8007d34:	b292      	uxth	r2, r2
 8007d36:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007d38:	3301      	adds	r3, #1
 8007d3a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
	...

08007d4c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b088      	sub	sp, #32
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	4613      	mov	r3, r2
 8007d58:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007d5e:	79fb      	ldrb	r3, [r7, #7]
 8007d60:	4619      	mov	r1, r3
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f7ff ff91 	bl	8007c8a <VL53L0X_calc_macro_period_ps>
 8007d68:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007d70:	4a0a      	ldr	r2, [pc, #40]	; (8007d9c <VL53L0X_calc_timeout_mclks+0x50>)
 8007d72:	fba2 2303 	umull	r2, r3, r2, r3
 8007d76:	099b      	lsrs	r3, r3, #6
 8007d78:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007d80:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	085b      	lsrs	r3, r3, #1
 8007d88:	441a      	add	r2, r3
	timeout_period_mclks =
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d90:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8007d92:	69fb      	ldr	r3, [r7, #28]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3720      	adds	r7, #32
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	10624dd3 	.word	0x10624dd3

08007da0 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	460b      	mov	r3, r1
 8007daa:	807b      	strh	r3, [r7, #2]
 8007dac:	4613      	mov	r3, r2
 8007dae:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8007db0:	2300      	movs	r3, #0
 8007db2:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007db4:	787b      	ldrb	r3, [r7, #1]
 8007db6:	4619      	mov	r1, r3
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff ff66 	bl	8007c8a <VL53L0X_calc_macro_period_ps>
 8007dbe:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007dc6:	4a0a      	ldr	r2, [pc, #40]	; (8007df0 <VL53L0X_calc_timeout_us+0x50>)
 8007dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dcc:	099b      	lsrs	r3, r3, #6
 8007dce:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8007dd0:	887b      	ldrh	r3, [r7, #2]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	fb02 f303 	mul.w	r3, r2, r3
 8007dd8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8007ddc:	4a04      	ldr	r2, [pc, #16]	; (8007df0 <VL53L0X_calc_timeout_us+0x50>)
 8007dde:	fba2 2303 	umull	r2, r3, r2, r3
 8007de2:	099b      	lsrs	r3, r3, #6
 8007de4:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8007de6:	697b      	ldr	r3, [r7, #20]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	10624dd3 	.word	0x10624dd3

08007df4 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08c      	sub	sp, #48	; 0x30
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	607a      	str	r2, [r7, #4]
 8007e00:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e02:	2300      	movs	r3, #0
 8007e04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007e12:	2300      	movs	r3, #0
 8007e14:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8007e16:	2300      	movs	r3, #0
 8007e18:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8007e1a:	7afb      	ldrb	r3, [r7, #11]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d005      	beq.n	8007e2c <get_sequence_step_timeout+0x38>
 8007e20:	7afb      	ldrb	r3, [r7, #11]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d002      	beq.n	8007e2c <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007e26:	7afb      	ldrb	r3, [r7, #11]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d128      	bne.n	8007e7e <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007e2c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007e30:	461a      	mov	r2, r3
 8007e32:	2100      	movs	r1, #0
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f7fd fa5b 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8007e40:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d109      	bne.n	8007e5c <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8007e48:	f107 0320 	add.w	r3, r7, #32
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	2146      	movs	r1, #70	; 0x46
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f7fa ff63 	bl	8002d1c <VL53L0X_RdByte>
 8007e56:	4603      	mov	r3, r0
 8007e58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8007e5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7ff ff5b 	bl	8007d1e <VL53L0X_decode_timeout>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007e6c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007e70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007e72:	4619      	mov	r1, r3
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f7ff ff93 	bl	8007da0 <VL53L0X_calc_timeout_us>
 8007e7a:	62b8      	str	r0, [r7, #40]	; 0x28
 8007e7c:	e092      	b.n	8007fa4 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007e7e:	7afb      	ldrb	r3, [r7, #11]
 8007e80:	2b03      	cmp	r3, #3
 8007e82:	d135      	bne.n	8007ef0 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007e84:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007e88:	461a      	mov	r2, r3
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f7fd fa2f 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007e92:	4603      	mov	r3, r0
 8007e94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007e98:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f040 8081 	bne.w	8007fa4 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007ea2:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f7fd fa20 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8007eb6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d109      	bne.n	8007ed2 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8007ebe:	f107 031e 	add.w	r3, r7, #30
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	2151      	movs	r1, #81	; 0x51
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f7fa ff52 	bl	8002d70 <VL53L0X_RdWord>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007ed2:	8bfb      	ldrh	r3, [r7, #30]
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7ff ff22 	bl	8007d1e <VL53L0X_decode_timeout>
 8007eda:	4603      	mov	r3, r0
 8007edc:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007ede:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007ee2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f7ff ff5a 	bl	8007da0 <VL53L0X_calc_timeout_us>
 8007eec:	62b8      	str	r0, [r7, #40]	; 0x28
 8007eee:	e059      	b.n	8007fa4 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007ef0:	7afb      	ldrb	r3, [r7, #11]
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	d156      	bne.n	8007fa4 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007ef6:	f107 0314 	add.w	r3, r7, #20
 8007efa:	4619      	mov	r1, r3
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f7fd fb03 	bl	8005508 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8007f02:	2300      	movs	r3, #0
 8007f04:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8007f06:	7dfb      	ldrb	r3, [r7, #23]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d01d      	beq.n	8007f48 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007f0c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007f10:	461a      	mov	r2, r3
 8007f12:	2100      	movs	r1, #0
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f7fd f9eb 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8007f20:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10f      	bne.n	8007f48 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8007f28:	f107 031e 	add.w	r3, r7, #30
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	2151      	movs	r1, #81	; 0x51
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f7fa ff1d 	bl	8002d70 <VL53L0X_RdWord>
 8007f36:	4603      	mov	r3, r0
 8007f38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007f3c:	8bfb      	ldrh	r3, [r7, #30]
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7ff feed 	bl	8007d1e <VL53L0X_decode_timeout>
 8007f44:	4603      	mov	r3, r0
 8007f46:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007f48:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d109      	bne.n	8007f64 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007f50:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007f54:	461a      	mov	r2, r3
 8007f56:	2101      	movs	r1, #1
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f7fd f9c9 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007f64:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d10f      	bne.n	8007f8c <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8007f6c:	f107 031c 	add.w	r3, r7, #28
 8007f70:	461a      	mov	r2, r3
 8007f72:	2171      	movs	r1, #113	; 0x71
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f7fa fefb 	bl	8002d70 <VL53L0X_RdWord>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007f80:	8bbb      	ldrh	r3, [r7, #28]
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7ff fecb 	bl	8007d1e <VL53L0X_decode_timeout>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8007f8c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007f8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007f90:	1ad3      	subs	r3, r2, r3
 8007f92:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007f94:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007f98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f7ff feff 	bl	8007da0 <VL53L0X_calc_timeout_us>
 8007fa2:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fa8:	601a      	str	r2, [r3, #0]

	return Status;
 8007faa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3730      	adds	r7, #48	; 0x30
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b08a      	sub	sp, #40	; 0x28
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	607a      	str	r2, [r7, #4]
 8007fc2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8007fca:	7afb      	ldrb	r3, [r7, #11]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d005      	beq.n	8007fdc <set_sequence_step_timeout+0x26>
 8007fd0:	7afb      	ldrb	r3, [r7, #11]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d002      	beq.n	8007fdc <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007fd6:	7afb      	ldrb	r3, [r7, #11]
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d138      	bne.n	800804e <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007fdc:	f107 031b 	add.w	r3, r7, #27
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2100      	movs	r1, #0
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f7fd f983 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 8007fea:	4603      	mov	r3, r0
 8007fec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8007ff0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d11a      	bne.n	800802e <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8007ff8:	7efb      	ldrb	r3, [r7, #27]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	6879      	ldr	r1, [r7, #4]
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f7ff fea4 	bl	8007d4c <VL53L0X_calc_timeout_mclks>
 8008004:	4603      	mov	r3, r0
 8008006:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8008008:	8bbb      	ldrh	r3, [r7, #28]
 800800a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800800e:	d903      	bls.n	8008018 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8008010:	23ff      	movs	r3, #255	; 0xff
 8008012:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008016:	e004      	b.n	8008022 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8008018:	8bbb      	ldrh	r3, [r7, #28]
 800801a:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800801c:	3b01      	subs	r3, #1
 800801e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008022:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008026:	b29a      	uxth	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800802e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008032:	2b00      	cmp	r3, #0
 8008034:	f040 80ab 	bne.w	800818e <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8008038:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800803c:	461a      	mov	r2, r3
 800803e:	2146      	movs	r1, #70	; 0x46
 8008040:	68f8      	ldr	r0, [r7, #12]
 8008042:	f7fa fdb7 	bl	8002bb4 <VL53L0X_WrByte>
 8008046:	4603      	mov	r3, r0
 8008048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800804c:	e09f      	b.n	800818e <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800804e:	7afb      	ldrb	r3, [r7, #11]
 8008050:	2b03      	cmp	r3, #3
 8008052:	d135      	bne.n	80080c0 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8008054:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008058:	2b00      	cmp	r3, #0
 800805a:	d11b      	bne.n	8008094 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800805c:	f107 031b 	add.w	r3, r7, #27
 8008060:	461a      	mov	r2, r3
 8008062:	2100      	movs	r1, #0
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f7fd f943 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 800806a:	4603      	mov	r3, r0
 800806c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008070:	7efb      	ldrb	r3, [r7, #27]
 8008072:	461a      	mov	r2, r3
 8008074:	6879      	ldr	r1, [r7, #4]
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f7ff fe68 	bl	8007d4c <VL53L0X_calc_timeout_mclks>
 800807c:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800807e:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8008080:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008082:	4618      	mov	r0, r3
 8008084:	f7ff fe1f 	bl	8007cc6 <VL53L0X_encode_timeout>
 8008088:	4603      	mov	r3, r0
 800808a:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800808c:	8b3a      	ldrh	r2, [r7, #24]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008094:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008098:	2b00      	cmp	r3, #0
 800809a:	d108      	bne.n	80080ae <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800809c:	8b3b      	ldrh	r3, [r7, #24]
 800809e:	461a      	mov	r2, r3
 80080a0:	2151      	movs	r1, #81	; 0x51
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f7fa fdaa 	bl	8002bfc <VL53L0X_WrWord>
 80080a8:	4603      	mov	r3, r0
 80080aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80080ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d16b      	bne.n	800818e <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80080be:	e066      	b.n	800818e <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80080c0:	7afb      	ldrb	r3, [r7, #11]
 80080c2:	2b04      	cmp	r3, #4
 80080c4:	d160      	bne.n	8008188 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80080c6:	f107 0310 	add.w	r3, r7, #16
 80080ca:	4619      	mov	r1, r3
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f7fd fa1b 	bl	8005508 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 80080d6:	7cfb      	ldrb	r3, [r7, #19]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d01d      	beq.n	8008118 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80080dc:	f107 031b 	add.w	r3, r7, #27
 80080e0:	461a      	mov	r2, r3
 80080e2:	2100      	movs	r1, #0
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f7fd f903 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 80080ea:	4603      	mov	r3, r0
 80080ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 80080f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10f      	bne.n	8008118 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 80080f8:	f107 0318 	add.w	r3, r7, #24
 80080fc:	461a      	mov	r2, r3
 80080fe:	2151      	movs	r1, #81	; 0x51
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7fa fe35 	bl	8002d70 <VL53L0X_RdWord>
 8008106:	4603      	mov	r3, r0
 8008108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800810c:	8b3b      	ldrh	r3, [r7, #24]
 800810e:	4618      	mov	r0, r3
 8008110:	f7ff fe05 	bl	8007d1e <VL53L0X_decode_timeout>
 8008114:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8008116:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008118:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800811c:	2b00      	cmp	r3, #0
 800811e:	d109      	bne.n	8008134 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008120:	f107 031b 	add.w	r3, r7, #27
 8008124:	461a      	mov	r2, r3
 8008126:	2101      	movs	r1, #1
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f7fd f8e1 	bl	80052f0 <VL53L0X_GetVcselPulsePeriod>
 800812e:	4603      	mov	r3, r0
 8008130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8008134:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008138:	2b00      	cmp	r3, #0
 800813a:	d128      	bne.n	800818e <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800813c:	7efb      	ldrb	r3, [r7, #27]
 800813e:	461a      	mov	r2, r3
 8008140:	6879      	ldr	r1, [r7, #4]
 8008142:	68f8      	ldr	r0, [r7, #12]
 8008144:	f7ff fe02 	bl	8007d4c <VL53L0X_calc_timeout_mclks>
 8008148:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800814a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800814c:	6a3a      	ldr	r2, [r7, #32]
 800814e:	4413      	add	r3, r2
 8008150:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8008152:	6a38      	ldr	r0, [r7, #32]
 8008154:	f7ff fdb7 	bl	8007cc6 <VL53L0X_encode_timeout>
 8008158:	4603      	mov	r3, r0
 800815a:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800815c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008160:	2b00      	cmp	r3, #0
 8008162:	d108      	bne.n	8008176 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8008164:	8bfb      	ldrh	r3, [r7, #30]
 8008166:	461a      	mov	r2, r3
 8008168:	2171      	movs	r1, #113	; 0x71
 800816a:	68f8      	ldr	r0, [r7, #12]
 800816c:	f7fa fd46 	bl	8002bfc <VL53L0X_WrWord>
 8008170:	4603      	mov	r3, r0
 8008172:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8008176:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800817a:	2b00      	cmp	r3, #0
 800817c:	d107      	bne.n	800818e <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8008186:	e002      	b.n	800818e <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008188:	23fc      	movs	r3, #252	; 0xfc
 800818a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800818e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008192:	4618      	mov	r0, r3
 8008194:	3728      	adds	r7, #40	; 0x28
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	b086      	sub	sp, #24
 800819e:	af00      	add	r7, sp, #0
 80081a0:	60f8      	str	r0, [r7, #12]
 80081a2:	460b      	mov	r3, r1
 80081a4:	607a      	str	r2, [r7, #4]
 80081a6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081a8:	2300      	movs	r3, #0
 80081aa:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80081ac:	7afb      	ldrb	r3, [r7, #11]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d002      	beq.n	80081b8 <VL53L0X_get_vcsel_pulse_period+0x1e>
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d00a      	beq.n	80081cc <VL53L0X_get_vcsel_pulse_period+0x32>
 80081b6:	e013      	b.n	80081e0 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80081b8:	f107 0316 	add.w	r3, r7, #22
 80081bc:	461a      	mov	r2, r3
 80081be:	2150      	movs	r1, #80	; 0x50
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f7fa fdab 	bl	8002d1c <VL53L0X_RdByte>
 80081c6:	4603      	mov	r3, r0
 80081c8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80081ca:	e00b      	b.n	80081e4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80081cc:	f107 0316 	add.w	r3, r7, #22
 80081d0:	461a      	mov	r2, r3
 80081d2:	2170      	movs	r1, #112	; 0x70
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f7fa fda1 	bl	8002d1c <VL53L0X_RdByte>
 80081da:	4603      	mov	r3, r0
 80081dc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80081de:	e001      	b.n	80081e4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80081e0:	23fc      	movs	r3, #252	; 0xfc
 80081e2:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80081e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d107      	bne.n	80081fc <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80081ec:	7dbb      	ldrb	r3, [r7, #22]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7fe fff4 	bl	80071dc <VL53L0X_decode_vcsel_period>
 80081f4:	4603      	mov	r3, r0
 80081f6:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	701a      	strb	r2, [r3, #0]

	return Status;
 80081fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008200:	4618      	mov	r0, r3
 8008202:	3718      	adds	r7, #24
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b092      	sub	sp, #72	; 0x48
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008212:	2300      	movs	r3, #0
 8008214:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8008218:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800821c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800821e:	f240 7376 	movw	r3, #1910	; 0x776
 8008222:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8008224:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8008228:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800822a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800822e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8008230:	f240 234e 	movw	r3, #590	; 0x24e
 8008234:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8008236:	f240 23b2 	movw	r3, #690	; 0x2b2
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800823c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8008240:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8008242:	f240 2326 	movw	r3, #550	; 0x226
 8008246:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8008248:	2300      	movs	r3, #0
 800824a:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800824c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8008250:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8008252:	2300      	movs	r3, #0
 8008254:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8008256:	683a      	ldr	r2, [r7, #0]
 8008258:	6a3b      	ldr	r3, [r7, #32]
 800825a:	429a      	cmp	r2, r3
 800825c:	d205      	bcs.n	800826a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800825e:	23fc      	movs	r3, #252	; 0xfc
 8008260:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8008264:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8008268:	e0aa      	b.n	80083c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800826a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800826c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800826e:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008276:	f107 0314 	add.w	r3, r7, #20
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f7fd f943 	bl	8005508 <VL53L0X_GetSequenceStepEnables>
 8008282:	4603      	mov	r3, r0
 8008284:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8008288:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800828c:	2b00      	cmp	r3, #0
 800828e:	d15b      	bne.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8008290:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8008292:	2b00      	cmp	r3, #0
 8008294:	d105      	bne.n	80082a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8008296:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8008298:	2b00      	cmp	r3, #0
 800829a:	d102      	bne.n	80082a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800829c:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d052      	beq.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80082a2:	f107 0310 	add.w	r3, r7, #16
 80082a6:	461a      	mov	r2, r3
 80082a8:	2102      	movs	r1, #2
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7ff fda2 	bl	8007df4 <get_sequence_step_timeout>
 80082b0:	4603      	mov	r3, r0
 80082b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80082b6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80082be:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80082c2:	e07d      	b.n	80083c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80082c4:	7d3b      	ldrb	r3, [r7, #20]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00f      	beq.n	80082ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80082ca:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80082cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082ce:	4413      	add	r3, r2
 80082d0:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80082d2:	69fa      	ldr	r2, [r7, #28]
 80082d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d204      	bcs.n	80082e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80082da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	1ad3      	subs	r3, r2, r3
 80082e0:	643b      	str	r3, [r7, #64]	; 0x40
 80082e2:	e002      	b.n	80082ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80082e4:	23fc      	movs	r3, #252	; 0xfc
 80082e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80082ea:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 80082f2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80082f6:	e063      	b.n	80083c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80082f8:	7dbb      	ldrb	r3, [r7, #22]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d011      	beq.n	8008322 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008302:	4413      	add	r3, r2
 8008304:	005b      	lsls	r3, r3, #1
 8008306:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8008308:	69fa      	ldr	r2, [r7, #28]
 800830a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800830c:	429a      	cmp	r2, r3
 800830e:	d204      	bcs.n	800831a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8008310:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	1ad3      	subs	r3, r2, r3
 8008316:	643b      	str	r3, [r7, #64]	; 0x40
 8008318:	e016      	b.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800831a:	23fc      	movs	r3, #252	; 0xfc
 800831c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008320:	e012      	b.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8008322:	7d7b      	ldrb	r3, [r7, #21]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d00f      	beq.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800832c:	4413      	add	r3, r2
 800832e:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8008330:	69fa      	ldr	r2, [r7, #28]
 8008332:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008334:	429a      	cmp	r2, r3
 8008336:	d204      	bcs.n	8008342 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8008338:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	643b      	str	r3, [r7, #64]	; 0x40
 8008340:	e002      	b.n	8008348 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008342:	23fc      	movs	r3, #252	; 0xfc
 8008344:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008348:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8008350:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8008354:	e034      	b.n	80083c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8008356:	7dfb      	ldrb	r3, [r7, #23]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d019      	beq.n	8008390 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800835c:	f107 030c 	add.w	r3, r7, #12
 8008360:	461a      	mov	r2, r3
 8008362:	2103      	movs	r1, #3
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f7ff fd45 	bl	8007df4 <get_sequence_step_timeout>
 800836a:	4603      	mov	r3, r0
 800836c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008374:	4413      	add	r3, r2
 8008376:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8008378:	69fa      	ldr	r2, [r7, #28]
 800837a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800837c:	429a      	cmp	r2, r3
 800837e:	d204      	bcs.n	800838a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8008380:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	643b      	str	r3, [r7, #64]	; 0x40
 8008388:	e002      	b.n	8008390 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800838a:	23fc      	movs	r3, #252	; 0xfc
 800838c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8008390:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8008394:	2b00      	cmp	r3, #0
 8008396:	d111      	bne.n	80083bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 8008398:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00e      	beq.n	80083bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800839e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80083a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083a8:	2104      	movs	r1, #4
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7ff fe03 	bl	8007fb6 <set_sequence_step_timeout>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	683a      	ldr	r2, [r7, #0]
 80083ba:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80083bc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3748      	adds	r7, #72	; 0x48
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b090      	sub	sp, #64	; 0x40
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80083d2:	2300      	movs	r3, #0
 80083d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80083d8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80083dc:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80083de:	f240 7376 	movw	r3, #1910	; 0x776
 80083e2:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80083e4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80083e8:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80083ea:	f44f 7325 	mov.w	r3, #660	; 0x294
 80083ee:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80083f0:	f240 234e 	movw	r3, #590	; 0x24e
 80083f4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80083f6:	f240 23b2 	movw	r3, #690	; 0x2b2
 80083fa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80083fc:	f44f 7325 	mov.w	r3, #660	; 0x294
 8008400:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8008402:	f240 2326 	movw	r3, #550	; 0x226
 8008406:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800840c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800840e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008410:	441a      	add	r2, r3
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008416:	f107 0318 	add.w	r3, r7, #24
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7fd f873 	bl	8005508 <VL53L0X_GetSequenceStepEnables>
 8008422:	4603      	mov	r3, r0
 8008424:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8008428:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800842c:	2b00      	cmp	r3, #0
 800842e:	d002      	beq.n	8008436 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8008430:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008434:	e075      	b.n	8008522 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8008436:	7e3b      	ldrb	r3, [r7, #24]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d105      	bne.n	8008448 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800843c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800843e:	2b00      	cmp	r3, #0
 8008440:	d102      	bne.n	8008448 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8008442:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8008444:	2b00      	cmp	r3, #0
 8008446:	d030      	beq.n	80084aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8008448:	f107 0310 	add.w	r3, r7, #16
 800844c:	461a      	mov	r2, r3
 800844e:	2102      	movs	r1, #2
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7ff fccf 	bl	8007df4 <get_sequence_step_timeout>
 8008456:	4603      	mov	r3, r0
 8008458:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800845c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008460:	2b00      	cmp	r3, #0
 8008462:	d122      	bne.n	80084aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8008464:	7e3b      	ldrb	r3, [r7, #24]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d007      	beq.n	800847a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800846e:	6939      	ldr	r1, [r7, #16]
 8008470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008472:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8008474:	441a      	add	r2, r3
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800847a:	7ebb      	ldrb	r3, [r7, #26]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d009      	beq.n	8008494 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8008484:	6939      	ldr	r1, [r7, #16]
 8008486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008488:	440b      	add	r3, r1
 800848a:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800848c:	441a      	add	r2, r3
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	601a      	str	r2, [r3, #0]
 8008492:	e00a      	b.n	80084aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8008494:	7e7b      	ldrb	r3, [r7, #25]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d007      	beq.n	80084aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800849e:	6939      	ldr	r1, [r7, #16]
 80084a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80084a4:	441a      	add	r2, r3
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80084aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d114      	bne.n	80084dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80084b2:	7efb      	ldrb	r3, [r7, #27]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d011      	beq.n	80084dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80084b8:	f107 030c 	add.w	r3, r7, #12
 80084bc:	461a      	mov	r2, r3
 80084be:	2103      	movs	r1, #3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f7ff fc97 	bl	8007df4 <get_sequence_step_timeout>
 80084c6:	4603      	mov	r3, r0
 80084c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80084d0:	68f9      	ldr	r1, [r7, #12]
 80084d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80084d6:	441a      	add	r2, r3
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80084dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d114      	bne.n	800850e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80084e4:	7f3b      	ldrb	r3, [r7, #28]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d011      	beq.n	800850e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80084ea:	f107 0314 	add.w	r3, r7, #20
 80084ee:	461a      	mov	r2, r3
 80084f0:	2104      	movs	r1, #4
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f7ff fc7e 	bl	8007df4 <get_sequence_step_timeout>
 80084f8:	4603      	mov	r3, r0
 80084fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8008502:	6979      	ldr	r1, [r7, #20]
 8008504:	6a3b      	ldr	r3, [r7, #32]
 8008506:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8008508:	441a      	add	r2, r3
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800850e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008512:	2b00      	cmp	r3, #0
 8008514:	d103      	bne.n	800851e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800851e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8008522:	4618      	mov	r0, r3
 8008524:	3740      	adds	r7, #64	; 0x40
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
	...

0800852c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008536:	2300      	movs	r3, #0
 8008538:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800853e:	e0c6      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	4413      	add	r3, r2
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	74fb      	strb	r3, [r7, #19]
		Index++;
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	3301      	adds	r3, #1
 800854e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8008550:	7cfb      	ldrb	r3, [r7, #19]
 8008552:	2bff      	cmp	r3, #255	; 0xff
 8008554:	f040 808d 	bne.w	8008672 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	683a      	ldr	r2, [r7, #0]
 800855c:	4413      	add	r3, r2
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	747b      	strb	r3, [r7, #17]
			Index++;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	3301      	adds	r3, #1
 8008566:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8008568:	7c7b      	ldrb	r3, [r7, #17]
 800856a:	2b03      	cmp	r3, #3
 800856c:	d87e      	bhi.n	800866c <VL53L0X_load_tuning_settings+0x140>
 800856e:	a201      	add	r2, pc, #4	; (adr r2, 8008574 <VL53L0X_load_tuning_settings+0x48>)
 8008570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008574:	08008585 	.word	0x08008585
 8008578:	080085bf 	.word	0x080085bf
 800857c:	080085f9 	.word	0x080085f9
 8008580:	08008633 	.word	0x08008633
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	4413      	add	r3, r2
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	743b      	strb	r3, [r7, #16]
				Index++;
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	3301      	adds	r3, #1
 8008592:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	4413      	add	r3, r2
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	3301      	adds	r3, #1
 80085a2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80085a4:	7c3b      	ldrb	r3, [r7, #16]
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	021b      	lsls	r3, r3, #8
 80085aa:	b29a      	uxth	r2, r3
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	4413      	add	r3, r2
 80085b2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	89ba      	ldrh	r2, [r7, #12]
 80085b8:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 80085bc:	e087      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	683a      	ldr	r2, [r7, #0]
 80085c2:	4413      	add	r3, r2
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	743b      	strb	r3, [r7, #16]
				Index++;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	3301      	adds	r3, #1
 80085cc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	683a      	ldr	r2, [r7, #0]
 80085d2:	4413      	add	r3, r2
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	73fb      	strb	r3, [r7, #15]
				Index++;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	3301      	adds	r3, #1
 80085dc:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80085de:	7c3b      	ldrb	r3, [r7, #16]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	7bfb      	ldrb	r3, [r7, #15]
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	4413      	add	r3, r2
 80085ec:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	89ba      	ldrh	r2, [r7, #12]
 80085f2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 80085f6:	e06a      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	683a      	ldr	r2, [r7, #0]
 80085fc:	4413      	add	r3, r2
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	743b      	strb	r3, [r7, #16]
				Index++;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	3301      	adds	r3, #1
 8008606:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	683a      	ldr	r2, [r7, #0]
 800860c:	4413      	add	r3, r2
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	73fb      	strb	r3, [r7, #15]
				Index++;
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	3301      	adds	r3, #1
 8008616:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008618:	7c3b      	ldrb	r3, [r7, #16]
 800861a:	b29b      	uxth	r3, r3
 800861c:	021b      	lsls	r3, r3, #8
 800861e:	b29a      	uxth	r2, r3
 8008620:	7bfb      	ldrb	r3, [r7, #15]
 8008622:	b29b      	uxth	r3, r3
 8008624:	4413      	add	r3, r2
 8008626:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	89ba      	ldrh	r2, [r7, #12]
 800862c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8008630:	e04d      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	683a      	ldr	r2, [r7, #0]
 8008636:	4413      	add	r3, r2
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	743b      	strb	r3, [r7, #16]
				Index++;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	3301      	adds	r3, #1
 8008640:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	683a      	ldr	r2, [r7, #0]
 8008646:	4413      	add	r3, r2
 8008648:	781b      	ldrb	r3, [r3, #0]
 800864a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	3301      	adds	r3, #1
 8008650:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008652:	7c3b      	ldrb	r3, [r7, #16]
 8008654:	b29b      	uxth	r3, r3
 8008656:	021b      	lsls	r3, r3, #8
 8008658:	b29a      	uxth	r2, r3
 800865a:	7bfb      	ldrb	r3, [r7, #15]
 800865c:	b29b      	uxth	r3, r3
 800865e:	4413      	add	r3, r2
 8008660:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	89ba      	ldrh	r2, [r7, #12]
 8008666:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800866a:	e030      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800866c:	23fc      	movs	r3, #252	; 0xfc
 800866e:	77fb      	strb	r3, [r7, #31]
 8008670:	e02d      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8008672:	7cfb      	ldrb	r3, [r7, #19]
 8008674:	2b04      	cmp	r3, #4
 8008676:	d828      	bhi.n	80086ca <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	4413      	add	r3, r2
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	74bb      	strb	r3, [r7, #18]
			Index++;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	3301      	adds	r3, #1
 8008686:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8008688:	2300      	movs	r3, #0
 800868a:	61bb      	str	r3, [r7, #24]
 800868c:	e00f      	b.n	80086ae <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	683a      	ldr	r2, [r7, #0]
 8008692:	4413      	add	r3, r2
 8008694:	7819      	ldrb	r1, [r3, #0]
 8008696:	f107 0208 	add.w	r2, r7, #8
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	4413      	add	r3, r2
 800869e:	460a      	mov	r2, r1
 80086a0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	3301      	adds	r3, #1
 80086a6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	3301      	adds	r3, #1
 80086ac:	61bb      	str	r3, [r7, #24]
 80086ae:	7cfb      	ldrb	r3, [r7, #19]
 80086b0:	69ba      	ldr	r2, [r7, #24]
 80086b2:	429a      	cmp	r2, r3
 80086b4:	dbeb      	blt.n	800868e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80086b6:	7cfb      	ldrb	r3, [r7, #19]
 80086b8:	f107 0208 	add.w	r2, r7, #8
 80086bc:	7cb9      	ldrb	r1, [r7, #18]
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7fa fa1c 	bl	8002afc <VL53L0X_WriteMulti>
 80086c4:	4603      	mov	r3, r0
 80086c6:	77fb      	strb	r3, [r7, #31]
 80086c8:	e001      	b.n	80086ce <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80086ca:	23fc      	movs	r3, #252	; 0xfc
 80086cc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	683a      	ldr	r2, [r7, #0]
 80086d2:	4413      	add	r3, r2
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d004      	beq.n	80086e4 <VL53L0X_load_tuning_settings+0x1b8>
 80086da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f43f af2e 	beq.w	8008540 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80086e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3720      	adds	r7, #32
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086fc:	2300      	movs	r3, #0
 80086fe:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8008706:	f107 0313 	add.w	r3, r7, #19
 800870a:	4619      	mov	r1, r3
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f7fc ffbb 	bl	8005688 <VL53L0X_GetXTalkCompensationEnable>
 8008712:	4603      	mov	r3, r0
 8008714:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8008716:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d111      	bne.n	8008742 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800871e:	7cfb      	ldrb	r3, [r7, #19]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00e      	beq.n	8008742 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	8a9b      	ldrh	r3, [r3, #20]
 800872e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8008730:	69bb      	ldr	r3, [r7, #24]
 8008732:	fb02 f303 	mul.w	r3, r2, r3
 8008736:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	3380      	adds	r3, #128	; 0x80
 800873c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8008742:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008746:	4618      	mov	r0, r3
 8008748:	3720      	adds	r7, #32
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b086      	sub	sp, #24
 8008752:	af00      	add	r7, sp, #0
 8008754:	60f8      	str	r0, [r7, #12]
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800875a:	2300      	movs	r3, #0
 800875c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8008766:	f107 0310 	add.w	r3, r7, #16
 800876a:	461a      	mov	r2, r3
 800876c:	68b9      	ldr	r1, [r7, #8]
 800876e:	68f8      	ldr	r0, [r7, #12]
 8008770:	f7ff ffbe 	bl	80086f0 <VL53L0X_get_total_xtalk_rate>
 8008774:	4603      	mov	r3, r0
 8008776:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8008778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d105      	bne.n	800878c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	441a      	add	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	601a      	str	r2, [r3, #0]

	return Status;
 800878c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3718      	adds	r7, #24
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b09a      	sub	sp, #104	; 0x68
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 80087a6:	2312      	movs	r3, #18
 80087a8:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 80087aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80087ae:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 80087b0:	2342      	movs	r3, #66	; 0x42
 80087b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 80087b4:	2306      	movs	r3, #6
 80087b6:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 80087b8:	2307      	movs	r3, #7
 80087ba:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087bc:	2300      	movs	r3, #0
 80087be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 80087c8:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80087d0:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 80087d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087d6:	fb02 f303 	mul.w	r3, r2, r3
 80087da:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 80087dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087de:	3380      	adds	r3, #128	; 0x80
 80087e0:	0a1b      	lsrs	r3, r3, #8
 80087e2:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 80087e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80087e8:	fb02 f303 	mul.w	r3, r2, r3
 80087ec:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 80087ee:	2300      	movs	r3, #0
 80087f0:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d01a      	beq.n	800882e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	029b      	lsls	r3, r3, #10
 80087fc:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8008802:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008804:	4413      	add	r3, r2
 8008806:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8008808:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008810:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8008812:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008814:	4613      	mov	r3, r2
 8008816:	005b      	lsls	r3, r3, #1
 8008818:	4413      	add	r3, r2
 800881a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800881c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800881e:	fb03 f303 	mul.w	r3, r3, r3
 8008822:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8008824:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008826:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800882a:	0c1b      	lsrs	r3, r3, #16
 800882c:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008832:	fb02 f303 	mul.w	r3, r2, r3
 8008836:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8008838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800883e:	0c1b      	lsrs	r3, r3, #16
 8008840:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8008842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008844:	fb03 f303 	mul.w	r3, r3, r3
 8008848:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800884a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800884c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008850:	0c1b      	lsrs	r3, r3, #16
 8008852:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8008854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008856:	085a      	lsrs	r2, r3, #1
 8008858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885a:	441a      	add	r2, r3
 800885c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800885e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008862:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8008864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008866:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008868:	fb02 f303 	mul.w	r3, r2, r3
 800886c:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008874:	d302      	bcc.n	800887c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8008876:	4b54      	ldr	r3, [pc, #336]	; (80089c8 <VL53L0X_calc_dmax+0x230>)
 8008878:	663b      	str	r3, [r7, #96]	; 0x60
 800887a:	e015      	b.n	80088a8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800887c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800887e:	085a      	lsrs	r2, r3, #1
 8008880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008882:	441a      	add	r2, r3
 8008884:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008886:	fbb2 f3f3 	udiv	r3, r2, r3
 800888a:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800888c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800888e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008890:	fb02 f303 	mul.w	r3, r2, r3
 8008894:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8008896:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008898:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800889c:	0c1b      	lsrs	r3, r3, #16
 800889e:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 80088a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80088a2:	fb03 f303 	mul.w	r3, r3, r3
 80088a6:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 80088a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088aa:	039b      	lsls	r3, r3, #14
 80088ac:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80088b0:	4a46      	ldr	r2, [pc, #280]	; (80089cc <VL53L0X_calc_dmax+0x234>)
 80088b2:	fba2 2303 	umull	r2, r3, r2, r3
 80088b6:	099b      	lsrs	r3, r3, #6
 80088b8:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 80088ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088bc:	fb03 f303 	mul.w	r3, r3, r3
 80088c0:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 80088c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088c4:	fb03 f303 	mul.w	r3, r3, r3
 80088c8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 80088ca:	6a3b      	ldr	r3, [r7, #32]
 80088cc:	3308      	adds	r3, #8
 80088ce:	091b      	lsrs	r3, r3, #4
 80088d0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 80088d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088d4:	6a3b      	ldr	r3, [r7, #32]
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 80088da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088dc:	4613      	mov	r3, r2
 80088de:	005b      	lsls	r3, r3, #1
 80088e0:	4413      	add	r3, r2
 80088e2:	011b      	lsls	r3, r3, #4
 80088e4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80088ec:	0b9b      	lsrs	r3, r3, #14
 80088ee:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 80088f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80088f4:	4413      	add	r3, r2
 80088f6:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 80088f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088fa:	085b      	lsrs	r3, r3, #1
 80088fc:	69ba      	ldr	r2, [r7, #24]
 80088fe:	4413      	add	r3, r2
 8008900:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8008902:	69ba      	ldr	r2, [r7, #24]
 8008904:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008906:	fbb2 f3f3 	udiv	r3, r2, r3
 800890a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	039b      	lsls	r3, r3, #14
 8008910:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	085b      	lsrs	r3, r3, #1
 8008916:	69ba      	ldr	r2, [r7, #24]
 8008918:	4413      	add	r3, r2
 800891a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	fbb2 f3f3 	udiv	r3, r2, r3
 8008924:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800892a:	fb02 f303 	mul.w	r3, r2, r3
 800892e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008936:	4a25      	ldr	r2, [pc, #148]	; (80089cc <VL53L0X_calc_dmax+0x234>)
 8008938:	fba2 2303 	umull	r2, r3, r2, r3
 800893c:	099b      	lsrs	r3, r3, #6
 800893e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800894c:	4a1f      	ldr	r2, [pc, #124]	; (80089cc <VL53L0X_calc_dmax+0x234>)
 800894e:	fba2 2303 	umull	r2, r3, r2, r3
 8008952:	099b      	lsrs	r3, r3, #6
 8008954:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8008956:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008958:	3380      	adds	r3, #128	; 0x80
 800895a:	0a1b      	lsrs	r3, r3, #8
 800895c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d008      	beq.n	8008976 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	085a      	lsrs	r2, r3, #1
 8008968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800896a:	441a      	add	r2, r3
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008972:	65bb      	str	r3, [r7, #88]	; 0x58
 8008974:	e001      	b.n	800897a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800897a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800897c:	f7fe fc41 	bl	8007202 <VL53L0X_isqrt>
 8008980:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d008      	beq.n	800899a <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	085a      	lsrs	r2, r3, #1
 800898c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800898e:	441a      	add	r2, r3
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	fbb2 f3f3 	udiv	r3, r2, r3
 8008996:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008998:	e001      	b.n	800899e <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800899a:	2300      	movs	r3, #0
 800899c:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800899e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80089a0:	f7fe fc2f 	bl	8007202 <VL53L0X_isqrt>
 80089a4:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 80089a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d902      	bls.n	80089ba <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 80089b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089b6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80089b8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 80089ba:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3768      	adds	r7, #104	; 0x68
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	fff00000 	.word	0xfff00000
 80089cc:	10624dd3 	.word	0x10624dd3

080089d0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b0b4      	sub	sp, #208	; 0xd0
 80089d4:	af04      	add	r7, sp, #16
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
 80089dc:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 80089de:	f44f 7348 	mov.w	r3, #800	; 0x320
 80089e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 80089e6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80089ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 80089ee:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 80089f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 80089f6:	f241 235c 	movw	r3, #4700	; 0x125c
 80089fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 80089fe:	4b9e      	ldr	r3, [pc, #632]	; (8008c78 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8008a00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8008a04:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8008a08:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8008a0a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8008a0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a16:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8008a18:	4b98      	ldr	r3, [pc, #608]	; (8008c7c <VL53L0X_calc_sigma_estimate+0x2ac>)
 8008a1a:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8008a1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a20:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8008a22:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8008a26:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8008a28:	f240 6377 	movw	r3, #1655	; 0x677
 8008a2c:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6a1b      	ldr	r3, [r3, #32]
 8008a38:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008a42:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8008a46:	0c1b      	lsrs	r3, r3, #16
 8008a48:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8008a50:	f107 0310 	add.w	r3, r7, #16
 8008a54:	461a      	mov	r2, r3
 8008a56:	68b9      	ldr	r1, [r7, #8]
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f7ff fe78 	bl	800874e <VL53L0X_get_total_signal_rate>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8008a64:	f107 0314 	add.w	r3, r7, #20
 8008a68:	461a      	mov	r2, r3
 8008a6a:	68b9      	ldr	r1, [r7, #8]
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	f7ff fe3f 	bl	80086f0 <VL53L0X_get_total_xtalk_rate>
 8008a72:	4603      	mov	r3, r0
 8008a74:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008a7e:	fb02 f303 	mul.w	r3, r2, r3
 8008a82:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8008a84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a86:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008a8a:	0c1b      	lsrs	r3, r3, #16
 8008a8c:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008a94:	fb02 f303 	mul.w	r3, r2, r3
 8008a98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8008a9c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d902      	bls.n	8008aac <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8008aa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aa8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8008aac:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d168      	bne.n	8008b86 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8008aba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8008ac4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008ac8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008acc:	461a      	mov	r2, r3
 8008ace:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8008ad2:	68f8      	ldr	r0, [r7, #12]
 8008ad4:	f7ff f93a 	bl	8007d4c <VL53L0X_calc_timeout_mclks>
 8008ad8:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8008ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8008aea:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008aee:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8008af2:	461a      	mov	r2, r3
 8008af4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f7ff f927 	bl	8007d4c <VL53L0X_calc_timeout_mclks>
 8008afe:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8008b00:	2303      	movs	r3, #3
 8008b02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 8008b06:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008b0a:	2b08      	cmp	r3, #8
 8008b0c:	d102      	bne.n	8008b14 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8008b0e:	2302      	movs	r3, #2
 8008b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8008b14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b18:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8008b1a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008b1e:	fb02 f303 	mul.w	r3, r2, r3
 8008b22:	02db      	lsls	r3, r3, #11
 8008b24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008b28:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b2c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008b30:	4a53      	ldr	r2, [pc, #332]	; (8008c80 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008b32:	fba2 2303 	umull	r2, r3, r2, r3
 8008b36:	099b      	lsrs	r3, r3, #6
 8008b38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8008b3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008b42:	fb02 f303 	mul.w	r3, r2, r3
 8008b46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008b4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b4e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008b52:	4a4b      	ldr	r2, [pc, #300]	; (8008c80 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008b54:	fba2 2303 	umull	r2, r3, r2, r3
 8008b58:	099b      	lsrs	r3, r3, #6
 8008b5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	3380      	adds	r3, #128	; 0x80
 8008b62:	0a1b      	lsrs	r3, r3, #8
 8008b64:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b6c:	fb02 f303 	mul.w	r3, r2, r3
 8008b70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8008b74:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008b78:	3380      	adds	r3, #128	; 0x80
 8008b7a:	0a1b      	lsrs	r3, r3, #8
 8008b7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	021b      	lsls	r3, r3, #8
 8008b84:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008b86:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d002      	beq.n	8008b94 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8008b8e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8008b92:	e15e      	b.n	8008e52 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8008b94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10c      	bne.n	8008bb4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ba0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ba8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	601a      	str	r2, [r3, #0]
 8008bb2:	e14c      	b.n	8008e4e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8008bb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d102      	bne.n	8008bc2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8008bc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008bc6:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8008bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008bca:	041a      	lsls	r2, r3, #16
 8008bcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8008bd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008bda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d902      	bls.n	8008be6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8008be0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008be2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8008be6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008bea:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008bee:	fb02 f303 	mul.w	r3, r2, r3
 8008bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8008bf6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	005b      	lsls	r3, r3, #1
 8008bfe:	4413      	add	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fe fafd 	bl	8007202 <VL53L0X_isqrt>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	005b      	lsls	r3, r3, #1
 8008c0c:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	891b      	ldrh	r3, [r3, #8]
 8008c12:	461a      	mov	r2, r3
 8008c14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c16:	fb02 f303 	mul.w	r3, r2, r3
 8008c1a:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008c1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c1e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008c20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c24:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008c26:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008c28:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008c2c:	4a14      	ldr	r2, [pc, #80]	; (8008c80 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c32:	099b      	lsrs	r3, r3, #6
 8008c34:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8008c36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c38:	041b      	lsls	r3, r3, #16
 8008c3a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008c3e:	4a10      	ldr	r2, [pc, #64]	; (8008c80 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008c40:	fba2 2303 	umull	r2, r3, r2, r3
 8008c44:	099b      	lsrs	r3, r3, #6
 8008c46:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8008c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c4a:	021b      	lsls	r3, r3, #8
 8008c4c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8008c4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	bfb8      	it	lt
 8008c5a:	425b      	neglt	r3, r3
 8008c5c:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8008c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c60:	021b      	lsls	r3, r3, #8
 8008c62:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	7e1b      	ldrb	r3, [r3, #24]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00b      	beq.n	8008c84 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8008c6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008c70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c74:	e033      	b.n	8008cde <VL53L0X_calc_sigma_estimate+0x30e>
 8008c76:	bf00      	nop
 8008c78:	028f87ae 	.word	0x028f87ae
 8008c7c:	0006999a 	.word	0x0006999a
 8008c80:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8008c84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8008c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c94:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8008c98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c9c:	fb02 f303 	mul.w	r3, r2, r3
 8008ca0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8008ca4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008ca8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008caa:	4413      	add	r3, r2
 8008cac:	0c1b      	lsrs	r3, r3, #16
 8008cae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8008cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cb6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8008cba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8008cbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cc2:	085b      	lsrs	r3, r3, #1
 8008cc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8008cc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ccc:	fb03 f303 	mul.w	r3, r3, r3
 8008cd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8008cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cd8:	0b9b      	lsrs	r3, r3, #14
 8008cda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8008cde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ce2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ce4:	fb02 f303 	mul.w	r3, r2, r3
 8008ce8:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8008cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cec:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008cf0:	0c1b      	lsrs	r3, r3, #16
 8008cf2:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf6:	fb03 f303 	mul.w	r3, r3, r3
 8008cfa:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 8008cfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008d00:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8008d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d04:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008d08:	0c1b      	lsrs	r3, r3, #16
 8008d0a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8008d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d0e:	fb03 f303 	mul.w	r3, r3, r3
 8008d12:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8008d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d18:	4413      	add	r3, r2
 8008d1a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8008d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d1e:	f7fe fa70 	bl	8007202 <VL53L0X_isqrt>
 8008d22:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8008d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d26:	041b      	lsls	r3, r3, #16
 8008d28:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2c:	3332      	adds	r3, #50	; 0x32
 8008d2e:	4a4b      	ldr	r2, [pc, #300]	; (8008e5c <VL53L0X_calc_sigma_estimate+0x48c>)
 8008d30:	fba2 2303 	umull	r2, r3, r2, r3
 8008d34:	095a      	lsrs	r2, r3, #5
 8008d36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8008d40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d44:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8008d48:	fb02 f303 	mul.w	r3, r2, r3
 8008d4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8008d50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d54:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8008d58:	3308      	adds	r3, #8
 8008d5a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8008d5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d62:	4a3f      	ldr	r2, [pc, #252]	; (8008e60 <VL53L0X_calc_sigma_estimate+0x490>)
 8008d64:	fba2 2303 	umull	r2, r3, r2, r3
 8008d68:	0b5b      	lsrs	r3, r3, #13
 8008d6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8008d6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008d72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d902      	bls.n	8008d7e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8008d78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8008d7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008d82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8008d8c:	4a35      	ldr	r2, [pc, #212]	; (8008e64 <VL53L0X_calc_sigma_estimate+0x494>)
 8008d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d92:	099b      	lsrs	r3, r3, #6
 8008d94:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8008d96:	6a3b      	ldr	r3, [r7, #32]
 8008d98:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8008d9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d9e:	441a      	add	r2, r3
 8008da0:	6a3b      	ldr	r3, [r7, #32]
 8008da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7fe fa2b 	bl	8007202 <VL53L0X_isqrt>
 8008dac:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	021b      	lsls	r3, r3, #8
 8008db2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008dba:	4a2a      	ldr	r2, [pc, #168]	; (8008e64 <VL53L0X_calc_sigma_estimate+0x494>)
 8008dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc0:	099b      	lsrs	r3, r3, #6
 8008dc2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8008dc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008dc8:	fb03 f303 	mul.w	r3, r3, r3
 8008dcc:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	fb03 f303 	mul.w	r3, r3, r3
 8008dd4:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8008dd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dda:	4413      	add	r3, r2
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe fa10 	bl	8007202 <VL53L0X_isqrt>
 8008de2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008dea:	fb02 f303 	mul.w	r3, r2, r3
 8008dee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8008df2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d009      	beq.n	8008e0c <VL53L0X_calc_sigma_estimate+0x43c>
 8008df8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d005      	beq.n	8008e0c <VL53L0X_calc_sigma_estimate+0x43c>
 8008e00:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d903      	bls.n	8008e14 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8008e0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008e10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008e1a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 8008e26:	6939      	ldr	r1, [r7, #16]
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	9303      	str	r3, [sp, #12]
 8008e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008e30:	9302      	str	r3, [sp, #8]
 8008e32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008e36:	9301      	str	r3, [sp, #4]
 8008e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f7ff fca8 	bl	8008798 <VL53L0X_calc_dmax>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008e4e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	37c0      	adds	r7, #192	; 0xc0
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	51eb851f 	.word	0x51eb851f
 8008e60:	d1b71759 	.word	0xd1b71759
 8008e64:	10624dd3 	.word	0x10624dd3

08008e68 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b090      	sub	sp, #64	; 0x40
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	607a      	str	r2, [r7, #4]
 8008e72:	461a      	mov	r2, r3
 8008e74:	460b      	mov	r3, r1
 8008e76:	72fb      	strb	r3, [r7, #11]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8008e82:	2300      	movs	r3, #0
 8008e84:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8008eac:	2300      	movs	r3, #0
 8008eae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8008eba:	7afb      	ldrb	r3, [r7, #11]
 8008ebc:	10db      	asrs	r3, r3, #3
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	f003 030f 	and.w	r3, r3, #15
 8008ec4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8008ec8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d017      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
 8008ed0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008ed4:	2b05      	cmp	r3, #5
 8008ed6:	d013      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8008ed8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008edc:	2b07      	cmp	r3, #7
 8008ede:	d00f      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8008ee0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008ee4:	2b0c      	cmp	r3, #12
 8008ee6:	d00b      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8008ee8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008eec:	2b0d      	cmp	r3, #13
 8008eee:	d007      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8008ef0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008ef4:	2b0e      	cmp	r3, #14
 8008ef6:	d003      	beq.n	8008f00 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8008ef8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008efc:	2b0f      	cmp	r3, #15
 8008efe:	d103      	bne.n	8008f08 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8008f00:	2301      	movs	r3, #1
 8008f02:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8008f06:	e002      	b.n	8008f0e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008f0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d109      	bne.n	8008f2a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008f16:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7fc fc86 	bl	8005830 <VL53L0X_GetLimitCheckEnable>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8008f2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d02e      	beq.n	8008f90 <VL53L0X_get_pal_range_status+0x128>
 8008f32:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d12a      	bne.n	8008f90 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8008f3a:	f107 0310 	add.w	r3, r7, #16
 8008f3e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8008f42:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f7ff fd43 	bl	80089d0 <VL53L0X_calc_sigma_estimate>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8008f50:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d103      	bne.n	8008f60 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f5e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8008f60:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d113      	bne.n	8008f90 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8008f68:	f107 0320 	add.w	r3, r7, #32
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	2100      	movs	r1, #0
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f7fc fce3 	bl	800593c <VL53L0X_GetLimitCheckValue>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8008f7c:	6a3b      	ldr	r3, [r7, #32]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d006      	beq.n	8008f90 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 8008f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f84:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d902      	bls.n	8008f90 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008f90:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d109      	bne.n	8008fac <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008f98:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	2102      	movs	r1, #2
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f7fc fc45 	bl	8005830 <VL53L0X_GetLimitCheckEnable>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8008fac:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d044      	beq.n	800903e <VL53L0X_get_pal_range_status+0x1d6>
 8008fb4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d140      	bne.n	800903e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008fbc:	f107 031c 	add.w	r3, r7, #28
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	2102      	movs	r1, #2
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f7fc fcb9 	bl	800593c <VL53L0X_GetLimitCheckValue>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8008fd0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d107      	bne.n	8008fe8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008fd8:	2201      	movs	r2, #1
 8008fda:	21ff      	movs	r1, #255	; 0xff
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f7f9 fde9 	bl	8002bb4 <VL53L0X_WrByte>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8008fe8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d109      	bne.n	8009004 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8008ff0:	f107 0316 	add.w	r3, r7, #22
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	21b6      	movs	r1, #182	; 0xb6
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f7f9 feb9 	bl	8002d70 <VL53L0X_RdWord>
 8008ffe:	4603      	mov	r3, r0
 8009000:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8009004:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009008:	2b00      	cmp	r3, #0
 800900a:	d107      	bne.n	800901c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800900c:	2200      	movs	r2, #0
 800900e:	21ff      	movs	r1, #255	; 0xff
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f7f9 fdcf 	bl	8002bb4 <VL53L0X_WrByte>
 8009016:	4603      	mov	r3, r0
 8009018:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800901c:	8afb      	ldrh	r3, [r7, #22]
 800901e:	025b      	lsls	r3, r3, #9
 8009020:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009026:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800902a:	69fb      	ldr	r3, [r7, #28]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d006      	beq.n	800903e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8009030:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8009032:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009034:	429a      	cmp	r2, r3
 8009036:	d902      	bls.n	800903e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8009038:	2301      	movs	r3, #1
 800903a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800903e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009042:	2b00      	cmp	r3, #0
 8009044:	d109      	bne.n	800905a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009046:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800904a:	461a      	mov	r2, r3
 800904c:	2103      	movs	r1, #3
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f7fc fbee 	bl	8005830 <VL53L0X_GetLimitCheckEnable>
 8009054:	4603      	mov	r3, r0
 8009056:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800905a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800905e:	2b00      	cmp	r3, #0
 8009060:	d023      	beq.n	80090aa <VL53L0X_get_pal_range_status+0x242>
 8009062:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009066:	2b00      	cmp	r3, #0
 8009068:	d11f      	bne.n	80090aa <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800906a:	893b      	ldrh	r3, [r7, #8]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d102      	bne.n	8009076 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8009070:	2300      	movs	r3, #0
 8009072:	637b      	str	r3, [r7, #52]	; 0x34
 8009074:	e005      	b.n	8009082 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	021a      	lsls	r2, r3, #8
 800907a:	893b      	ldrh	r3, [r7, #8]
 800907c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009080:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8009082:	f107 0318 	add.w	r3, r7, #24
 8009086:	461a      	mov	r2, r3
 8009088:	2103      	movs	r1, #3
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f7fc fc56 	bl	800593c <VL53L0X_GetLimitCheckValue>
 8009090:	4603      	mov	r3, r0
 8009092:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d006      	beq.n	80090aa <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800909c:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800909e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d202      	bcs.n	80090aa <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 80090a4:	2301      	movs	r3, #1
 80090a6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80090aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d14a      	bne.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 80090b2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d103      	bne.n	80090c2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 80090ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090bc:	22ff      	movs	r2, #255	; 0xff
 80090be:	701a      	strb	r2, [r3, #0]
 80090c0:	e042      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 80090c2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d007      	beq.n	80090da <VL53L0X_get_pal_range_status+0x272>
 80090ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090ce:	2b02      	cmp	r3, #2
 80090d0:	d003      	beq.n	80090da <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 80090d2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090d6:	2b03      	cmp	r3, #3
 80090d8:	d103      	bne.n	80090e2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80090da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090dc:	2205      	movs	r2, #5
 80090de:	701a      	strb	r2, [r3, #0]
 80090e0:	e032      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 80090e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090e6:	2b06      	cmp	r3, #6
 80090e8:	d003      	beq.n	80090f2 <VL53L0X_get_pal_range_status+0x28a>
 80090ea:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090ee:	2b09      	cmp	r3, #9
 80090f0:	d103      	bne.n	80090fa <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 80090f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090f4:	2204      	movs	r2, #4
 80090f6:	701a      	strb	r2, [r3, #0]
 80090f8:	e026      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 80090fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80090fe:	2b08      	cmp	r3, #8
 8009100:	d007      	beq.n	8009112 <VL53L0X_get_pal_range_status+0x2aa>
 8009102:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009106:	2b0a      	cmp	r3, #10
 8009108:	d003      	beq.n	8009112 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800910a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800910e:	2b01      	cmp	r3, #1
 8009110:	d103      	bne.n	800911a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8009112:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009114:	2203      	movs	r2, #3
 8009116:	701a      	strb	r2, [r3, #0]
 8009118:	e016      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800911a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800911e:	2b04      	cmp	r3, #4
 8009120:	d003      	beq.n	800912a <VL53L0X_get_pal_range_status+0x2c2>
 8009122:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009126:	2b01      	cmp	r3, #1
 8009128:	d103      	bne.n	8009132 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800912a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800912c:	2202      	movs	r2, #2
 800912e:	701a      	strb	r2, [r3, #0]
 8009130:	e00a      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8009132:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8009136:	2b01      	cmp	r3, #1
 8009138:	d103      	bne.n	8009142 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800913a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800913c:	2201      	movs	r2, #1
 800913e:	701a      	strb	r2, [r3, #0]
 8009140:	e002      	b.n	8009148 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8009142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009144:	2200      	movs	r2, #0
 8009146:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8009148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d102      	bne.n	8009156 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8009150:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009152:	2200      	movs	r2, #0
 8009154:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009156:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800915a:	461a      	mov	r2, r3
 800915c:	2101      	movs	r1, #1
 800915e:	68f8      	ldr	r0, [r7, #12]
 8009160:	f7fc fb66 	bl	8005830 <VL53L0X_GetLimitCheckEnable>
 8009164:	4603      	mov	r3, r0
 8009166:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800916a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800916e:	2b00      	cmp	r3, #0
 8009170:	d14f      	bne.n	8009212 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8009172:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009176:	2b00      	cmp	r3, #0
 8009178:	d003      	beq.n	8009182 <VL53L0X_get_pal_range_status+0x31a>
 800917a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800917e:	2b01      	cmp	r3, #1
 8009180:	d103      	bne.n	800918a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 8009182:	2301      	movs	r3, #1
 8009184:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009188:	e002      	b.n	8009190 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800918a:	2300      	movs	r3, #0
 800918c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8009196:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800919a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d003      	beq.n	80091aa <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 80091a2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d103      	bne.n	80091b2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 80091aa:	2301      	movs	r3, #1
 80091ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b0:	e002      	b.n	80091b8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 80091b2:	2300      	movs	r3, #0
 80091b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80091be:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80091c2:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d003      	beq.n	80091d2 <VL53L0X_get_pal_range_status+0x36a>
 80091ca:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80091ce:	2b01      	cmp	r3, #1
 80091d0:	d103      	bne.n	80091da <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80091d2:	2301      	movs	r3, #1
 80091d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091d8:	e002      	b.n	80091e0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 80091da:	2300      	movs	r3, #0
 80091dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80091e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80091ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d003      	beq.n	80091fa <VL53L0X_get_pal_range_status+0x392>
 80091f2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d103      	bne.n	8009202 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 80091fa:	2301      	movs	r3, #1
 80091fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009200:	e002      	b.n	8009208 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 8009202:	2300      	movs	r3, #0
 8009204:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800920e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009212:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8009216:	4618      	mov	r0, r3
 8009218:	3740      	adds	r7, #64	; 0x40
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <BSP_ErrorHandler>:
/**
  * @}
  */

__weak void BSP_ErrorHandler(void)
{
 800921e:	b480      	push	{r7}
 8009220:	af00      	add	r7, sp, #0
  while (1);
 8009222:	e7fe      	b.n	8009222 <BSP_ErrorHandler+0x4>

08009224 <BSP_LED_Init>:
  *     @arg LED1
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b088      	sub	sp, #32
 8009228:	af00      	add	r7, sp, #0
 800922a:	4603      	mov	r3, r0
 800922c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  if (Led == LED2)
 800922e:	79fb      	ldrb	r3, [r7, #7]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d124      	bne.n	800927e <BSP_LED_Init+0x5a>
  {
    /* Enable the GPIO_LED clock */
    LED2_GPIO_CLK_ENABLE();
 8009234:	4b1f      	ldr	r3, [pc, #124]	; (80092b4 <BSP_LED_Init+0x90>)
 8009236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009238:	4a1e      	ldr	r2, [pc, #120]	; (80092b4 <BSP_LED_Init+0x90>)
 800923a:	f043 0302 	orr.w	r3, r3, #2
 800923e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009240:	4b1c      	ldr	r3, [pc, #112]	; (80092b4 <BSP_LED_Init+0x90>)
 8009242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009244:	f003 0302 	and.w	r3, r3, #2
 8009248:	60bb      	str	r3, [r7, #8]
 800924a:	68bb      	ldr	r3, [r7, #8]

    /* Configure the GPIO_LED pin */
    GPIO_InitStructure.Pin = LED_PIN[Led];
 800924c:	79fb      	ldrb	r3, [r7, #7]
 800924e:	4a1a      	ldr	r2, [pc, #104]	; (80092b8 <BSP_LED_Init+0x94>)
 8009250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009254:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8009256:	2301      	movs	r3, #1
 8009258:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 800925a:	2300      	movs	r3, #0
 800925c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800925e:	2303      	movs	r3, #3
 8009260:	61bb      	str	r3, [r7, #24]

    HAL_GPIO_Init(LED2_GPIO_PORT, &GPIO_InitStructure);
 8009262:	f107 030c 	add.w	r3, r7, #12
 8009266:	4619      	mov	r1, r3
 8009268:	4814      	ldr	r0, [pc, #80]	; (80092bc <BSP_LED_Init+0x98>)
 800926a:	f003 f9ab 	bl	800c5c4 <HAL_GPIO_Init>
    /* By default, turn off LED */
    HAL_GPIO_WritePin(LED2_GPIO_PORT, GPIO_InitStructure.Pin, GPIO_PIN_SET);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	b29b      	uxth	r3, r3
 8009272:	2201      	movs	r2, #1
 8009274:	4619      	mov	r1, r3
 8009276:	4811      	ldr	r0, [pc, #68]	; (80092bc <BSP_LED_Init+0x98>)
 8009278:	f003 fc28 	bl	800cacc <HAL_GPIO_WritePin>

    /* By default, turn off LED */
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
  }

}
 800927c:	e016      	b.n	80092ac <BSP_LED_Init+0x88>
    if (BSP_IO_Init() == IO_ERROR)
 800927e:	f000 fda3 	bl	8009dc8 <BSP_IO_Init>
 8009282:	4603      	mov	r3, r0
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <BSP_LED_Init+0x68>
      BSP_ErrorHandler();
 8009288:	f7ff ffc9 	bl	800921e <BSP_ErrorHandler>
    BSP_IO_ConfigPin(LED_PIN[Led], IO_MODE_OUTPUT);
 800928c:	79fb      	ldrb	r3, [r7, #7]
 800928e:	4a0a      	ldr	r2, [pc, #40]	; (80092b8 <BSP_LED_Init+0x94>)
 8009290:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009294:	2101      	movs	r1, #1
 8009296:	4618      	mov	r0, r3
 8009298:	f000 fdda 	bl	8009e50 <BSP_IO_ConfigPin>
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
 800929c:	79fb      	ldrb	r3, [r7, #7]
 800929e:	4a06      	ldr	r2, [pc, #24]	; (80092b8 <BSP_LED_Init+0x94>)
 80092a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092a4:	2101      	movs	r1, #1
 80092a6:	4618      	mov	r0, r3
 80092a8:	f000 fdee 	bl	8009e88 <BSP_IO_WritePin>
}
 80092ac:	bf00      	nop
 80092ae:	3720      	adds	r7, #32
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	40021000 	.word	0x40021000
 80092b8:	08019ce0 	.word	0x08019ce0
 80092bc:	48000400 	.word	0x48000400

080092c0 <BSP_LED_On>:
  *     @arg LED1
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b082      	sub	sp, #8
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	4603      	mov	r3, r0
 80092c8:	71fb      	strb	r3, [r7, #7]
  if (Led == LED2)
 80092ca:	79fb      	ldrb	r3, [r7, #7]
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d109      	bne.n	80092e4 <BSP_LED_On+0x24>
  {
    HAL_GPIO_WritePin(LED2_GPIO_PORT, LED_PIN[Led], GPIO_PIN_RESET);
 80092d0:	79fb      	ldrb	r3, [r7, #7]
 80092d2:	4a0a      	ldr	r2, [pc, #40]	; (80092fc <BSP_LED_On+0x3c>)
 80092d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092d8:	2200      	movs	r2, #0
 80092da:	4619      	mov	r1, r3
 80092dc:	4808      	ldr	r0, [pc, #32]	; (8009300 <BSP_LED_On+0x40>)
 80092de:	f003 fbf5 	bl	800cacc <HAL_GPIO_WritePin>
  }
  else
  {
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_RESET);
  }
}
 80092e2:	e007      	b.n	80092f4 <BSP_LED_On+0x34>
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_RESET);
 80092e4:	79fb      	ldrb	r3, [r7, #7]
 80092e6:	4a05      	ldr	r2, [pc, #20]	; (80092fc <BSP_LED_On+0x3c>)
 80092e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ec:	2100      	movs	r1, #0
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 fdca 	bl	8009e88 <BSP_IO_WritePin>
}
 80092f4:	bf00      	nop
 80092f6:	3708      	adds	r7, #8
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	08019ce0 	.word	0x08019ce0
 8009300:	48000400 	.word	0x48000400

08009304 <BSP_LED_Off>:
  *     @arg LED1
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 800930a:	4603      	mov	r3, r0
 800930c:	71fb      	strb	r3, [r7, #7]
  if (Led == LED2)
 800930e:	79fb      	ldrb	r3, [r7, #7]
 8009310:	2b01      	cmp	r3, #1
 8009312:	d109      	bne.n	8009328 <BSP_LED_Off+0x24>
  {
    HAL_GPIO_WritePin(LED2_GPIO_PORT, LED_PIN[Led], GPIO_PIN_SET);
 8009314:	79fb      	ldrb	r3, [r7, #7]
 8009316:	4a0a      	ldr	r2, [pc, #40]	; (8009340 <BSP_LED_Off+0x3c>)
 8009318:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800931c:	2201      	movs	r2, #1
 800931e:	4619      	mov	r1, r3
 8009320:	4808      	ldr	r0, [pc, #32]	; (8009344 <BSP_LED_Off+0x40>)
 8009322:	f003 fbd3 	bl	800cacc <HAL_GPIO_WritePin>
  }
  else
  {
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
  }
}
 8009326:	e007      	b.n	8009338 <BSP_LED_Off+0x34>
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
 8009328:	79fb      	ldrb	r3, [r7, #7]
 800932a:	4a05      	ldr	r2, [pc, #20]	; (8009340 <BSP_LED_Off+0x3c>)
 800932c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009330:	2101      	movs	r1, #1
 8009332:	4618      	mov	r0, r3
 8009334:	f000 fda8 	bl	8009e88 <BSP_IO_WritePin>
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	08019ce0 	.word	0x08019ce0
 8009344:	48000400 	.word	0x48000400

08009348 <I2C2_Init>:
/**
  * @brief Discovery I2C2 Bus initialization
  * @retval None
  */
void I2C2_Init(void)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) == HAL_I2C_STATE_RESET)
 800934c:	4812      	ldr	r0, [pc, #72]	; (8009398 <I2C2_Init+0x50>)
 800934e:	f004 f9ca 	bl	800d6e6 <HAL_I2C_GetState>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d11d      	bne.n	8009394 <I2C2_Init+0x4c>
  {
    I2c2Handle.Instance              = DISCOVERY_I2C2;
 8009358:	4b0f      	ldr	r3, [pc, #60]	; (8009398 <I2C2_Init+0x50>)
 800935a:	4a10      	ldr	r2, [pc, #64]	; (800939c <I2C2_Init+0x54>)
 800935c:	601a      	str	r2, [r3, #0]
    I2c2Handle.Init.Timing           = DISCOVERY_I2C2_TIMING;
 800935e:	4b0e      	ldr	r3, [pc, #56]	; (8009398 <I2C2_Init+0x50>)
 8009360:	4a0f      	ldr	r2, [pc, #60]	; (80093a0 <I2C2_Init+0x58>)
 8009362:	605a      	str	r2, [r3, #4]
    I2c2Handle.Init.OwnAddress1      = 0x70;
 8009364:	4b0c      	ldr	r3, [pc, #48]	; (8009398 <I2C2_Init+0x50>)
 8009366:	2270      	movs	r2, #112	; 0x70
 8009368:	609a      	str	r2, [r3, #8]
    I2c2Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800936a:	4b0b      	ldr	r3, [pc, #44]	; (8009398 <I2C2_Init+0x50>)
 800936c:	2201      	movs	r2, #1
 800936e:	60da      	str	r2, [r3, #12]
    I2c2Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8009370:	4b09      	ldr	r3, [pc, #36]	; (8009398 <I2C2_Init+0x50>)
 8009372:	2200      	movs	r2, #0
 8009374:	611a      	str	r2, [r3, #16]
    I2c2Handle.Init.OwnAddress2      = 0xFF;
 8009376:	4b08      	ldr	r3, [pc, #32]	; (8009398 <I2C2_Init+0x50>)
 8009378:	22ff      	movs	r2, #255	; 0xff
 800937a:	615a      	str	r2, [r3, #20]
    I2c2Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800937c:	4b06      	ldr	r3, [pc, #24]	; (8009398 <I2C2_Init+0x50>)
 800937e:	2200      	movs	r2, #0
 8009380:	61da      	str	r2, [r3, #28]
    I2c2Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8009382:	4b05      	ldr	r3, [pc, #20]	; (8009398 <I2C2_Init+0x50>)
 8009384:	2200      	movs	r2, #0
 8009386:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C2_MspInit(&I2c2Handle);
 8009388:	4803      	ldr	r0, [pc, #12]	; (8009398 <I2C2_Init+0x50>)
 800938a:	f000 f80b 	bl	80093a4 <I2C2_MspInit>
    HAL_I2C_Init(&I2c2Handle);
 800938e:	4802      	ldr	r0, [pc, #8]	; (8009398 <I2C2_Init+0x50>)
 8009390:	f003 fbcc 	bl	800cb2c <HAL_I2C_Init>
  }
}
 8009394:	bf00      	nop
 8009396:	bd80      	pop	{r7, pc}
 8009398:	20000fac 	.word	0x20000fac
 800939c:	40005800 	.word	0x40005800
 80093a0:	40403e5d 	.word	0x40403e5d

080093a4 <I2C2_MspInit>:
  * @brief Discovery I2C2 MSP Initialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hi2c)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b0ae      	sub	sp, #184	; 0xb8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  if (hi2c->Instance == DISCOVERY_I2C2)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a37      	ldr	r2, [pc, #220]	; (8009490 <I2C2_MspInit+0xec>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d168      	bne.n	8009488 <I2C2_MspInit+0xe4>
  {
    /*##-1- Configure the Discovery I2C2 clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80093b6:	2380      	movs	r3, #128	; 0x80
 80093b8:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 80093ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80093be:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80093c0:	f107 0318 	add.w	r3, r7, #24
 80093c4:	4618      	mov	r0, r3
 80093c6:	f006 ff23 	bl	8010210 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 80093ca:	4b32      	ldr	r3, [pc, #200]	; (8009494 <I2C2_MspInit+0xf0>)
 80093cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093ce:	4a31      	ldr	r2, [pc, #196]	; (8009494 <I2C2_MspInit+0xf0>)
 80093d0:	f043 0302 	orr.w	r3, r3, #2
 80093d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093d6:	4b2f      	ldr	r3, [pc, #188]	; (8009494 <I2C2_MspInit+0xf0>)
 80093d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093da:	f003 0302 	and.w	r3, r3, #2
 80093de:	617b      	str	r3, [r7, #20]
 80093e0:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 80093e2:	4b2c      	ldr	r3, [pc, #176]	; (8009494 <I2C2_MspInit+0xf0>)
 80093e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093e6:	4a2b      	ldr	r2, [pc, #172]	; (8009494 <I2C2_MspInit+0xf0>)
 80093e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093ee:	4b29      	ldr	r3, [pc, #164]	; (8009494 <I2C2_MspInit+0xf0>)
 80093f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093f6:	613b      	str	r3, [r7, #16]
 80093f8:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SCL_PIN;
 80093fa:	2310      	movs	r3, #16
 80093fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 8009400:	2312      	movs	r3, #18
 8009402:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = /*GPIO_NOPULL*/ GPIO_PULLUP;
 8009406:	2301      	movs	r3, #1
 8009408:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = /*GPIO_SPEED_MEDIUM*/ GPIO_SPEED_FREQ_VERY_HIGH;
 800940c:	2303      	movs	r3, #3
 800940e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 8009412:	2304      	movs	r3, #4
 8009414:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStructure);
 8009418:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800941c:	4619      	mov	r1, r3
 800941e:	481e      	ldr	r0, [pc, #120]	; (8009498 <I2C2_MspInit+0xf4>)
 8009420:	f003 f8d0 	bl	800c5c4 <HAL_GPIO_Init>
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SDA_PIN;
 8009424:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009428:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(DISCOVERY_I2C2_SDA_GPIO_PORT, &GPIO_InitStructure);
 800942c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8009430:	4619      	mov	r1, r3
 8009432:	481a      	ldr	r0, [pc, #104]	; (800949c <I2C2_MspInit+0xf8>)
 8009434:	f003 f8c6 	bl	800c5c4 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C2 peripheral #############################*/
    /* Enable Discovery_I2C2 clock */
    DISCOVERY_I2C2_CLK_ENABLE();
 8009438:	4b16      	ldr	r3, [pc, #88]	; (8009494 <I2C2_MspInit+0xf0>)
 800943a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800943c:	4a15      	ldr	r2, [pc, #84]	; (8009494 <I2C2_MspInit+0xf0>)
 800943e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009442:	6593      	str	r3, [r2, #88]	; 0x58
 8009444:	4b13      	ldr	r3, [pc, #76]	; (8009494 <I2C2_MspInit+0xf0>)
 8009446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009448:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800944c:	60fb      	str	r3, [r7, #12]
 800944e:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C2_FORCE_RESET();
 8009450:	4b10      	ldr	r3, [pc, #64]	; (8009494 <I2C2_MspInit+0xf0>)
 8009452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009454:	4a0f      	ldr	r2, [pc, #60]	; (8009494 <I2C2_MspInit+0xf0>)
 8009456:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800945a:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 800945c:	4b0d      	ldr	r3, [pc, #52]	; (8009494 <I2C2_MspInit+0xf0>)
 800945e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009460:	4a0c      	ldr	r2, [pc, #48]	; (8009494 <I2C2_MspInit+0xf0>)
 8009462:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8009466:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_EV_IRQn, 0x00, 0);
 8009468:	2200      	movs	r2, #0
 800946a:	2100      	movs	r1, #0
 800946c:	2021      	movs	r0, #33	; 0x21
 800946e:	f002 fed2 	bl	800c216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_EV_IRQn);
 8009472:	2021      	movs	r0, #33	; 0x21
 8009474:	f002 feeb 	bl	800c24e <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_ER_IRQn, 0x00, 0);
 8009478:	2200      	movs	r2, #0
 800947a:	2100      	movs	r1, #0
 800947c:	2022      	movs	r0, #34	; 0x22
 800947e:	f002 feca 	bl	800c216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8009482:	2022      	movs	r0, #34	; 0x22
 8009484:	f002 fee3 	bl	800c24e <HAL_NVIC_EnableIRQ>
  }
}
 8009488:	bf00      	nop
 800948a:	37b8      	adds	r7, #184	; 0xb8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	40005800 	.word	0x40005800
 8009494:	40021000 	.word	0x40021000
 8009498:	48001c00 	.word	0x48001c00
 800949c:	48000400 	.word	0x48000400

080094a0 <I2C2_DeInit>:
/**
  * @brief Discovery I2C2 Bus Deinitialization
  * @retval None
  */
void I2C2_DeInit(void)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) != HAL_I2C_STATE_RESET)
 80094a4:	4806      	ldr	r0, [pc, #24]	; (80094c0 <I2C2_DeInit+0x20>)
 80094a6:	f004 f91e 	bl	800d6e6 <HAL_I2C_GetState>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d005      	beq.n	80094bc <I2C2_DeInit+0x1c>
  {
    /* DeInit the I2C */
    HAL_I2C_DeInit(&I2c2Handle);
 80094b0:	4803      	ldr	r0, [pc, #12]	; (80094c0 <I2C2_DeInit+0x20>)
 80094b2:	f003 fbca 	bl	800cc4a <HAL_I2C_DeInit>
    I2C2_MspDeInit(&I2c2Handle);
 80094b6:	4802      	ldr	r0, [pc, #8]	; (80094c0 <I2C2_DeInit+0x20>)
 80094b8:	f000 f804 	bl	80094c4 <I2C2_MspDeInit>
  }
}
 80094bc:	bf00      	nop
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	20000fac 	.word	0x20000fac

080094c4 <I2C2_MspDeInit>:
  * @brief Discovery I2C2 MSP DeInitialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C2)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a1f      	ldr	r2, [pc, #124]	; (8009550 <I2C2_MspDeInit+0x8c>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d138      	bne.n	8009548 <I2C2_MspDeInit+0x84>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 80094d6:	4b1f      	ldr	r3, [pc, #124]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094da:	4a1e      	ldr	r2, [pc, #120]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094dc:	f043 0302 	orr.w	r3, r3, #2
 80094e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80094e2:	4b1c      	ldr	r3, [pc, #112]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094e6:	f003 0302 	and.w	r3, r3, #2
 80094ea:	60fb      	str	r3, [r7, #12]
 80094ec:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 80094ee:	4b19      	ldr	r3, [pc, #100]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094f2:	4a18      	ldr	r2, [pc, #96]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80094fa:	4b16      	ldr	r3, [pc, #88]	; (8009554 <I2C2_MspDeInit+0x90>)
 80094fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009502:	60bb      	str	r3, [r7, #8]
 8009504:	68bb      	ldr	r3, [r7, #8]

    /* Configure I2C Rx/Tx as alternate function  */
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SCL_GPIO_PORT, DISCOVERY_I2C2_SCL_PIN);
 8009506:	2110      	movs	r1, #16
 8009508:	4813      	ldr	r0, [pc, #76]	; (8009558 <I2C2_MspDeInit+0x94>)
 800950a:	f003 f9ed 	bl	800c8e8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SDA_GPIO_PORT,  DISCOVERY_I2C2_SDA_PIN);
 800950e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009512:	4812      	ldr	r0, [pc, #72]	; (800955c <I2C2_MspDeInit+0x98>)
 8009514:	f003 f9e8 	bl	800c8e8 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C2 peripheral ############################*/
    /* Force and release I2C Peripheral */
    DISCOVERY_I2C2_FORCE_RESET();
 8009518:	4b0e      	ldr	r3, [pc, #56]	; (8009554 <I2C2_MspDeInit+0x90>)
 800951a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800951c:	4a0d      	ldr	r2, [pc, #52]	; (8009554 <I2C2_MspDeInit+0x90>)
 800951e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009522:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 8009524:	4b0b      	ldr	r3, [pc, #44]	; (8009554 <I2C2_MspDeInit+0x90>)
 8009526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009528:	4a0a      	ldr	r2, [pc, #40]	; (8009554 <I2C2_MspDeInit+0x90>)
 800952a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800952e:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C2 clock */
    DISCOVERY_I2C2_CLK_DISABLE();
 8009530:	4b08      	ldr	r3, [pc, #32]	; (8009554 <I2C2_MspDeInit+0x90>)
 8009532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009534:	4a07      	ldr	r2, [pc, #28]	; (8009554 <I2C2_MspDeInit+0x90>)
 8009536:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800953a:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C2 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_EV_IRQn);
 800953c:	2021      	movs	r0, #33	; 0x21
 800953e:	f002 fe94 	bl	800c26a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8009542:	2022      	movs	r0, #34	; 0x22
 8009544:	f002 fe91 	bl	800c26a <HAL_NVIC_DisableIRQ>
  }
}
 8009548:	bf00      	nop
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	40005800 	.word	0x40005800
 8009554:	40021000 	.word	0x40021000
 8009558:	48001c00 	.word	0x48001c00
 800955c:	48000400 	.word	0x48000400

08009560 <I2C2_WriteData>:
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @param  Value: The target register value to be written
  * @retval None
  */
static void I2C2_WriteData(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t Value)
{
 8009560:	b590      	push	{r4, r7, lr}
 8009562:	b089      	sub	sp, #36	; 0x24
 8009564:	af04      	add	r7, sp, #16
 8009566:	4604      	mov	r4, r0
 8009568:	4608      	mov	r0, r1
 800956a:	4611      	mov	r1, r2
 800956c:	461a      	mov	r2, r3
 800956e:	4623      	mov	r3, r4
 8009570:	80fb      	strh	r3, [r7, #6]
 8009572:	4603      	mov	r3, r0
 8009574:	80bb      	strh	r3, [r7, #4]
 8009576:	460b      	mov	r3, r1
 8009578:	807b      	strh	r3, [r7, #2]
 800957a:	4613      	mov	r3, r2
 800957c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 800957e:	2300      	movs	r3, #0
 8009580:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8009582:	b672      	cpsid	i
}
 8009584:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, &Value, 1, I2c2Timeout);
 8009586:	4b0d      	ldr	r3, [pc, #52]	; (80095bc <I2C2_WriteData+0x5c>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	8878      	ldrh	r0, [r7, #2]
 800958c:	88ba      	ldrh	r2, [r7, #4]
 800958e:	88f9      	ldrh	r1, [r7, #6]
 8009590:	9302      	str	r3, [sp, #8]
 8009592:	2301      	movs	r3, #1
 8009594:	9301      	str	r3, [sp, #4]
 8009596:	1c7b      	adds	r3, r7, #1
 8009598:	9300      	str	r3, [sp, #0]
 800959a:	4603      	mov	r3, r0
 800959c:	4808      	ldr	r0, [pc, #32]	; (80095c0 <I2C2_WriteData+0x60>)
 800959e:	f003 fd6d 	bl	800d07c <HAL_I2C_Mem_Write>
 80095a2:	4603      	mov	r3, r0
 80095a4:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 80095a6:	b662      	cpsie	i
}
 80095a8:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d001      	beq.n	80095b4 <I2C2_WriteData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 80095b0:	f000 f890 	bl	80096d4 <I2C2_Error>
  }
}
 80095b4:	bf00      	nop
 80095b6:	3714      	adds	r7, #20
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd90      	pop	{r4, r7, pc}
 80095bc:	20000530 	.word	0x20000530
 80095c0:	20000fac 	.word	0x20000fac

080095c4 <I2C2_ReadData>:
  * @param  Reg: The target register address to read
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @retval read register value
  */
static uint8_t I2C2_ReadData(uint16_t Addr, uint16_t Reg, uint16_t RegSize)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b088      	sub	sp, #32
 80095c8:	af04      	add	r7, sp, #16
 80095ca:	4603      	mov	r3, r0
 80095cc:	80fb      	strh	r3, [r7, #6]
 80095ce:	460b      	mov	r3, r1
 80095d0:	80bb      	strh	r3, [r7, #4]
 80095d2:	4613      	mov	r3, r2
 80095d4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 80095da:	2300      	movs	r3, #0
 80095dc:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80095de:	b672      	cpsid	i
}
 80095e0:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, Reg, RegSize, &value, 1, I2c2Timeout);
 80095e2:	4b10      	ldr	r3, [pc, #64]	; (8009624 <I2C2_ReadData+0x60>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	8878      	ldrh	r0, [r7, #2]
 80095e8:	88ba      	ldrh	r2, [r7, #4]
 80095ea:	88f9      	ldrh	r1, [r7, #6]
 80095ec:	9302      	str	r3, [sp, #8]
 80095ee:	2301      	movs	r3, #1
 80095f0:	9301      	str	r3, [sp, #4]
 80095f2:	f107 030e 	add.w	r3, r7, #14
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	4603      	mov	r3, r0
 80095fa:	480b      	ldr	r0, [pc, #44]	; (8009628 <I2C2_ReadData+0x64>)
 80095fc:	f003 fe52 	bl	800d2a4 <HAL_I2C_Mem_Read>
 8009600:	4603      	mov	r3, r0
 8009602:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8009604:	b662      	cpsie	i
}
 8009606:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8009608:	7bfb      	ldrb	r3, [r7, #15]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d004      	beq.n	8009618 <I2C2_ReadData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800960e:	f000 f861 	bl	80096d4 <I2C2_Error>
    HAL_Delay(200);
 8009612:	20c8      	movs	r0, #200	; 0xc8
 8009614:	f001 fce0 	bl	800afd8 <HAL_Delay>
  }

  return value;
 8009618:	7bbb      	ldrb	r3, [r7, #14]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20000530 	.word	0x20000530
 8009628:	20000fac 	.word	0x20000fac

0800962c <I2C2_isDeviceReady>:

static uint8_t I2C2_isDeviceReady(uint16_t Addr, uint32_t trial)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	4603      	mov	r3, r0
 8009634:	6039      	str	r1, [r7, #0]
 8009636:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009638:	2300      	movs	r3, #0
 800963a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 800963c:	2300      	movs	r3, #0
 800963e:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8009640:	b672      	cpsid	i
}
 8009642:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_IsDeviceReady(&I2c2Handle, Addr, trial, 50);
 8009644:	88f9      	ldrh	r1, [r7, #6]
 8009646:	2332      	movs	r3, #50	; 0x32
 8009648:	683a      	ldr	r2, [r7, #0]
 800964a:	480a      	ldr	r0, [pc, #40]	; (8009674 <I2C2_isDeviceReady+0x48>)
 800964c:	f003 ff44 	bl	800d4d8 <HAL_I2C_IsDeviceReady>
 8009650:	4603      	mov	r3, r0
 8009652:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8009654:	b662      	cpsie	i
}
 8009656:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8009658:	7bfb      	ldrb	r3, [r7, #15]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d004      	beq.n	8009668 <I2C2_isDeviceReady+0x3c>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800965e:	f000 f839 	bl	80096d4 <I2C2_Error>
    HAL_Delay(200);
 8009662:	20c8      	movs	r0, #200	; 0xc8
 8009664:	f001 fcb8 	bl	800afd8 <HAL_Delay>
  }

  return value;
 8009668:	7bbb      	ldrb	r3, [r7, #14]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	20000fac 	.word	0x20000fac

08009678 <I2C2_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C2_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b08a      	sub	sp, #40	; 0x28
 800967c:	af04      	add	r7, sp, #16
 800967e:	607b      	str	r3, [r7, #4]
 8009680:	4603      	mov	r3, r0
 8009682:	81fb      	strh	r3, [r7, #14]
 8009684:	460b      	mov	r3, r1
 8009686:	81bb      	strh	r3, [r7, #12]
 8009688:	4613      	mov	r3, r2
 800968a:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 800968c:	2300      	movs	r3, #0
 800968e:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 8009690:	b672      	cpsid	i
}
 8009692:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8009694:	4b0d      	ldr	r3, [pc, #52]	; (80096cc <I2C2_ReadBuffer+0x54>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	8978      	ldrh	r0, [r7, #10]
 800969a:	89ba      	ldrh	r2, [r7, #12]
 800969c:	89f9      	ldrh	r1, [r7, #14]
 800969e:	9302      	str	r3, [sp, #8]
 80096a0:	8c3b      	ldrh	r3, [r7, #32]
 80096a2:	9301      	str	r3, [sp, #4]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	4603      	mov	r3, r0
 80096aa:	4809      	ldr	r0, [pc, #36]	; (80096d0 <I2C2_ReadBuffer+0x58>)
 80096ac:	f003 fdfa 	bl	800d2a4 <HAL_I2C_Mem_Read>
 80096b0:	4603      	mov	r3, r0
 80096b2:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 80096b4:	b662      	cpsie	i
}
 80096b6:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 80096b8:	7dfb      	ldrb	r3, [r7, #23]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d001      	beq.n	80096c2 <I2C2_ReadBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 80096be:	f000 f809 	bl	80096d4 <I2C2_Error>
  }

  return status;
 80096c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3718      	adds	r7, #24
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	20000530 	.word	0x20000530
 80096d0:	20000fac 	.word	0x20000fac

080096d4 <I2C2_Error>:
/**
  * @brief Discovery I2C2 error treatment function
  * @retval None
  */
static void I2C2_Error(void)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	af00      	add	r7, sp, #0
  BSP_ErrorHandler();
 80096d8:	f7ff fda1 	bl	800921e <BSP_ErrorHandler>

  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c2Handle);
 80096dc:	4803      	ldr	r0, [pc, #12]	; (80096ec <I2C2_Error+0x18>)
 80096de:	f003 fab4 	bl	800cc4a <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C2_Init();
 80096e2:	f7ff fe31 	bl	8009348 <I2C2_Init>
}
 80096e6:	bf00      	nop
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	20000fac 	.word	0x20000fac

080096f0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]

  if (HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f003 fff4 	bl	800d6e6 <HAL_I2C_GetState>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d132      	bne.n	800976a <I2Cx_Init+0x7a>
  {
    if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cTSHandler))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a1b      	ldr	r2, [pc, #108]	; (8009774 <I2Cx_Init+0x84>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d103      	bne.n	8009714 <I2Cx_Init+0x24>
    {
      /* TS (Capacitive Touch Panel) and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_TS_I2Cx;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a1a      	ldr	r2, [pc, #104]	; (8009778 <I2Cx_Init+0x88>)
 8009710:	601a      	str	r2, [r3, #0]
 8009712:	e012      	b.n	800973a <I2Cx_Init+0x4a>

      /* Need to enable MFX, and in doing so, initialize I2C at the same time */
      /* MFX_IO_Init();*/

    }
    else if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cAudioHandler))
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a19      	ldr	r2, [pc, #100]	; (800977c <I2Cx_Init+0x8c>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d103      	bne.n	8009724 <I2Cx_Init+0x34>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a18      	ldr	r2, [pc, #96]	; (8009780 <I2Cx_Init+0x90>)
 8009720:	601a      	str	r2, [r3, #0]
 8009722:	e00a      	b.n	800973a <I2Cx_Init+0x4a>
    }
    else if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cCameraHandler))
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a17      	ldr	r2, [pc, #92]	; (8009784 <I2Cx_Init+0x94>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d103      	bne.n	8009734 <I2Cx_Init+0x44>
    {
      i2c_handler->Instance = DISCOVERY_CAMERA_I2Cx;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a12      	ldr	r2, [pc, #72]	; (8009778 <I2Cx_Init+0x88>)
 8009730:	601a      	str	r2, [r3, #0]
 8009732:	e002      	b.n	800973a <I2Cx_Init+0x4a>
    }
    else
    {
      /* External, EEPROM and Arduino connector I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a10      	ldr	r2, [pc, #64]	; (8009778 <I2Cx_Init+0x88>)
 8009738:	601a      	str	r2, [r3, #0]
    }

    i2c_handler->Init.Timing           = DISCOVERY_I2C_TIMING;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4a12      	ldr	r2, [pc, #72]	; (8009788 <I2Cx_Init+0x98>)
 800973e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0x70;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2270      	movs	r2, #112	; 0x70
 8009744:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2201      	movs	r2, #1
 800974a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0xFF;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	22ff      	movs	r2, #255	; 0xff
 8009756:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	621a      	str	r2, [r3, #32]


    /* Init the I2C */
    HAL_I2C_Init(i2c_handler);
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f003 f9e1 	bl	800cb2c <HAL_I2C_Init>

  }

}
 800976a:	bf00      	nop
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	20001000 	.word	0x20001000
 8009778:	40005800 	.word	0x40005800
 800977c:	20001054 	.word	0x20001054
 8009780:	40005400 	.word	0x40005400
 8009784:	200010a8 	.word	0x200010a8
 8009788:	90112626 	.word	0x90112626

0800978c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b08a      	sub	sp, #40	; 0x28
 8009790:	af04      	add	r7, sp, #16
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	4608      	mov	r0, r1
 8009796:	4611      	mov	r1, r2
 8009798:	461a      	mov	r2, r3
 800979a:	4603      	mov	r3, r0
 800979c:	72fb      	strb	r3, [r7, #11]
 800979e:	460b      	mov	r3, r1
 80097a0:	813b      	strh	r3, [r7, #8]
 80097a2:	4613      	mov	r3, r2
 80097a4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80097a6:	2300      	movs	r3, #0
 80097a8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80097aa:	7afb      	ldrb	r3, [r7, #11]
 80097ac:	b299      	uxth	r1, r3
 80097ae:	88f8      	ldrh	r0, [r7, #6]
 80097b0:	893a      	ldrh	r2, [r7, #8]
 80097b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80097b6:	9302      	str	r3, [sp, #8]
 80097b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097ba:	9301      	str	r3, [sp, #4]
 80097bc:	6a3b      	ldr	r3, [r7, #32]
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	4603      	mov	r3, r0
 80097c2:	68f8      	ldr	r0, [r7, #12]
 80097c4:	f003 fd6e 	bl	800d2a4 <HAL_I2C_Mem_Read>
 80097c8:	4603      	mov	r3, r0
 80097ca:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 80097cc:	7dfb      	ldrb	r3, [r7, #23]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d004      	beq.n	80097dc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80097d2:	7afb      	ldrb	r3, [r7, #11]
 80097d4:	4619      	mov	r1, r3
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f000 f832 	bl	8009840 <I2Cx_Error>
  }
  return status;
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3718      	adds	r7, #24
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b08a      	sub	sp, #40	; 0x28
 80097ea:	af04      	add	r7, sp, #16
 80097ec:	60f8      	str	r0, [r7, #12]
 80097ee:	4608      	mov	r0, r1
 80097f0:	4611      	mov	r1, r2
 80097f2:	461a      	mov	r2, r3
 80097f4:	4603      	mov	r3, r0
 80097f6:	72fb      	strb	r3, [r7, #11]
 80097f8:	460b      	mov	r3, r1
 80097fa:	813b      	strh	r3, [r7, #8]
 80097fc:	4613      	mov	r3, r2
 80097fe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8009804:	7afb      	ldrb	r3, [r7, #11]
 8009806:	b299      	uxth	r1, r3
 8009808:	88f8      	ldrh	r0, [r7, #6]
 800980a:	893a      	ldrh	r2, [r7, #8]
 800980c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009810:	9302      	str	r3, [sp, #8]
 8009812:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009814:	9301      	str	r3, [sp, #4]
 8009816:	6a3b      	ldr	r3, [r7, #32]
 8009818:	9300      	str	r3, [sp, #0]
 800981a:	4603      	mov	r3, r0
 800981c:	68f8      	ldr	r0, [r7, #12]
 800981e:	f003 fc2d 	bl	800d07c <HAL_I2C_Mem_Write>
 8009822:	4603      	mov	r3, r0
 8009824:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8009826:	7dfb      	ldrb	r3, [r7, #23]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d004      	beq.n	8009836 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initialize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800982c:	7afb      	ldrb	r3, [r7, #11]
 800982e:	4619      	mov	r1, r3
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 f805 	bl	8009840 <I2Cx_Error>
  }
  return status;
 8009836:	7dfb      	ldrb	r3, [r7, #23]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3718      	adds	r7, #24
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	70fb      	strb	r3, [r7, #3]
  BSP_ErrorHandler();
 800984c:	f7ff fce7 	bl	800921e <BSP_ErrorHandler>

  /* De-initialize the I2C communication bus */
  if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cTSHandler))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a08      	ldr	r2, [pc, #32]	; (8009874 <I2Cx_Error+0x34>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d102      	bne.n	800985e <I2Cx_Error+0x1e>
  {
    I2C2_DeInit();
 8009858:	f7ff fe22 	bl	80094a0 <I2C2_DeInit>
 800985c:	e002      	b.n	8009864 <I2Cx_Error+0x24>
  }
  else
  {
    HAL_I2C_DeInit(i2c_handler);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f003 f9f3 	bl	800cc4a <HAL_I2C_DeInit>
  }

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f7ff ff43 	bl	80096f0 <I2Cx_Init>
}
 800986a:	bf00      	nop
 800986c:	3708      	adds	r7, #8
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	20001000 	.word	0x20001000

08009878 <MFX_IO_Init>:
/**
  * @brief  Initializes MFX low level.
  * @retval None
  */
void MFX_IO_Init(void)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	af00      	add	r7, sp, #0
  /* I2C2 init */
  I2C2_Init();
 800987c:	f7ff fd64 	bl	8009348 <I2C2_Init>

  /* Wait for device ready */
  if (I2C2_isDeviceReady(IO1_I2C_ADDRESS, 4) != HAL_OK)
 8009880:	2104      	movs	r1, #4
 8009882:	2084      	movs	r0, #132	; 0x84
 8009884:	f7ff fed2 	bl	800962c <I2C2_isDeviceReady>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <MFX_IO_Init+0x1a>
  {
    BSP_ErrorHandler();
 800988e:	f7ff fcc6 	bl	800921e <BSP_ErrorHandler>
  }
}
 8009892:	bf00      	nop
 8009894:	bd80      	pop	{r7, pc}
	...

08009898 <MFX_IO_DeInit>:
/**
  * @brief  Deinitializes MFX low level.
  * @retval None
  */
void MFX_IO_DeInit(void)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b088      	sub	sp, #32
 800989c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 800989e:	4b19      	ldr	r3, [pc, #100]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098a2:	4a18      	ldr	r2, [pc, #96]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098aa:	4b16      	ldr	r3, [pc, #88]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098b2:	60bb      	str	r3, [r7, #8]
 80098b4:	68bb      	ldr	r3, [r7, #8]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 80098b6:	2340      	movs	r3, #64	; 0x40
 80098b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80098ba:	2301      	movs	r3, #1
 80098bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80098be:	2300      	movs	r3, #0
 80098c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 80098c2:	2302      	movs	r3, #2
 80098c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 80098c6:	f107 030c 	add.w	r3, r7, #12
 80098ca:	4619      	mov	r1, r3
 80098cc:	480e      	ldr	r0, [pc, #56]	; (8009908 <MFX_IO_DeInit+0x70>)
 80098ce:	f002 fe79 	bl	800c5c4 <HAL_GPIO_Init>

  /* DeInit interrupt pin : disable IRQ before to avoid spurious interrupt */
  HAL_NVIC_DisableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 80098d2:	2017      	movs	r0, #23
 80098d4:	f002 fcc9 	bl	800c26a <HAL_NVIC_DisableIRQ>
  MFX_INT_GPIO_CLK_ENABLE();
 80098d8:	4b0a      	ldr	r3, [pc, #40]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098dc:	4a09      	ldr	r2, [pc, #36]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098de:	f043 0304 	orr.w	r3, r3, #4
 80098e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098e4:	4b07      	ldr	r3, [pc, #28]	; (8009904 <MFX_IO_DeInit+0x6c>)
 80098e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098e8:	f003 0304 	and.w	r3, r3, #4
 80098ec:	607b      	str	r3, [r7, #4]
 80098ee:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_DeInit(MFX_INT_GPIO_PORT, MFX_INT_PIN);
 80098f0:	2120      	movs	r1, #32
 80098f2:	4806      	ldr	r0, [pc, #24]	; (800990c <MFX_IO_DeInit+0x74>)
 80098f4:	f002 fff8 	bl	800c8e8 <HAL_GPIO_DeInit>

  /* I2C2 Deinit */
  I2C2_DeInit();
 80098f8:	f7ff fdd2 	bl	80094a0 <I2C2_DeInit>
}
 80098fc:	bf00      	nop
 80098fe:	3720      	adds	r7, #32
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}
 8009904:	40021000 	.word	0x40021000
 8009908:	48001c00 	.word	0x48001c00
 800990c:	48000800 	.word	0x48000800

08009910 <MFX_IO_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void MFX_IO_ITConfig(void)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO clock */
  MFX_INT_GPIO_CLK_ENABLE();
 8009916:	4b13      	ldr	r3, [pc, #76]	; (8009964 <MFX_IO_ITConfig+0x54>)
 8009918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800991a:	4a12      	ldr	r2, [pc, #72]	; (8009964 <MFX_IO_ITConfig+0x54>)
 800991c:	f043 0304 	orr.w	r3, r3, #4
 8009920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009922:	4b10      	ldr	r3, [pc, #64]	; (8009964 <MFX_IO_ITConfig+0x54>)
 8009924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009926:	f003 0304 	and.w	r3, r3, #4
 800992a:	603b      	str	r3, [r7, #0]
 800992c:	683b      	ldr	r3, [r7, #0]

  /* MFX_OUT_IRQ (normally used for EXTI_WKUP) */
  GPIO_InitStruct.Pin   = MFX_INT_PIN;
 800992e:	2320      	movs	r3, #32
 8009930:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8009932:	2300      	movs	r3, #0
 8009934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009936:	2300      	movs	r3, #0
 8009938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 800993a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800993e:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(MFX_INT_GPIO_PORT, &GPIO_InitStruct);
 8009940:	1d3b      	adds	r3, r7, #4
 8009942:	4619      	mov	r1, r3
 8009944:	4808      	ldr	r0, [pc, #32]	; (8009968 <MFX_IO_ITConfig+0x58>)
 8009946:	f002 fe3d 	bl	800c5c4 <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(MFX_INT_EXTI_IRQn), 0x0F, 0x0F);
 800994a:	220f      	movs	r2, #15
 800994c:	210f      	movs	r1, #15
 800994e:	2017      	movs	r0, #23
 8009950:	f002 fc61 	bl	800c216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8009954:	2017      	movs	r0, #23
 8009956:	f002 fc7a 	bl	800c24e <HAL_NVIC_EnableIRQ>
}
 800995a:	bf00      	nop
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	40021000 	.word	0x40021000
 8009968:	48000800 	.word	0x48000800

0800996c <MFX_IO_EnableWakeupPin>:
/**
  * @brief  Configures MFX wke up  pin.
  * @retval None
  */
void MFX_IO_EnableWakeupPin(void)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b086      	sub	sp, #24
 8009970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8009972:	4b0e      	ldr	r3, [pc, #56]	; (80099ac <MFX_IO_EnableWakeupPin+0x40>)
 8009974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009976:	4a0d      	ldr	r2, [pc, #52]	; (80099ac <MFX_IO_EnableWakeupPin+0x40>)
 8009978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800997c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800997e:	4b0b      	ldr	r3, [pc, #44]	; (80099ac <MFX_IO_EnableWakeupPin+0x40>)
 8009980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009986:	603b      	str	r3, [r7, #0]
 8009988:	683b      	ldr	r3, [r7, #0]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 800998a:	2340      	movs	r3, #64	; 0x40
 800998c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800998e:	2301      	movs	r3, #1
 8009990:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009992:	2302      	movs	r3, #2
 8009994:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8009996:	2300      	movs	r3, #0
 8009998:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 800999a:	1d3b      	adds	r3, r7, #4
 800999c:	4619      	mov	r1, r3
 800999e:	4804      	ldr	r0, [pc, #16]	; (80099b0 <MFX_IO_EnableWakeupPin+0x44>)
 80099a0:	f002 fe10 	bl	800c5c4 <HAL_GPIO_Init>
}
 80099a4:	bf00      	nop
 80099a6:	3718      	adds	r7, #24
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	40021000 	.word	0x40021000
 80099b0:	48001c00 	.word	0x48001c00

080099b4 <MFX_IO_Wakeup>:
/**
  * @brief  Wakeup MFX.
  * @retval None
  */
void MFX_IO_Wakeup(void)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	af00      	add	r7, sp, #0
  /* Set Wakeup pin to high to wakeup Idd measurement component from standby mode */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_SET);
 80099b8:	2201      	movs	r2, #1
 80099ba:	2140      	movs	r1, #64	; 0x40
 80099bc:	4806      	ldr	r0, [pc, #24]	; (80099d8 <MFX_IO_Wakeup+0x24>)
 80099be:	f003 f885 	bl	800cacc <HAL_GPIO_WritePin>

  /* Wait */
  HAL_Delay(1);
 80099c2:	2001      	movs	r0, #1
 80099c4:	f001 fb08 	bl	800afd8 <HAL_Delay>

  /* Set gpio pin basck to low */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_RESET);
 80099c8:	2200      	movs	r2, #0
 80099ca:	2140      	movs	r1, #64	; 0x40
 80099cc:	4802      	ldr	r0, [pc, #8]	; (80099d8 <MFX_IO_Wakeup+0x24>)
 80099ce:	f003 f87d 	bl	800cacc <HAL_GPIO_WritePin>
}
 80099d2:	bf00      	nop
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	48001c00 	.word	0x48001c00

080099dc <MFX_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to be written
  * @retval None
  */
void MFX_IO_Write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	4603      	mov	r3, r0
 80099e4:	80fb      	strh	r3, [r7, #6]
 80099e6:	460b      	mov	r3, r1
 80099e8:	717b      	strb	r3, [r7, #5]
 80099ea:	4613      	mov	r3, r2
 80099ec:	713b      	strb	r3, [r7, #4]
  I2C2_WriteData(Addr, Reg, I2C_MEMADD_SIZE_8BIT, Value);
 80099ee:	797b      	ldrb	r3, [r7, #5]
 80099f0:	b299      	uxth	r1, r3
 80099f2:	793b      	ldrb	r3, [r7, #4]
 80099f4:	88f8      	ldrh	r0, [r7, #6]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f7ff fdb2 	bl	8009560 <I2C2_WriteData>
}
 80099fc:	bf00      	nop
 80099fe:	3708      	adds	r7, #8
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <MFX_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */
uint8_t MFX_IO_Read(uint16_t Addr, uint8_t Reg)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	460a      	mov	r2, r1
 8009a0e:	80fb      	strh	r3, [r7, #6]
 8009a10:	4613      	mov	r3, r2
 8009a12:	717b      	strb	r3, [r7, #5]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8009a14:	797b      	ldrb	r3, [r7, #5]
 8009a16:	b299      	uxth	r1, r3
 8009a18:	88fb      	ldrh	r3, [r7, #6]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f7ff fdd1 	bl	80095c4 <I2C2_ReadData>
 8009a22:	4603      	mov	r3, r0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3708      	adds	r7, #8
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <MFX_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t MFX_IO_ReadMultiple(uint16_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b086      	sub	sp, #24
 8009a30:	af02      	add	r7, sp, #8
 8009a32:	60ba      	str	r2, [r7, #8]
 8009a34:	461a      	mov	r2, r3
 8009a36:	4603      	mov	r3, r0
 8009a38:	81fb      	strh	r3, [r7, #14]
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	737b      	strb	r3, [r7, #13]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8009a42:	7b7b      	ldrb	r3, [r7, #13]
 8009a44:	b299      	uxth	r1, r3
 8009a46:	89f8      	ldrh	r0, [r7, #14]
 8009a48:	88fb      	ldrh	r3, [r7, #6]
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f7ff fe12 	bl	8009678 <I2C2_ReadBuffer>
 8009a54:	4603      	mov	r3, r0
 8009a56:	b29b      	uxth	r3, r3
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <MFX_IO_Delay>:
  * @brief  MFX delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void MFX_IO_Delay(uint32_t Delay)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f001 fab5 	bl	800afd8 <HAL_Delay>
}
 8009a6e:	bf00      	nop
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
	...

08009a78 <FMC_BANK1_MspInit>:
  * @brief  Initializes FMC_BANK1_LCD_IO MSP.
  * @param  None
  * @retval None
  */
void FMC_BANK1_MspInit(void)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08c      	sub	sp, #48	; 0x30
 8009a7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_Init_Structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8009a7e:	4b38      	ldr	r3, [pc, #224]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a82:	4a37      	ldr	r2, [pc, #220]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009a84:	f043 0301 	orr.w	r3, r3, #1
 8009a88:	6513      	str	r3, [r2, #80]	; 0x50
 8009a8a:	4b35      	ldr	r3, [pc, #212]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009a8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a8e:	f003 0301 	and.w	r3, r3, #1
 8009a92:	61bb      	str	r3, [r7, #24]
 8009a94:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009a96:	4b32      	ldr	r3, [pc, #200]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a9a:	4a31      	ldr	r2, [pc, #196]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009a9c:	f043 0308 	orr.w	r3, r3, #8
 8009aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009aa2:	4b2f      	ldr	r3, [pc, #188]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aa6:	f003 0308 	and.w	r3, r3, #8
 8009aaa:	617b      	str	r3, [r7, #20]
 8009aac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009aae:	4b2c      	ldr	r3, [pc, #176]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab2:	4a2b      	ldr	r2, [pc, #172]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ab4:	f043 0310 	orr.w	r3, r3, #16
 8009ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009aba:	4b29      	ldr	r3, [pc, #164]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009abe:	f003 0310 	and.w	r3, r3, #16
 8009ac2:	613b      	str	r3, [r7, #16]
 8009ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009ac6:	4b26      	ldr	r3, [pc, #152]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aca:	4a25      	ldr	r2, [pc, #148]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009acc:	f043 0320 	orr.w	r3, r3, #32
 8009ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ad2:	4b23      	ldr	r3, [pc, #140]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ad6:	f003 0320 	and.w	r3, r3, #32
 8009ada:	60fb      	str	r3, [r7, #12]
 8009adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8009ade:	4b20      	ldr	r3, [pc, #128]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ae2:	4a1f      	ldr	r2, [pc, #124]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009aea:	4b1d      	ldr	r3, [pc, #116]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009af2:	60bb      	str	r3, [r7, #8]
 8009af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009af6:	4b1a      	ldr	r3, [pc, #104]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009afa:	4a19      	ldr	r2, [pc, #100]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b00:	6593      	str	r3, [r2, #88]	; 0x58
 8009b02:	4b17      	ldr	r3, [pc, #92]	; (8009b60 <FMC_BANK1_MspInit+0xe8>)
 8009b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b0a:	607b      	str	r3, [r7, #4]
 8009b0c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8009b0e:	f005 fc27 	bl	800f360 <HAL_PWREx_EnableVddIO2>

  GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 8009b12:	2302      	movs	r3, #2
 8009b14:	623b      	str	r3, [r7, #32]
  GPIO_Init_Structure.Pull      = GPIO_PULLUP;
 8009b16:	2301      	movs	r3, #1
 8009b18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b1a:	2303      	movs	r3, #3
 8009b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init_Structure.Alternate = GPIO_AF12_FMC;
 8009b1e:	230c      	movs	r3, #12
 8009b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* GPIOD configuration */ /* GPIO_PIN_7 is  FMC_NE1 */
  GPIO_Init_Structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 8009b22:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8009b26:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7;

  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8009b28:	f107 031c 	add.w	r3, r7, #28
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	480d      	ldr	r0, [pc, #52]	; (8009b64 <FMC_BANK1_MspInit+0xec>)
 8009b30:	f002 fd48 	bl	800c5c4 <HAL_GPIO_Init>




  /* GPIOE configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_7     | \
 8009b34:	f64f 7380 	movw	r3, #65408	; 0xff80
 8009b38:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | \
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8009b3a:	f107 031c 	add.w	r3, r7, #28
 8009b3e:	4619      	mov	r1, r3
 8009b40:	4809      	ldr	r0, [pc, #36]	; (8009b68 <FMC_BANK1_MspInit+0xf0>)
 8009b42:	f002 fd3f 	bl	800c5c4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_13 ;
 8009b46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009b4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8009b4c:	f107 031c 	add.w	r3, r7, #28
 8009b50:	4619      	mov	r1, r3
 8009b52:	4804      	ldr	r0, [pc, #16]	; (8009b64 <FMC_BANK1_MspInit+0xec>)
 8009b54:	f002 fd36 	bl	800c5c4 <HAL_GPIO_Init>

}
 8009b58:	bf00      	nop
 8009b5a:	3730      	adds	r7, #48	; 0x30
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	40021000 	.word	0x40021000
 8009b64:	48000c00 	.word	0x48000c00
 8009b68:	48001000 	.word	0x48001000

08009b6c <FMC_BANK1_Init>:
  * @brief  Initializes LCD IO.
  * @param  None
  * @retval None
  */
void FMC_BANK1_Init(void)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b0a4      	sub	sp, #144	; 0x90
 8009b70:	af00      	add	r7, sp, #0
  FMC_NORSRAM_TimingTypeDef sram_timing;
  FMC_NORSRAM_TimingTypeDef sram_timing_write;

  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FMC_NORSRAM_DEVICE;
 8009b72:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8009b76:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Extended  = FMC_NORSRAM_EXTENDED_DEVICE;
 8009b78:	4b26      	ldr	r3, [pc, #152]	; (8009c14 <FMC_BANK1_Init+0xa8>)
 8009b7a:	647b      	str	r3, [r7, #68]	; 0x44


  /* Timing for READING */

  sram_timing.AddressSetupTime       = 1;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	623b      	str	r3, [r7, #32]
  sram_timing.AddressHoldTime        = 1;
 8009b80:	2301      	movs	r3, #1
 8009b82:	627b      	str	r3, [r7, #36]	; 0x24
  sram_timing.DataSetupTime          = 1;
 8009b84:	2301      	movs	r3, #1
 8009b86:	62bb      	str	r3, [r7, #40]	; 0x28
  sram_timing.BusTurnAroundDuration  = 0;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	633b      	str	r3, [r7, #48]	; 0x30
  sram_timing.CLKDivision            = 2;
 8009b8c:	2302      	movs	r3, #2
 8009b8e:	637b      	str	r3, [r7, #52]	; 0x34
  sram_timing.DataLatency            = 2;
 8009b90:	2302      	movs	r3, #2
 8009b92:	63bb      	str	r3, [r7, #56]	; 0x38
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 8009b94:	2300      	movs	r3, #0
 8009b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Timing for WRITING */
  sram_timing_write.AddressSetupTime      = 5;
 8009b98:	2305      	movs	r3, #5
 8009b9a:	603b      	str	r3, [r7, #0]
  sram_timing_write.AddressHoldTime       = 1;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	607b      	str	r3, [r7, #4]
  sram_timing_write.DataSetupTime         = 3;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	60bb      	str	r3, [r7, #8]
  sram_timing_write.BusTurnAroundDuration = 2;
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	613b      	str	r3, [r7, #16]
  sram_timing_write.CLKDivision           = 2;
 8009ba8:	2302      	movs	r3, #2
 8009baa:	617b      	str	r3, [r7, #20]
  sram_timing_write.DataLatency           = 2;
 8009bac:	2302      	movs	r3, #2
 8009bae:	61bb      	str	r3, [r7, #24]
  sram_timing_write.AccessMode            = FMC_ACCESS_MODE_A;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	61fb      	str	r3, [r7, #28]


  hsram.Init.NSBank             = FMC_NORSRAM_BANK1;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.DataAddressMux     = FMC_DATA_ADDRESS_MUX_DISABLE;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.MemoryType         = FMC_MEMORY_TYPE_SRAM;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.MemoryDataWidth    = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8009bc0:	2310      	movs	r3, #16
 8009bc2:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.BurstAccessMode    = FMC_BURST_ACCESS_MODE_DISABLE;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	65fb      	str	r3, [r7, #92]	; 0x5c
  hsram.Init.WaitSignalActive   = FMC_WAIT_TIMING_BEFORE_WS;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.WriteOperation     = FMC_WRITE_OPERATION_ENABLE;
 8009bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bd4:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.WaitSignal         = FMC_WAIT_SIGNAL_DISABLE;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	66bb      	str	r3, [r7, #104]	; 0x68
  hsram.Init.ExtendedMode       = FMC_EXTENDED_MODE_DISABLE;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	66fb      	str	r3, [r7, #108]	; 0x6c
  hsram.Init.AsynchronousWait   = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8009bde:	2300      	movs	r3, #0
 8009be0:	673b      	str	r3, [r7, #112]	; 0x70
  hsram.Init.WriteBurst         = FMC_WRITE_BURST_DISABLE;
 8009be2:	2300      	movs	r3, #0
 8009be4:	677b      	str	r3, [r7, #116]	; 0x74
  hsram.Init.PageSize           = FMC_PAGE_SIZE_NONE;
 8009be6:	2300      	movs	r3, #0
 8009be8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  hsram.Init.WriteFifo          = FMC_WRITE_FIFO_DISABLE;
 8009bec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009bf0:	67fb      	str	r3, [r7, #124]	; 0x7c
  hsram.Init.ContinuousClock    = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	67bb      	str	r3, [r7, #120]	; 0x78
  /* Initialize the SRAM controller */
  FMC_BANK1_MspInit();
 8009bf6:	f7ff ff3f 	bl	8009a78 <FMC_BANK1_MspInit>
  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing_write);
 8009bfa:	463a      	mov	r2, r7
 8009bfc:	f107 0120 	add.w	r1, r7, #32
 8009c00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009c04:	4618      	mov	r0, r3
 8009c06:	f008 fed8 	bl	80129ba <HAL_SRAM_Init>

}
 8009c0a:	bf00      	nop
 8009c0c:	3790      	adds	r7, #144	; 0x90
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	a0000104 	.word	0xa0000104

08009c18 <FMC_BANK1_WriteData>:
  * @brief  Writes register value.
  * @param  Data: Data to be written
  * @retval None
  */
static void FMC_BANK1_WriteData(uint16_t Data)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	4603      	mov	r3, r0
 8009c20:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  LCD_ADDR->REG = Data;
 8009c22:	4a04      	ldr	r2, [pc, #16]	; (8009c34 <FMC_BANK1_WriteData+0x1c>)
 8009c24:	88fb      	ldrh	r3, [r7, #6]
 8009c26:	8013      	strh	r3, [r2, #0]
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr
 8009c34:	60080000 	.word	0x60080000

08009c38 <FMC_BANK1_WriteReg>:
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  * @retval None
  */
static void FMC_BANK1_WriteReg(uint8_t Reg)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b083      	sub	sp, #12
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK1_ADDR->REG = Reg;
 8009c42:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8009c46:	79fa      	ldrb	r2, [r7, #7]
 8009c48:	b292      	uxth	r2, r2
 8009c4a:	801a      	strh	r2, [r3, #0]
}
 8009c4c:	bf00      	nop
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <FMC_BANK1_ReadData>:
  * @brief  Reads register value.
  * @param  None
  * @retval Read value
  */
static uint16_t FMC_BANK1_ReadData(void)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	af00      	add	r7, sp, #0
  return LCD_ADDR->REG;
 8009c5c:	4b03      	ldr	r3, [pc, #12]	; (8009c6c <FMC_BANK1_ReadData+0x14>)
 8009c5e:	881b      	ldrh	r3, [r3, #0]
 8009c60:	b29b      	uxth	r3, r3
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr
 8009c6c:	60080000 	.word	0x60080000

08009c70 <LCD_IO_Init>:
  * @brief  Initializes LCD low level.
  * @param  None
  * @retval None
  */
void LCD_IO_Init(void)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	af00      	add	r7, sp, #0
  FMC_BANK1_Init();
 8009c74:	f7ff ff7a 	bl	8009b6c <FMC_BANK1_Init>
}
 8009c78:	bf00      	nop
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <LCD_IO_WriteData>:
  * @brief  Writes data on LCD data register.
  * @param  Data: Data to be written
  * @retval None
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b082      	sub	sp, #8
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	4603      	mov	r3, r0
 8009c84:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1_WriteData(RegValue);
 8009c86:	88fb      	ldrh	r3, [r7, #6]
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7ff ffc5 	bl	8009c18 <FMC_BANK1_WriteData>
}
 8009c8e:	bf00      	nop
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <LCD_IO_WriteReg>:
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  * @retval None
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b082      	sub	sp, #8
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK1_WriteReg(Reg);
 8009ca0:	79fb      	ldrb	r3, [r7, #7]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7ff ffc8 	bl	8009c38 <FMC_BANK1_WriteReg>
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <LCD_IO_ReadData>:
  * @brief  Reads data from LCD data register.
  * @param  None
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	af00      	add	r7, sp, #0
  return FMC_BANK1_ReadData();
 8009cb4:	f7ff ffd0 	bl	8009c58 <FMC_BANK1_ReadData>
 8009cb8:	4603      	mov	r3, r0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <LCD_IO_Delay>:
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void LCD_IO_Delay(uint32_t Delay)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b082      	sub	sp, #8
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f001 f986 	bl	800afd8 <HAL_Delay>
}
 8009ccc:	bf00      	nop
 8009cce:	3708      	adds	r7, #8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cTSHandler);
 8009cd8:	4812      	ldr	r0, [pc, #72]	; (8009d24 <TS_IO_Init+0x50>)
 8009cda:	f7ff fd09 	bl	80096f0 <I2Cx_Init>

  if (ts_io_init == 0)
 8009cde:	4b12      	ldr	r3, [pc, #72]	; (8009d28 <TS_IO_Init+0x54>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d11b      	bne.n	8009d1e <TS_IO_Init+0x4a>
  {
    if (BSP_LCD_Init() == LCD_ERROR)
 8009ce6:	f000 f8eb 	bl	8009ec0 <BSP_LCD_Init>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d101      	bne.n	8009cf4 <TS_IO_Init+0x20>
    {
      BSP_ErrorHandler();
 8009cf0:	f7ff fa95 	bl	800921e <BSP_ErrorHandler>
    }

    BSP_IO_ConfigPin(TS_RST_PIN, IO_MODE_OUTPUT);
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	2002      	movs	r0, #2
 8009cf8:	f000 f8aa 	bl	8009e50 <BSP_IO_ConfigPin>

    BSP_IO_WritePin(TS_RST_PIN, GPIO_PIN_RESET);
 8009cfc:	2100      	movs	r1, #0
 8009cfe:	2002      	movs	r0, #2
 8009d00:	f000 f8c2 	bl	8009e88 <BSP_IO_WritePin>
    HAL_Delay(10);
 8009d04:	200a      	movs	r0, #10
 8009d06:	f001 f967 	bl	800afd8 <HAL_Delay>
    BSP_IO_WritePin(TS_RST_PIN, GPIO_PIN_SET);
 8009d0a:	2101      	movs	r1, #1
 8009d0c:	2002      	movs	r0, #2
 8009d0e:	f000 f8bb 	bl	8009e88 <BSP_IO_WritePin>
    HAL_Delay(200);
 8009d12:	20c8      	movs	r0, #200	; 0xc8
 8009d14:	f001 f960 	bl	800afd8 <HAL_Delay>

    ts_io_init = 1;
 8009d18:	4b03      	ldr	r3, [pc, #12]	; (8009d28 <TS_IO_Init+0x54>)
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	601a      	str	r2, [r3, #0]
  }
}
 8009d1e:	bf00      	nop
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop
 8009d24:	20001000 	.word	0x20001000
 8009d28:	20000fa8 	.word	0x20000fa8

08009d2c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af02      	add	r7, sp, #8
 8009d32:	4603      	mov	r3, r0
 8009d34:	71fb      	strb	r3, [r7, #7]
 8009d36:	460b      	mov	r3, r1
 8009d38:	71bb      	strb	r3, [r7, #6]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cTSHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&Value, 1);
 8009d3e:	79bb      	ldrb	r3, [r7, #6]
 8009d40:	b29a      	uxth	r2, r3
 8009d42:	79f9      	ldrb	r1, [r7, #7]
 8009d44:	2301      	movs	r3, #1
 8009d46:	9301      	str	r3, [sp, #4]
 8009d48:	1d7b      	adds	r3, r7, #5
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	4803      	ldr	r0, [pc, #12]	; (8009d5c <TS_IO_Write+0x30>)
 8009d50:	f7ff fd49 	bl	80097e6 <I2Cx_WriteMultiple>
}
 8009d54:	bf00      	nop
 8009d56:	3708      	adds	r7, #8
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	20001000 	.word	0x20001000

08009d60 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	4603      	mov	r3, r0
 8009d68:	460a      	mov	r2, r1
 8009d6a:	71fb      	strb	r3, [r7, #7]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	71bb      	strb	r3, [r7, #6]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8009d70:	79fb      	ldrb	r3, [r7, #7]
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	79ba      	ldrb	r2, [r7, #6]
 8009d76:	b291      	uxth	r1, r2
 8009d78:	2201      	movs	r2, #1
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7ff fc22 	bl	80095c4 <I2C2_ReadData>
 8009d80:	4603      	mov	r3, r0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
	...

08009d8c <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af02      	add	r7, sp, #8
 8009d92:	603a      	str	r2, [r7, #0]
 8009d94:	461a      	mov	r2, r3
 8009d96:	4603      	mov	r3, r0
 8009d98:	71fb      	strb	r3, [r7, #7]
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	71bb      	strb	r3, [r7, #6]
 8009d9e:	4613      	mov	r3, r2
 8009da0:	80bb      	strh	r3, [r7, #4]
  return I2Cx_ReadMultiple(&hI2cTSHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8009da2:	79bb      	ldrb	r3, [r7, #6]
 8009da4:	b29a      	uxth	r2, r3
 8009da6:	79f9      	ldrb	r1, [r7, #7]
 8009da8:	88bb      	ldrh	r3, [r7, #4]
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	2301      	movs	r3, #1
 8009db2:	4804      	ldr	r0, [pc, #16]	; (8009dc4 <TS_IO_ReadMultiple+0x38>)
 8009db4:	f7ff fcea 	bl	800978c <I2Cx_ReadMultiple>
 8009db8:	4603      	mov	r3, r0
 8009dba:	b29b      	uxth	r3, r3
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}
 8009dc4:	20001000 	.word	0x20001000

08009dc8 <BSP_IO_Init>:
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_Init(void)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b082      	sub	sp, #8
 8009dcc:	af00      	add	r7, sp, #0
  uint8_t ret = IO_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	71fb      	strb	r3, [r7, #7]
  uint8_t mfxstm32l152_id = 0;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	71bb      	strb	r3, [r7, #6]

  if (io1_driver == NULL) /* Checks if MFX initialization has been already done */
 8009dd6:	4b1a      	ldr	r3, [pc, #104]	; (8009e40 <BSP_IO_Init+0x78>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d128      	bne.n	8009e30 <BSP_IO_Init+0x68>
  {
    mfxstm32l152_idd_drv.WakeUp(IO1_I2C_ADDRESS);
 8009dde:	4b19      	ldr	r3, [pc, #100]	; (8009e44 <BSP_IO_Init+0x7c>)
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	2084      	movs	r0, #132	; 0x84
 8009de4:	4798      	blx	r3

    HAL_Delay(10);
 8009de6:	200a      	movs	r0, #10
 8009de8:	f001 f8f6 	bl	800afd8 <HAL_Delay>

    /* Read ID and verify the IO expander is ready */
    mfxstm32l152_id = mfxstm32l152_io_drv.ReadID(IO1_I2C_ADDRESS);
 8009dec:	4b16      	ldr	r3, [pc, #88]	; (8009e48 <BSP_IO_Init+0x80>)
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	2084      	movs	r0, #132	; 0x84
 8009df2:	4798      	blx	r3
 8009df4:	4603      	mov	r3, r0
 8009df6:	71bb      	strb	r3, [r7, #6]

    if ((mfxstm32l152_id == MFXSTM32L152_ID_1) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 8009df8:	79bb      	ldrb	r3, [r7, #6]
 8009dfa:	2b7b      	cmp	r3, #123	; 0x7b
 8009dfc:	d002      	beq.n	8009e04 <BSP_IO_Init+0x3c>
 8009dfe:	79bb      	ldrb	r3, [r7, #6]
 8009e00:	2b79      	cmp	r3, #121	; 0x79
 8009e02:	d117      	bne.n	8009e34 <BSP_IO_Init+0x6c>
    {
      /* Initialize the MFX */
      io1_driver = &mfxstm32l152_io_drv;
 8009e04:	4b0e      	ldr	r3, [pc, #56]	; (8009e40 <BSP_IO_Init+0x78>)
 8009e06:	4a10      	ldr	r2, [pc, #64]	; (8009e48 <BSP_IO_Init+0x80>)
 8009e08:	601a      	str	r2, [r3, #0]

      /* Initialize the MFX IO driver structure  */
      if (io1_driver->Init != NULL)
 8009e0a:	4b0d      	ldr	r3, [pc, #52]	; (8009e40 <BSP_IO_Init+0x78>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00f      	beq.n	8009e34 <BSP_IO_Init+0x6c>
      {
        io1_driver->Init(IO1_I2C_ADDRESS);
 8009e14:	4b0a      	ldr	r3, [pc, #40]	; (8009e40 <BSP_IO_Init+0x78>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2084      	movs	r0, #132	; 0x84
 8009e1c:	4798      	blx	r3
        io1_driver->Start(IO1_I2C_ADDRESS, IO1_PIN_ALL >> IO1_PIN_OFFSET);
 8009e1e:	4b08      	ldr	r3, [pc, #32]	; (8009e40 <BSP_IO_Init+0x78>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68db      	ldr	r3, [r3, #12]
 8009e24:	4909      	ldr	r1, [pc, #36]	; (8009e4c <BSP_IO_Init+0x84>)
 8009e26:	2084      	movs	r0, #132	; 0x84
 8009e28:	4798      	blx	r3

        ret = IO_OK;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	71fb      	strb	r3, [r7, #7]
 8009e2e:	e001      	b.n	8009e34 <BSP_IO_Init+0x6c>
      }
    }
  }
  else
  {
    ret = IO_ALREADY_INITIALIZED;
 8009e30:	2303      	movs	r3, #3
 8009e32:	71fb      	strb	r3, [r7, #7]
  }

  return ret;
 8009e34:	79fb      	ldrb	r3, [r7, #7]
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3708      	adds	r7, #8
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
 8009e3e:	bf00      	nop
 8009e40:	200010fc 	.word	0x200010fc
 8009e44:	200001ec 	.word	0x200001ec
 8009e48:	200001c0 	.word	0x200001c0
 8009e4c:	000301ff 	.word	0x000301ff

08009e50 <BSP_IO_ConfigPin>:
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_ConfigPin(uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	460b      	mov	r3, r1
 8009e5a:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	4b07      	ldr	r3, [pc, #28]	; (8009e80 <BSP_IO_ConfigPin+0x30>)
 8009e64:	4013      	ands	r3, r2
 8009e66:	60fb      	str	r3, [r7, #12]


  /* Configure the selected IO Expander 1 pin(s) mode */
  io1_driver->Config(IO1_I2C_ADDRESS, io1_pin, IO_Mode);
 8009e68:	4b06      	ldr	r3, [pc, #24]	; (8009e84 <BSP_IO_ConfigPin+0x34>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	78fa      	ldrb	r2, [r7, #3]
 8009e70:	68f9      	ldr	r1, [r7, #12]
 8009e72:	2084      	movs	r0, #132	; 0x84
 8009e74:	4798      	blx	r3

  return IO_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3710      	adds	r7, #16
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	000301ff 	.word	0x000301ff
 8009e84:	200010fc 	.word	0x200010fc

08009e88 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState: New pins state to write
  * @retval None
  */
void BSP_IO_WritePin(uint32_t IO_Pin, uint8_t PinState)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	460b      	mov	r3, r1
 8009e92:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8009e94:	2300      	movs	r3, #0
 8009e96:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	4b07      	ldr	r3, [pc, #28]	; (8009eb8 <BSP_IO_WritePin+0x30>)
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	60fb      	str	r3, [r7, #12]

  /* Sets the IO Expander 1 selected pins state */
  io1_driver->WritePin(IO1_I2C_ADDRESS, io1_pin, PinState);
 8009ea0:	4b06      	ldr	r3, [pc, #24]	; (8009ebc <BSP_IO_WritePin+0x34>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	695b      	ldr	r3, [r3, #20]
 8009ea6:	78fa      	ldrb	r2, [r7, #3]
 8009ea8:	68f9      	ldr	r1, [r7, #12]
 8009eaa:	2084      	movs	r0, #132	; 0x84
 8009eac:	4798      	blx	r3

}
 8009eae:	bf00      	nop
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	000301ff 	.word	0x000301ff
 8009ebc:	200010fc 	.word	0x200010fc

08009ec0 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8009ec4:	2001      	movs	r0, #1
 8009ec6:	f000 f803 	bl	8009ed0 <BSP_LCD_InitEx>
 8009eca:	4603      	mov	r3, r0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <BSP_LCD_InitEx>:
  * @brief  Initializes the LCD with a given orientation.
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	73fb      	strb	r3, [r7, #15]
  uint32_t i = 0;
 8009edc:	2300      	movs	r3, #0
 8009ede:	60bb      	str	r3, [r7, #8]

  if (bsp_lcd_initialized == 1)
 8009ee0:	4b33      	ldr	r3, [pc, #204]	; (8009fb0 <BSP_LCD_InitEx+0xe0>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d102      	bne.n	8009eee <BSP_LCD_InitEx+0x1e>
  {
    ret = LCD_OK;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]
 8009eec:	e05b      	b.n	8009fa6 <BSP_LCD_InitEx+0xd6>
  }
  else
  {
    /* Initialize the IO functionalities */
    if (BSP_IO_Init() == IO_ERROR)
 8009eee:	f7ff ff6b 	bl	8009dc8 <BSP_IO_Init>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d101      	bne.n	8009efc <BSP_LCD_InitEx+0x2c>
    {
      BSP_ErrorHandler();
 8009ef8:	f7ff f991 	bl	800921e <BSP_ErrorHandler>
    }

    /* Initialize LCD special pins GPIOs */
    BSP_LCD_MspInit();
 8009efc:	f000 fce4 	bl	800a8c8 <BSP_LCD_MspInit>

    /* LCD Power On */
    HAL_GPIO_WritePin(LCD_PWR_CTRL_GPIO_PORT, LCD_PWR_CTRL_PIN, GPIO_PIN_RESET);
 8009f00:	2200      	movs	r2, #0
 8009f02:	2101      	movs	r1, #1
 8009f04:	482b      	ldr	r0, [pc, #172]	; (8009fb4 <BSP_LCD_InitEx+0xe4>)
 8009f06:	f002 fde1 	bl	800cacc <HAL_GPIO_WritePin>

    /* Default value for draw propriety */
    DrawProp.BackColor = 0xFFFF;
 8009f0a:	4b2b      	ldr	r3, [pc, #172]	; (8009fb8 <BSP_LCD_InitEx+0xe8>)
 8009f0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009f10:	605a      	str	r2, [r3, #4]
    DrawProp.pFont     = &Font24;
 8009f12:	4b29      	ldr	r3, [pc, #164]	; (8009fb8 <BSP_LCD_InitEx+0xe8>)
 8009f14:	4a29      	ldr	r2, [pc, #164]	; (8009fbc <BSP_LCD_InitEx+0xec>)
 8009f16:	609a      	str	r2, [r3, #8]
    DrawProp.TextColor = 0x0000;
 8009f18:	4b27      	ldr	r3, [pc, #156]	; (8009fb8 <BSP_LCD_InitEx+0xe8>)
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]

    if ((WakeUpFromStandby == RESET) && (WakeUpFromShutdown == RESET))
 8009f1e:	4b28      	ldr	r3, [pc, #160]	; (8009fc0 <BSP_LCD_InitEx+0xf0>)
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d108      	bne.n	8009f38 <BSP_LCD_InitEx+0x68>
 8009f26:	4b27      	ldr	r3, [pc, #156]	; (8009fc4 <BSP_LCD_InitEx+0xf4>)
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d104      	bne.n	8009f38 <BSP_LCD_InitEx+0x68>
    {
      /* Backlight control signal assertion */
      HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8009f2e:	2201      	movs	r2, #1
 8009f30:	2101      	movs	r1, #1
 8009f32:	4825      	ldr	r0, [pc, #148]	; (8009fc8 <BSP_LCD_InitEx+0xf8>)
 8009f34:	f002 fdca 	bl	800cacc <HAL_GPIO_WritePin>
    }

    /* Reset the LCD */
    BSP_LCD_Reset();
 8009f38:	f000 f850 	bl	8009fdc <BSP_LCD_Reset>

    if (ST7789H2_drv.ReadID() == ST7789H2_ID)
 8009f3c:	4b23      	ldr	r3, [pc, #140]	; (8009fcc <BSP_LCD_InitEx+0xfc>)
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	4798      	blx	r3
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b85      	cmp	r3, #133	; 0x85
 8009f46:	d12e      	bne.n	8009fa6 <BSP_LCD_InitEx+0xd6>
    {
      LcdDrv = &ST7789H2_drv;
 8009f48:	4b21      	ldr	r3, [pc, #132]	; (8009fd0 <BSP_LCD_InitEx+0x100>)
 8009f4a:	4a20      	ldr	r2, [pc, #128]	; (8009fcc <BSP_LCD_InitEx+0xfc>)
 8009f4c:	601a      	str	r2, [r3, #0]

      /* LCD Init */
      LcdDrv->Init();
 8009f4e:	4b20      	ldr	r3, [pc, #128]	; (8009fd0 <BSP_LCD_InitEx+0x100>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4798      	blx	r3

      /* Fill LCD frame memory with white pixels (or black pixels if INIT_BLACK_LCD is enabled) */
      ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t *)NULL, 0);  /* RAM Write Data */
 8009f56:	2200      	movs	r2, #0
 8009f58:	2100      	movs	r1, #0
 8009f5a:	202c      	movs	r0, #44	; 0x2c
 8009f5c:	f7fa fb81 	bl	8004662 <ST7789H2_WriteReg>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8009f60:	2300      	movs	r3, #0
 8009f62:	60bb      	str	r3, [r7, #8]
 8009f64:	e006      	b.n	8009f74 <BSP_LCD_InitEx+0xa4>
      {
#if defined(INIT_BLACK_LCD)
        LCD_IO_WriteData(0x0);
#else
        LCD_IO_WriteData(0xFFFF);
 8009f66:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009f6a:	f7ff fe87 	bl	8009c7c <LCD_IO_WriteData>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	3301      	adds	r3, #1
 8009f72:	60bb      	str	r3, [r7, #8]
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 8009f7a:	d3f4      	bcc.n	8009f66 <BSP_LCD_InitEx+0x96>
#endif
      }

      if (orientation == LCD_ORIENTATION_PORTRAIT)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d106      	bne.n	8009f90 <BSP_LCD_InitEx+0xc0>
      {
        ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT);
 8009f82:	2000      	movs	r0, #0
 8009f84:	f7fa fa6b 	bl	800445e <ST7789H2_SetOrientation>
        LCD_orientation = LCD_ORIENTATION_PORTRAIT;
 8009f88:	4b12      	ldr	r3, [pc, #72]	; (8009fd4 <BSP_LCD_InitEx+0x104>)
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	701a      	strb	r2, [r3, #0]
 8009f8e:	e002      	b.n	8009f96 <BSP_LCD_InitEx+0xc6>
      }
      else
      {
        LCD_orientation = LCD_ORIENTATION_LANDSCAPE;
 8009f90:	4b10      	ldr	r3, [pc, #64]	; (8009fd4 <BSP_LCD_InitEx+0x104>)
 8009f92:	2201      	movs	r2, #1
 8009f94:	701a      	strb	r2, [r3, #0]
      }
      /* Initialize the font */
      BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8009f96:	4810      	ldr	r0, [pc, #64]	; (8009fd8 <BSP_LCD_InitEx+0x108>)
 8009f98:	f000 f868 	bl	800a06c <BSP_LCD_SetFont>

      bsp_lcd_initialized = 1;
 8009f9c:	4b04      	ldr	r3, [pc, #16]	; (8009fb0 <BSP_LCD_InitEx+0xe0>)
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	601a      	str	r2, [r3, #0]
      ret = LCD_OK;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}
 8009fb0:	20001100 	.word	0x20001100
 8009fb4:	48001c00 	.word	0x48001c00
 8009fb8:	20001174 	.word	0x20001174
 8009fbc:	20000534 	.word	0x20000534
 8009fc0:	20001170 	.word	0x20001170
 8009fc4:	20001171 	.word	0x20001171
 8009fc8:	48002000 	.word	0x48002000
 8009fcc:	20000238 	.word	0x20000238
 8009fd0:	20001180 	.word	0x20001180
 8009fd4:	20000544 	.word	0x20000544
 8009fd8:	2000053c 	.word	0x2000053c

08009fdc <BSP_LCD_Reset>:
  * @brief  Reset the LCD.
  * @param  None
  * @retval LCD state
  */
void BSP_LCD_Reset(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	af00      	add	r7, sp, #0
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	2004      	movs	r0, #4
 8009fe4:	f7ff ff50 	bl	8009e88 <BSP_IO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8009fe8:	2005      	movs	r0, #5
 8009fea:	f000 fff5 	bl	800afd8 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 8009fee:	2101      	movs	r1, #1
 8009ff0:	2004      	movs	r0, #4
 8009ff2:	f7ff ff49 	bl	8009e88 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8009ff6:	200a      	movs	r0, #10
 8009ff8:	f000 ffee 	bl	800afd8 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	2004      	movs	r0, #4
 800a000:	f7ff ff42 	bl	8009e88 <BSP_IO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 800a004:	2014      	movs	r0, #20
 800a006:	f000 ffe7 	bl	800afd8 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 800a00a:	2101      	movs	r1, #1
 800a00c:	2004      	movs	r0, #4
 800a00e:	f7ff ff3b 	bl	8009e88 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 800a012:	200a      	movs	r0, #10
 800a014:	f000 ffe0 	bl	800afd8 <HAL_Delay>
}
 800a018:	bf00      	nop
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	af00      	add	r7, sp, #0
  return (LcdDrv->GetLcdPixelWidth());
 800a020:	4b03      	ldr	r3, [pc, #12]	; (800a030 <BSP_LCD_GetXSize+0x14>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a026:	4798      	blx	r3
 800a028:	4603      	mov	r3, r0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	20001180 	.word	0x20001180

0800a034 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	af00      	add	r7, sp, #0
  return (LcdDrv->GetLcdPixelHeight());
 800a038:	4b03      	ldr	r3, [pc, #12]	; (800a048 <BSP_LCD_GetYSize+0x14>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03e:	4798      	blx	r3
 800a040:	4603      	mov	r3, r0
}
 800a042:	4618      	mov	r0, r3
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20001180 	.word	0x20001180

0800a04c <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
 800a052:	4603      	mov	r3, r0
 800a054:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 800a056:	88fb      	ldrh	r3, [r7, #6]
 800a058:	4a03      	ldr	r2, [pc, #12]	; (800a068 <BSP_LCD_SetTextColor+0x1c>)
 800a05a:	6013      	str	r3, [r2, #0]
}
 800a05c:	bf00      	nop
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a066:	4770      	bx	lr
 800a068:	20001174 	.word	0x20001174

0800a06c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 800a074:	4a04      	ldr	r2, [pc, #16]	; (800a088 <BSP_LCD_SetFont+0x1c>)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6093      	str	r3, [r2, #8]
}
 800a07a:	bf00      	nop
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	20001174 	.word	0x20001174

0800a08c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 800a08c:	b590      	push	{r4, r7, lr}
 800a08e:	b087      	sub	sp, #28
 800a090:	af00      	add	r7, sp, #0
 800a092:	4603      	mov	r3, r0
 800a094:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800a096:	2300      	movs	r3, #0
 800a098:	617b      	str	r3, [r7, #20]
  uint32_t y_size = 0;
 800a09a:	2300      	movs	r3, #0
 800a09c:	613b      	str	r3, [r7, #16]
  uint32_t color_backup = DrawProp.TextColor;
 800a09e:	4b15      	ldr	r3, [pc, #84]	; (800a0f4 <BSP_LCD_Clear+0x68>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	60fb      	str	r3, [r7, #12]

  DrawProp.TextColor = Color;
 800a0a4:	88fb      	ldrh	r3, [r7, #6]
 800a0a6:	4a13      	ldr	r2, [pc, #76]	; (800a0f4 <BSP_LCD_Clear+0x68>)
 800a0a8:	6013      	str	r3, [r2, #0]
  y_size =  BSP_LCD_GetYSize();
 800a0aa:	f7ff ffc3 	bl	800a034 <BSP_LCD_GetYSize>
 800a0ae:	6138      	str	r0, [r7, #16]

  for (counter = 0; counter < y_size; counter++)
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	617b      	str	r3, [r7, #20]
 800a0b4:	e00d      	b.n	800a0d2 <BSP_LCD_Clear+0x46>
  {
    BSP_LCD_DrawHLine(0, counter, BSP_LCD_GetXSize());
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	b29c      	uxth	r4, r3
 800a0ba:	f7ff ffaf 	bl	800a01c <BSP_LCD_GetXSize>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	4621      	mov	r1, r4
 800a0c6:	2000      	movs	r0, #0
 800a0c8:	f000 f8e8 	bl	800a29c <BSP_LCD_DrawHLine>
  for (counter = 0; counter < y_size; counter++)
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d3ed      	bcc.n	800a0b6 <BSP_LCD_Clear+0x2a>
  }
  DrawProp.TextColor = color_backup;
 800a0da:	4a06      	ldr	r2, [pc, #24]	; (800a0f4 <BSP_LCD_Clear+0x68>)
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800a0e0:	4b04      	ldr	r3, [pc, #16]	; (800a0f4 <BSP_LCD_Clear+0x68>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7ff ffb0 	bl	800a04c <BSP_LCD_SetTextColor>
}
 800a0ec:	bf00      	nop
 800a0ee:	371c      	adds	r7, #28
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd90      	pop	{r4, r7, pc}
 800a0f4:	20001174 	.word	0x20001174

0800a0f8 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b082      	sub	sp, #8
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	4603      	mov	r3, r0
 800a100:	80fb      	strh	r3, [r7, #6]
 800a102:	460b      	mov	r3, r1
 800a104:	80bb      	strh	r3, [r7, #4]
 800a106:	4613      	mov	r3, r2
 800a108:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 800a10a:	4b0f      	ldr	r3, [pc, #60]	; (800a148 <BSP_LCD_DisplayChar+0x50>)
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	78fb      	ldrb	r3, [r7, #3]
 800a112:	3b20      	subs	r3, #32
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800a114:	490c      	ldr	r1, [pc, #48]	; (800a148 <BSP_LCD_DisplayChar+0x50>)
 800a116:	6889      	ldr	r1, [r1, #8]
 800a118:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 800a11a:	fb03 f101 	mul.w	r1, r3, r1
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800a11e:	4b0a      	ldr	r3, [pc, #40]	; (800a148 <BSP_LCD_DisplayChar+0x50>)
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	889b      	ldrh	r3, [r3, #4]
 800a124:	3307      	adds	r3, #7
 800a126:	2b00      	cmp	r3, #0
 800a128:	da00      	bge.n	800a12c <BSP_LCD_DisplayChar+0x34>
 800a12a:	3307      	adds	r3, #7
 800a12c:	10db      	asrs	r3, r3, #3
 800a12e:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 800a132:	441a      	add	r2, r3
 800a134:	88b9      	ldrh	r1, [r7, #4]
 800a136:	88fb      	ldrh	r3, [r7, #6]
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 fc21 	bl	800a980 <DrawChar>
}
 800a13e:	bf00      	nop
 800a140:	3708      	adds	r7, #8
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	20001174 	.word	0x20001174

0800a14c <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b088      	sub	sp, #32
 800a150:	af00      	add	r7, sp, #0
 800a152:	60ba      	str	r2, [r7, #8]
 800a154:	461a      	mov	r2, r3
 800a156:	4603      	mov	r3, r0
 800a158:	81fb      	strh	r3, [r7, #14]
 800a15a:	460b      	mov	r3, r1
 800a15c:	81bb      	strh	r3, [r7, #12]
 800a15e:	4613      	mov	r3, r2
 800a160:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800a162:	2301      	movs	r3, #1
 800a164:	83fb      	strh	r3, [r7, #30]
 800a166:	2300      	movs	r3, #0
 800a168:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800a16a:	2300      	movs	r3, #0
 800a16c:	61bb      	str	r3, [r7, #24]
 800a16e:	2300      	movs	r3, #0
 800a170:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++)
 800a176:	e002      	b.n	800a17e <BSP_LCD_DisplayStringAt+0x32>
  {
    size ++ ;
 800a178:	69bb      	ldr	r3, [r7, #24]
 800a17a:	3301      	adds	r3, #1
 800a17c:	61bb      	str	r3, [r7, #24]
  while (*ptr++)
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	1c5a      	adds	r2, r3, #1
 800a182:	617a      	str	r2, [r7, #20]
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1f6      	bne.n	800a178 <BSP_LCD_DisplayStringAt+0x2c>
  }

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp.pFont->Width);
 800a18a:	f7ff ff47 	bl	800a01c <BSP_LCD_GetXSize>
 800a18e:	4602      	mov	r2, r0
 800a190:	4b33      	ldr	r3, [pc, #204]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	889b      	ldrh	r3, [r3, #4]
 800a196:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19a:	613b      	str	r3, [r7, #16]

  switch (Mode)
 800a19c:	79fb      	ldrb	r3, [r7, #7]
 800a19e:	2b03      	cmp	r3, #3
 800a1a0:	d014      	beq.n	800a1cc <BSP_LCD_DisplayStringAt+0x80>
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	dc23      	bgt.n	800a1ee <BSP_LCD_DisplayStringAt+0xa2>
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d002      	beq.n	800a1b0 <BSP_LCD_DisplayStringAt+0x64>
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d011      	beq.n	800a1d2 <BSP_LCD_DisplayStringAt+0x86>
 800a1ae:	e01e      	b.n	800a1ee <BSP_LCD_DisplayStringAt+0xa2>
  {
    case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size) * DrawProp.pFont->Width) / 2;
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	4a2a      	ldr	r2, [pc, #168]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a1b8:	6892      	ldr	r2, [r2, #8]
 800a1ba:	8892      	ldrh	r2, [r2, #4]
 800a1bc:	fb02 f303 	mul.w	r3, r2, r3
 800a1c0:	085b      	lsrs	r3, r3, #1
 800a1c2:	b29a      	uxth	r2, r3
 800a1c4:	89fb      	ldrh	r3, [r7, #14]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	83fb      	strh	r3, [r7, #30]
      break;
 800a1ca:	e013      	b.n	800a1f4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case LEFT_MODE:
    {
      refcolumn = Xpos;
 800a1cc:	89fb      	ldrh	r3, [r7, #14]
 800a1ce:	83fb      	strh	r3, [r7, #30]
      break;
 800a1d0:	e010      	b.n	800a1f4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size) * DrawProp.pFont->Width);
 800a1d2:	693a      	ldr	r2, [r7, #16]
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	1ad3      	subs	r3, r2, r3
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	4b21      	ldr	r3, [pc, #132]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	889b      	ldrh	r3, [r3, #4]
 800a1e0:	fb12 f303 	smulbb	r3, r2, r3
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	89fb      	ldrh	r3, [r7, #14]
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	83fb      	strh	r3, [r7, #30]
      break;
 800a1ec:	e002      	b.n	800a1f4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    default:
    {
      refcolumn = Xpos;
 800a1ee:	89fb      	ldrh	r3, [r7, #14]
 800a1f0:	83fb      	strh	r3, [r7, #30]
      break;
 800a1f2:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800a1f4:	8bfb      	ldrh	r3, [r7, #30]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <BSP_LCD_DisplayStringAt+0xb6>
 800a1fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	da15      	bge.n	800a22e <BSP_LCD_DisplayStringAt+0xe2>
  {
    refcolumn = 1;
 800a202:	2301      	movs	r3, #1
 800a204:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on lCD */
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 800a206:	e012      	b.n	800a22e <BSP_LCD_DisplayStringAt+0xe2>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	781a      	ldrb	r2, [r3, #0]
 800a20c:	89b9      	ldrh	r1, [r7, #12]
 800a20e:	8bfb      	ldrh	r3, [r7, #30]
 800a210:	4618      	mov	r0, r3
 800a212:	f7ff ff71 	bl	800a0f8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 800a216:	4b12      	ldr	r3, [pc, #72]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	889a      	ldrh	r2, [r3, #4]
 800a21c:	8bfb      	ldrh	r3, [r7, #30]
 800a21e:	4413      	add	r3, r2
 800a220:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	3301      	adds	r3, #1
 800a226:	60bb      	str	r3, [r7, #8]
    i++;
 800a228:	8bbb      	ldrh	r3, [r7, #28]
 800a22a:	3301      	adds	r3, #1
 800a22c:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00f      	beq.n	800a256 <BSP_LCD_DisplayStringAt+0x10a>
 800a236:	f7ff fef1 	bl	800a01c <BSP_LCD_GetXSize>
 800a23a:	4601      	mov	r1, r0
 800a23c:	8bbb      	ldrh	r3, [r7, #28]
 800a23e:	4a08      	ldr	r2, [pc, #32]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a240:	6892      	ldr	r2, [r2, #8]
 800a242:	8892      	ldrh	r2, [r2, #4]
 800a244:	fb02 f303 	mul.w	r3, r2, r3
 800a248:	1acb      	subs	r3, r1, r3
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	4a04      	ldr	r2, [pc, #16]	; (800a260 <BSP_LCD_DisplayStringAt+0x114>)
 800a24e:	6892      	ldr	r2, [r2, #8]
 800a250:	8892      	ldrh	r2, [r2, #4]
 800a252:	4293      	cmp	r3, r2
 800a254:	d2d8      	bcs.n	800a208 <BSP_LCD_DisplayStringAt+0xbc>
  }
}
 800a256:	bf00      	nop
 800a258:	3720      	adds	r7, #32
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	bf00      	nop
 800a260:	20001174 	.word	0x20001174

0800a264 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	4603      	mov	r3, r0
 800a26c:	80fb      	strh	r3, [r7, #6]
 800a26e:	460b      	mov	r3, r1
 800a270:	80bb      	strh	r3, [r7, #4]
 800a272:	4613      	mov	r3, r2
 800a274:	807b      	strh	r3, [r7, #2]
  if (LcdDrv->WritePixel != NULL)
 800a276:	4b08      	ldr	r3, [pc, #32]	; (800a298 <BSP_LCD_DrawPixel+0x34>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	695b      	ldr	r3, [r3, #20]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d006      	beq.n	800a28e <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 800a280:	4b05      	ldr	r3, [pc, #20]	; (800a298 <BSP_LCD_DrawPixel+0x34>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	695b      	ldr	r3, [r3, #20]
 800a286:	887a      	ldrh	r2, [r7, #2]
 800a288:	88b9      	ldrh	r1, [r7, #4]
 800a28a:	88f8      	ldrh	r0, [r7, #6]
 800a28c:	4798      	blx	r3
  }
}
 800a28e:	bf00      	nop
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20001180 	.word	0x20001180

0800a29c <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800a29c:	b590      	push	{r4, r7, lr}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	80fb      	strh	r3, [r7, #6]
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	80bb      	strh	r3, [r7, #4]
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	60fb      	str	r3, [r7, #12]

  if (LcdDrv->DrawHLine != NULL)
 800a2b2:	4b15      	ldr	r3, [pc, #84]	; (800a308 <BSP_LCD_DrawHLine+0x6c>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	6a1b      	ldr	r3, [r3, #32]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00a      	beq.n	800a2d2 <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 800a2bc:	4b12      	ldr	r3, [pc, #72]	; (800a308 <BSP_LCD_DrawHLine+0x6c>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6a1c      	ldr	r4, [r3, #32]
 800a2c2:	4b12      	ldr	r3, [pc, #72]	; (800a30c <BSP_LCD_DrawHLine+0x70>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	b298      	uxth	r0, r3
 800a2c8:	887b      	ldrh	r3, [r7, #2]
 800a2ca:	88ba      	ldrh	r2, [r7, #4]
 800a2cc:	88f9      	ldrh	r1, [r7, #6]
 800a2ce:	47a0      	blx	r4
    for (index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 800a2d0:	e015      	b.n	800a2fe <BSP_LCD_DrawHLine+0x62>
    for (index = 0; index < Length; index++)
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	60fb      	str	r3, [r7, #12]
 800a2d6:	e00e      	b.n	800a2f6 <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	b29a      	uxth	r2, r3
 800a2dc:	88fb      	ldrh	r3, [r7, #6]
 800a2de:	4413      	add	r3, r2
 800a2e0:	b29b      	uxth	r3, r3
 800a2e2:	4a0a      	ldr	r2, [pc, #40]	; (800a30c <BSP_LCD_DrawHLine+0x70>)
 800a2e4:	6812      	ldr	r2, [r2, #0]
 800a2e6:	b292      	uxth	r2, r2
 800a2e8:	88b9      	ldrh	r1, [r7, #4]
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7ff ffba 	bl	800a264 <BSP_LCD_DrawPixel>
    for (index = 0; index < Length; index++)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	3301      	adds	r3, #1
 800a2f4:	60fb      	str	r3, [r7, #12]
 800a2f6:	887b      	ldrh	r3, [r7, #2]
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d3ec      	bcc.n	800a2d8 <BSP_LCD_DrawHLine+0x3c>
}
 800a2fe:	bf00      	nop
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	bd90      	pop	{r4, r7, pc}
 800a306:	bf00      	nop
 800a308:	20001180 	.word	0x20001180
 800a30c:	20001174 	.word	0x20001174

0800a310 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	80fb      	strh	r3, [r7, #6]
 800a31a:	460b      	mov	r3, r1
 800a31c:	80bb      	strh	r3, [r7, #4]
 800a31e:	4613      	mov	r3, r2
 800a320:	807b      	strh	r3, [r7, #2]
  int32_t  decision;       /* Decision Variable */
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */

  decision = 3 - (Radius << 1);
 800a322:	887b      	ldrh	r3, [r7, #2]
 800a324:	005b      	lsls	r3, r3, #1
 800a326:	f1c3 0303 	rsb	r3, r3, #3
 800a32a:	617b      	str	r3, [r7, #20]
  current_x = 0;
 800a32c:	2300      	movs	r3, #0
 800a32e:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800a330:	887b      	ldrh	r3, [r7, #2]
 800a332:	60fb      	str	r3, [r7, #12]

  while (current_x <= current_y)
 800a334:	e09a      	b.n	800a46c <BSP_LCD_DrawCircle+0x15c>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp.TextColor);
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	b29a      	uxth	r2, r3
 800a33a:	88fb      	ldrh	r3, [r7, #6]
 800a33c:	4413      	add	r3, r2
 800a33e:	b298      	uxth	r0, r3
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	b29b      	uxth	r3, r3
 800a344:	88ba      	ldrh	r2, [r7, #4]
 800a346:	1ad3      	subs	r3, r2, r3
 800a348:	b29b      	uxth	r3, r3
 800a34a:	4a4d      	ldr	r2, [pc, #308]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a34c:	6812      	ldr	r2, [r2, #0]
 800a34e:	b292      	uxth	r2, r2
 800a350:	4619      	mov	r1, r3
 800a352:	f7ff ff87 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp.TextColor);
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	b29b      	uxth	r3, r3
 800a35a:	88fa      	ldrh	r2, [r7, #6]
 800a35c:	1ad3      	subs	r3, r2, r3
 800a35e:	b298      	uxth	r0, r3
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	b29b      	uxth	r3, r3
 800a364:	88ba      	ldrh	r2, [r7, #4]
 800a366:	1ad3      	subs	r3, r2, r3
 800a368:	b29b      	uxth	r3, r3
 800a36a:	4a45      	ldr	r2, [pc, #276]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a36c:	6812      	ldr	r2, [r2, #0]
 800a36e:	b292      	uxth	r2, r2
 800a370:	4619      	mov	r1, r3
 800a372:	f7ff ff77 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp.TextColor);
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	b29a      	uxth	r2, r3
 800a37a:	88fb      	ldrh	r3, [r7, #6]
 800a37c:	4413      	add	r3, r2
 800a37e:	b298      	uxth	r0, r3
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	b29b      	uxth	r3, r3
 800a384:	88ba      	ldrh	r2, [r7, #4]
 800a386:	1ad3      	subs	r3, r2, r3
 800a388:	b29b      	uxth	r3, r3
 800a38a:	4a3d      	ldr	r2, [pc, #244]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a38c:	6812      	ldr	r2, [r2, #0]
 800a38e:	b292      	uxth	r2, r2
 800a390:	4619      	mov	r1, r3
 800a392:	f7ff ff67 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp.TextColor);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	b29b      	uxth	r3, r3
 800a39a:	88fa      	ldrh	r2, [r7, #6]
 800a39c:	1ad3      	subs	r3, r2, r3
 800a39e:	b298      	uxth	r0, r3
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	88ba      	ldrh	r2, [r7, #4]
 800a3a6:	1ad3      	subs	r3, r2, r3
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	4a35      	ldr	r2, [pc, #212]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a3ac:	6812      	ldr	r2, [r2, #0]
 800a3ae:	b292      	uxth	r2, r2
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f7ff ff57 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp.TextColor);
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	b29a      	uxth	r2, r3
 800a3ba:	88fb      	ldrh	r3, [r7, #6]
 800a3bc:	4413      	add	r3, r2
 800a3be:	b298      	uxth	r0, r3
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	b29a      	uxth	r2, r3
 800a3c4:	88bb      	ldrh	r3, [r7, #4]
 800a3c6:	4413      	add	r3, r2
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	4a2d      	ldr	r2, [pc, #180]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a3cc:	6812      	ldr	r2, [r2, #0]
 800a3ce:	b292      	uxth	r2, r2
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	f7ff ff47 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp.TextColor);
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	88fa      	ldrh	r2, [r7, #6]
 800a3dc:	1ad3      	subs	r3, r2, r3
 800a3de:	b298      	uxth	r0, r3
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	b29a      	uxth	r2, r3
 800a3e4:	88bb      	ldrh	r3, [r7, #4]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	b29b      	uxth	r3, r3
 800a3ea:	4a25      	ldr	r2, [pc, #148]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a3ec:	6812      	ldr	r2, [r2, #0]
 800a3ee:	b292      	uxth	r2, r2
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	f7ff ff37 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp.TextColor);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	b29a      	uxth	r2, r3
 800a3fa:	88fb      	ldrh	r3, [r7, #6]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	b298      	uxth	r0, r3
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	b29a      	uxth	r2, r3
 800a404:	88bb      	ldrh	r3, [r7, #4]
 800a406:	4413      	add	r3, r2
 800a408:	b29b      	uxth	r3, r3
 800a40a:	4a1d      	ldr	r2, [pc, #116]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a40c:	6812      	ldr	r2, [r2, #0]
 800a40e:	b292      	uxth	r2, r2
 800a410:	4619      	mov	r1, r3
 800a412:	f7ff ff27 	bl	800a264 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp.TextColor);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	b29b      	uxth	r3, r3
 800a41a:	88fa      	ldrh	r2, [r7, #6]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	b298      	uxth	r0, r3
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	b29a      	uxth	r2, r3
 800a424:	88bb      	ldrh	r3, [r7, #4]
 800a426:	4413      	add	r3, r2
 800a428:	b29b      	uxth	r3, r3
 800a42a:	4a15      	ldr	r2, [pc, #84]	; (800a480 <BSP_LCD_DrawCircle+0x170>)
 800a42c:	6812      	ldr	r2, [r2, #0]
 800a42e:	b292      	uxth	r2, r2
 800a430:	4619      	mov	r1, r3
 800a432:	f7ff ff17 	bl	800a264 <BSP_LCD_DrawPixel>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800a436:	4813      	ldr	r0, [pc, #76]	; (800a484 <BSP_LCD_DrawCircle+0x174>)
 800a438:	f7ff fe18 	bl	800a06c <BSP_LCD_SetFont>

    if (decision < 0)
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	da06      	bge.n	800a450 <BSP_LCD_DrawCircle+0x140>
    {
      decision += (current_x << 2) + 6;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	009a      	lsls	r2, r3, #2
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	4413      	add	r3, r2
 800a44a:	3306      	adds	r3, #6
 800a44c:	617b      	str	r3, [r7, #20]
 800a44e:	e00a      	b.n	800a466 <BSP_LCD_DrawCircle+0x156>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800a450:	693a      	ldr	r2, [r7, #16]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	1ad3      	subs	r3, r2, r3
 800a456:	009a      	lsls	r2, r3, #2
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	4413      	add	r3, r2
 800a45c:	330a      	adds	r3, #10
 800a45e:	617b      	str	r3, [r7, #20]
      current_y--;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	3b01      	subs	r3, #1
 800a464:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	3301      	adds	r3, #1
 800a46a:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	429a      	cmp	r2, r3
 800a472:	f67f af60 	bls.w	800a336 <BSP_LCD_DrawCircle+0x26>
  }
}
 800a476:	bf00      	nop
 800a478:	bf00      	nop
 800a47a:	3718      	adds	r7, #24
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}
 800a480:	20001174 	.word	0x20001174
 800a484:	2000053c 	.word	0x2000053c

0800a488 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	4603      	mov	r3, r0
 800a490:	80fb      	strh	r3, [r7, #6]
 800a492:	460b      	mov	r3, r1
 800a494:	80bb      	strh	r3, [r7, #4]
 800a496:	4613      	mov	r3, r2
 800a498:	807b      	strh	r3, [r7, #2]
  int32_t  decision;        /* Decision Variable */
  uint32_t  current_x;    /* Current X Value */
  uint32_t  current_y;    /* Current Y Value */

  decision = 3 - (Radius << 1);
 800a49a:	887b      	ldrh	r3, [r7, #2]
 800a49c:	005b      	lsls	r3, r3, #1
 800a49e:	f1c3 0303 	rsb	r3, r3, #3
 800a4a2:	617b      	str	r3, [r7, #20]

  current_x = 0;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800a4a8:	887b      	ldrh	r3, [r7, #2]
 800a4aa:	60fb      	str	r3, [r7, #12]

  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800a4ac:	4b3e      	ldr	r3, [pc, #248]	; (800a5a8 <BSP_LCD_FillCircle+0x120>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7ff fdca 	bl	800a04c <BSP_LCD_SetTextColor>

  while (current_x <= current_y)
 800a4b8:	e061      	b.n	800a57e <BSP_LCD_FillCircle+0xf6>
  {
    if (current_y > 0)
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d021      	beq.n	800a504 <BSP_LCD_FillCircle+0x7c>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2 * current_y);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	88fa      	ldrh	r2, [r7, #6]
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	b298      	uxth	r0, r3
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	b29a      	uxth	r2, r3
 800a4ce:	88bb      	ldrh	r3, [r7, #4]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	b299      	uxth	r1, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	005b      	lsls	r3, r3, #1
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	461a      	mov	r2, r3
 800a4de:	f7ff fedd 	bl	800a29c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2 * current_y);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	88fa      	ldrh	r2, [r7, #6]
 800a4e8:	1ad3      	subs	r3, r2, r3
 800a4ea:	b298      	uxth	r0, r3
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	88ba      	ldrh	r2, [r7, #4]
 800a4f2:	1ad3      	subs	r3, r2, r3
 800a4f4:	b299      	uxth	r1, r3
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	005b      	lsls	r3, r3, #1
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	461a      	mov	r2, r3
 800a500:	f7ff fecc 	bl	800a29c <BSP_LCD_DrawHLine>
    }

    if (current_x > 0)
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d021      	beq.n	800a54e <BSP_LCD_FillCircle+0xc6>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2 * current_x);
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	b29b      	uxth	r3, r3
 800a50e:	88fa      	ldrh	r2, [r7, #6]
 800a510:	1ad3      	subs	r3, r2, r3
 800a512:	b298      	uxth	r0, r3
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	b29b      	uxth	r3, r3
 800a518:	88ba      	ldrh	r2, [r7, #4]
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	b299      	uxth	r1, r3
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	b29b      	uxth	r3, r3
 800a522:	005b      	lsls	r3, r3, #1
 800a524:	b29b      	uxth	r3, r3
 800a526:	461a      	mov	r2, r3
 800a528:	f7ff feb8 	bl	800a29c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2 * current_x);
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	b29b      	uxth	r3, r3
 800a530:	88fa      	ldrh	r2, [r7, #6]
 800a532:	1ad3      	subs	r3, r2, r3
 800a534:	b298      	uxth	r0, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	b29a      	uxth	r2, r3
 800a53a:	88bb      	ldrh	r3, [r7, #4]
 800a53c:	4413      	add	r3, r2
 800a53e:	b299      	uxth	r1, r3
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	b29b      	uxth	r3, r3
 800a544:	005b      	lsls	r3, r3, #1
 800a546:	b29b      	uxth	r3, r3
 800a548:	461a      	mov	r2, r3
 800a54a:	f7ff fea7 	bl	800a29c <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	2b00      	cmp	r3, #0
 800a552:	da06      	bge.n	800a562 <BSP_LCD_FillCircle+0xda>
    {
      decision += (current_x << 2) + 6;
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	009a      	lsls	r2, r3, #2
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	4413      	add	r3, r2
 800a55c:	3306      	adds	r3, #6
 800a55e:	617b      	str	r3, [r7, #20]
 800a560:	e00a      	b.n	800a578 <BSP_LCD_FillCircle+0xf0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	1ad3      	subs	r3, r2, r3
 800a568:	009a      	lsls	r2, r3, #2
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	4413      	add	r3, r2
 800a56e:	330a      	adds	r3, #10
 800a570:	617b      	str	r3, [r7, #20]
      current_y--;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	3b01      	subs	r3, #1
 800a576:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	3301      	adds	r3, #1
 800a57c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800a57e:	693a      	ldr	r2, [r7, #16]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	429a      	cmp	r2, r3
 800a584:	d999      	bls.n	800a4ba <BSP_LCD_FillCircle+0x32>
  }

  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800a586:	4b08      	ldr	r3, [pc, #32]	; (800a5a8 <BSP_LCD_FillCircle+0x120>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	4618      	mov	r0, r3
 800a58e:	f7ff fd5d 	bl	800a04c <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800a592:	887a      	ldrh	r2, [r7, #2]
 800a594:	88b9      	ldrh	r1, [r7, #4]
 800a596:	88fb      	ldrh	r3, [r7, #6]
 800a598:	4618      	mov	r0, r3
 800a59a:	f7ff feb9 	bl	800a310 <BSP_LCD_DrawCircle>
}
 800a59e:	bf00      	nop
 800a5a0:	3718      	adds	r7, #24
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	20001174 	.word	0x20001174

0800a5ac <BSP_LCD_DisplayOn>:
  * @brief  Enables the display.
  * @param  None
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	af00      	add	r7, sp, #0
  LcdDrv->DisplayOn();
 800a5b0:	4b02      	ldr	r3, [pc, #8]	; (800a5bc <BSP_LCD_DisplayOn+0x10>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	4798      	blx	r3
}
 800a5b8:	bf00      	nop
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	20001180 	.word	0x20001180

0800a5c0 <BSP_LCD_DisplayOff>:
  * @brief  Disables the display.
  * @param  None
  * @retval None
  */
void BSP_LCD_DisplayOff(void)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	af00      	add	r7, sp, #0
  LcdDrv->DisplayOff();
 800a5c4:	4b02      	ldr	r3, [pc, #8]	; (800a5d0 <BSP_LCD_DisplayOff+0x10>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	68db      	ldr	r3, [r3, #12]
 800a5ca:	4798      	blx	r3
}
 800a5cc:	bf00      	nop
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	20001180 	.word	0x20001180

0800a5d4 <BSP_LCD_ScreenDimmingConfig>:
  * @param  step    : step value in percent
  * @param  delay   : delay in milliseconds between each step
  * @retval None
  */
void BSP_LCD_ScreenDimmingConfig(const uint8_t start, const uint8_t stop, const uint8_t step, const uint8_t delay)
{
 800a5d4:	b490      	push	{r4, r7}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	4604      	mov	r4, r0
 800a5dc:	4608      	mov	r0, r1
 800a5de:	4611      	mov	r1, r2
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	4623      	mov	r3, r4
 800a5e4:	71fb      	strb	r3, [r7, #7]
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	71bb      	strb	r3, [r7, #6]
 800a5ea:	460b      	mov	r3, r1
 800a5ec:	717b      	strb	r3, [r7, #5]
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	713b      	strb	r3, [r7, #4]
  if ((dimming_config.ongoing == 0)
 800a5f2:	4b10      	ldr	r3, [pc, #64]	; (800a634 <BSP_LCD_ScreenDimmingConfig+0x60>)
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d117      	bne.n	800a62a <BSP_LCD_ScreenDimmingConfig+0x56>
      && (start <= 100) && (stop <= 100)
 800a5fa:	79fb      	ldrb	r3, [r7, #7]
 800a5fc:	2b64      	cmp	r3, #100	; 0x64
 800a5fe:	d814      	bhi.n	800a62a <BSP_LCD_ScreenDimmingConfig+0x56>
 800a600:	79bb      	ldrb	r3, [r7, #6]
 800a602:	2b64      	cmp	r3, #100	; 0x64
 800a604:	d811      	bhi.n	800a62a <BSP_LCD_ScreenDimmingConfig+0x56>
      && (step > 0) && (step < 100))
 800a606:	797b      	ldrb	r3, [r7, #5]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d00e      	beq.n	800a62a <BSP_LCD_ScreenDimmingConfig+0x56>
 800a60c:	797b      	ldrb	r3, [r7, #5]
 800a60e:	2b63      	cmp	r3, #99	; 0x63
 800a610:	d80b      	bhi.n	800a62a <BSP_LCD_ScreenDimmingConfig+0x56>
  {
    dimming_config.start = start;
 800a612:	4a08      	ldr	r2, [pc, #32]	; (800a634 <BSP_LCD_ScreenDimmingConfig+0x60>)
 800a614:	79fb      	ldrb	r3, [r7, #7]
 800a616:	7053      	strb	r3, [r2, #1]
    dimming_config.stop  = stop;
 800a618:	4a06      	ldr	r2, [pc, #24]	; (800a634 <BSP_LCD_ScreenDimmingConfig+0x60>)
 800a61a:	79bb      	ldrb	r3, [r7, #6]
 800a61c:	7093      	strb	r3, [r2, #2]
    dimming_config.step  = step;
 800a61e:	4a05      	ldr	r2, [pc, #20]	; (800a634 <BSP_LCD_ScreenDimmingConfig+0x60>)
 800a620:	797b      	ldrb	r3, [r7, #5]
 800a622:	70d3      	strb	r3, [r2, #3]
    dimming_config.delay = delay;
 800a624:	4a03      	ldr	r2, [pc, #12]	; (800a634 <BSP_LCD_ScreenDimmingConfig+0x60>)
 800a626:	793b      	ldrb	r3, [r7, #4]
 800a628:	7113      	strb	r3, [r2, #4]
  }
}
 800a62a:	bf00      	nop
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bc90      	pop	{r4, r7}
 800a632:	4770      	bx	lr
 800a634:	20000548 	.word	0x20000548

0800a638 <BSP_LCD_ScreenDimmingOn>:
  * @note   Screen brightness is gradually decreased
  * @param  None
  * @retval None
  */
void BSP_LCD_ScreenDimmingOn(void)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b082      	sub	sp, #8
 800a63c:	af00      	add	r7, sp, #0
  }


#else
  /* Counter Prescaler value */
  uint32_t uhPrescalerValue = 0;
 800a63e:	2300      	movs	r3, #0
 800a640:	603b      	str	r3, [r7, #0]
  int32_t   step;

  /* Reject this while ongoing dimming */
  if (dimming_config.ongoing)
 800a642:	4b71      	ldr	r3, [pc, #452]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	f040 80d9 	bne.w	800a7fe <BSP_LCD_ScreenDimmingOn+0x1c6>
  {
    return;
  }

  /* Set that dim feature is active */
  dimming_on = 1;
 800a64c:	4b6f      	ldr	r3, [pc, #444]	; (800a80c <BSP_LCD_ScreenDimmingOn+0x1d4>)
 800a64e:	2201      	movs	r2, #1
 800a650:	601a      	str	r2, [r3, #0]
  dimming_config.ongoing = 1;
 800a652:	4b6d      	ldr	r3, [pc, #436]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a654:	2201      	movs	r2, #1
 800a656:	701a      	strb	r2, [r3, #0]

  if (dimming_config.stop > dimming_config.start)
 800a658:	4b6b      	ldr	r3, [pc, #428]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a65a:	789a      	ldrb	r2, [r3, #2]
 800a65c:	4b6a      	ldr	r3, [pc, #424]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a65e:	785b      	ldrb	r3, [r3, #1]
 800a660:	429a      	cmp	r2, r3
 800a662:	d903      	bls.n	800a66c <BSP_LCD_ScreenDimmingOn+0x34>
  {
    step      = dimming_config.step;
 800a664:	4b68      	ldr	r3, [pc, #416]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a666:	78db      	ldrb	r3, [r3, #3]
 800a668:	607b      	str	r3, [r7, #4]
 800a66a:	e003      	b.n	800a674 <BSP_LCD_ScreenDimmingOn+0x3c>
  }
  else
  {
    step      = -dimming_config.step;
 800a66c:	4b66      	ldr	r3, [pc, #408]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a66e:	78db      	ldrb	r3, [r3, #3]
 800a670:	425b      	negs	r3, r3
 800a672:	607b      	str	r3, [r7, #4]

  /* Always redo the full initialization as there is no apriori knowledge
    of IO or timer settings at this point (may have been modified by application) */

  /* Compute the prescaler value to have TIM1 counter clock equal to 16000000 Hz */
  uhPrescalerValue = (uint32_t)(SystemCoreClock / 16000000) - 1;
 800a674:	4b66      	ldr	r3, [pc, #408]	; (800a810 <BSP_LCD_ScreenDimmingOn+0x1d8>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a66      	ldr	r2, [pc, #408]	; (800a814 <BSP_LCD_ScreenDimmingOn+0x1dc>)
 800a67a:	fba2 2303 	umull	r2, r3, r2, r3
 800a67e:	0d9b      	lsrs	r3, r3, #22
 800a680:	3b01      	subs	r3, #1
 800a682:	603b      	str	r3, [r7, #0]

  LCD_TimHandle.Instance = TIMx;
 800a684:	4b64      	ldr	r3, [pc, #400]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a686:	4a65      	ldr	r2, [pc, #404]	; (800a81c <BSP_LCD_ScreenDimmingOn+0x1e4>)
 800a688:	601a      	str	r2, [r3, #0]

  __HAL_TIM_RESET_HANDLE_STATE(&LCD_TimHandle); /* to force MSP call */
 800a68a:	4b63      	ldr	r3, [pc, #396]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a68c:	2200      	movs	r2, #0
 800a68e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a692:	4b61      	ldr	r3, [pc, #388]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a694:	2200      	movs	r2, #0
 800a696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a69a:	4b5f      	ldr	r3, [pc, #380]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a6a2:	4b5d      	ldr	r3, [pc, #372]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a6aa:	4b5b      	ldr	r3, [pc, #364]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a6b2:	4b59      	ldr	r3, [pc, #356]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a6ba:	4b57      	ldr	r3, [pc, #348]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a6c2:	4b55      	ldr	r3, [pc, #340]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6ca:	4b53      	ldr	r3, [pc, #332]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6d2:	4b51      	ldr	r3, [pc, #324]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a6da:	4b4f      	ldr	r3, [pc, #316]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800a6e2:	4b4d      	ldr	r3, [pc, #308]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  LCD_TimHandle.Init.Prescaler         = uhPrescalerValue;
 800a6ea:	4a4b      	ldr	r2, [pc, #300]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	6053      	str	r3, [r2, #4]
  LCD_TimHandle.Init.Period            = PERIOD_VALUE;
 800a6f0:	4b49      	ldr	r3, [pc, #292]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6f2:	f240 2299 	movw	r2, #665	; 0x299
 800a6f6:	60da      	str	r2, [r3, #12]
  LCD_TimHandle.Init.ClockDivision     = 0;
 800a6f8:	4b47      	ldr	r3, [pc, #284]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	611a      	str	r2, [r3, #16]
  LCD_TimHandle.Init.CounterMode       = (step > 0 ? TIM_COUNTERMODE_DOWN : TIM_COUNTERMODE_UP);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	dd01      	ble.n	800a708 <BSP_LCD_ScreenDimmingOn+0xd0>
 800a704:	2310      	movs	r3, #16
 800a706:	e000      	b.n	800a70a <BSP_LCD_ScreenDimmingOn+0xd2>
 800a708:	2300      	movs	r3, #0
 800a70a:	4a43      	ldr	r2, [pc, #268]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a70c:	6093      	str	r3, [r2, #8]
  LCD_TimHandle.Init.RepetitionCounter = 0;
 800a70e:	4b42      	ldr	r3, [pc, #264]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a710:	2200      	movs	r2, #0
 800a712:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&LCD_TimHandle) != HAL_OK)
 800a714:	4840      	ldr	r0, [pc, #256]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a716:	f008 fa5f 	bl	8012bd8 <HAL_TIM_PWM_Init>
 800a71a:	4603      	mov	r3, r0
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d001      	beq.n	800a724 <BSP_LCD_ScreenDimmingOn+0xec>
  {
    /* Initialization Error */
    BSP_ErrorHandler();
 800a720:	f7fe fd7d 	bl	800921e <BSP_ErrorHandler>
  }

  /* Common configuration for all channels */
  LCD_sConfig.OCMode       = TIM_OCMODE_PWM1;
 800a724:	4b3e      	ldr	r3, [pc, #248]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a726:	2260      	movs	r2, #96	; 0x60
 800a728:	601a      	str	r2, [r3, #0]
  LCD_sConfig.OCPolarity   = TIM_OCPOLARITY_HIGH;
 800a72a:	4b3d      	ldr	r3, [pc, #244]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a72c:	2200      	movs	r2, #0
 800a72e:	609a      	str	r2, [r3, #8]
  LCD_sConfig.OCFastMode   = TIM_OCFAST_DISABLE;
 800a730:	4b3b      	ldr	r3, [pc, #236]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a732:	2200      	movs	r2, #0
 800a734:	611a      	str	r2, [r3, #16]
  LCD_sConfig.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 800a736:	4b3a      	ldr	r3, [pc, #232]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a738:	2200      	movs	r2, #0
 800a73a:	60da      	str	r2, [r3, #12]
  LCD_sConfig.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a73c:	4b38      	ldr	r3, [pc, #224]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a73e:	2200      	movs	r2, #0
 800a740:	619a      	str	r2, [r3, #24]

  LCD_sConfig.OCIdleState  = TIM_OCIDLESTATE_RESET;
 800a742:	4b37      	ldr	r3, [pc, #220]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a744:	2200      	movs	r2, #0
 800a746:	615a      	str	r2, [r3, #20]

  /* Set the pulse value for channel */
  LCD_sConfig.Pulse = __DIMMING_CYCLE_VALUE(dimming_config.start);
 800a748:	4b2f      	ldr	r3, [pc, #188]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a74a:	785b      	ldrb	r3, [r3, #1]
 800a74c:	461a      	mov	r2, r3
 800a74e:	f240 2399 	movw	r3, #665	; 0x299
 800a752:	fb02 f303 	mul.w	r3, r2, r3
 800a756:	4a33      	ldr	r2, [pc, #204]	; (800a824 <BSP_LCD_ScreenDimmingOn+0x1ec>)
 800a758:	fba2 2303 	umull	r2, r3, r2, r3
 800a75c:	095b      	lsrs	r3, r3, #5
 800a75e:	4a30      	ldr	r2, [pc, #192]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a760:	6053      	str	r3, [r2, #4]
  if (HAL_TIM_PWM_ConfigChannel(&LCD_TimHandle, &LCD_sConfig, TIMx_CHANNEL) != HAL_OK)
 800a762:	220c      	movs	r2, #12
 800a764:	492e      	ldr	r1, [pc, #184]	; (800a820 <BSP_LCD_ScreenDimmingOn+0x1e8>)
 800a766:	482c      	ldr	r0, [pc, #176]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a768:	f008 fc2a 	bl	8012fc0 <HAL_TIM_PWM_ConfigChannel>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d001      	beq.n	800a776 <BSP_LCD_ScreenDimmingOn+0x13e>
  {
    /* Configuration Error */
    BSP_ErrorHandler();
 800a772:	f7fe fd54 	bl	800921e <BSP_ErrorHandler>
  }

  /* Start Timer channel */
  if (HAL_TIM_PWM_Start(&LCD_TimHandle, TIMx_CHANNEL) != HAL_OK)
 800a776:	210c      	movs	r1, #12
 800a778:	4827      	ldr	r0, [pc, #156]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a77a:	f008 fa85 	bl	8012c88 <HAL_TIM_PWM_Start>
 800a77e:	4603      	mov	r3, r0
 800a780:	2b00      	cmp	r3, #0
 800a782:	d001      	beq.n	800a788 <BSP_LCD_ScreenDimmingOn+0x150>
  {
    /* PWM Generation Error */
    BSP_ErrorHandler();
 800a784:	f7fe fd4b 	bl	800921e <BSP_ErrorHandler>
  }

  /* Set the pulse value for the timer channel */
  i = dimming_config.start;
 800a788:	4b1f      	ldr	r3, [pc, #124]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a78a:	785b      	ldrb	r3, [r3, #1]
 800a78c:	461a      	mov	r2, r3
 800a78e:	4b26      	ldr	r3, [pc, #152]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a790:	601a      	str	r2, [r3, #0]
  while (dimming_config.ongoing)
 800a792:	e02f      	b.n	800a7f4 <BSP_LCD_ScreenDimmingOn+0x1bc>
  {
    __HAL_TIM_SET_COMPARE(&LCD_TimHandle, TIMx_CHANNEL, __DIMMING_CYCLE_VALUE(i));
 800a794:	4b24      	ldr	r3, [pc, #144]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f240 2299 	movw	r2, #665	; 0x299
 800a79c:	fb03 f202 	mul.w	r2, r3, r2
 800a7a0:	4b1d      	ldr	r3, [pc, #116]	; (800a818 <BSP_LCD_ScreenDimmingOn+0x1e0>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	491f      	ldr	r1, [pc, #124]	; (800a824 <BSP_LCD_ScreenDimmingOn+0x1ec>)
 800a7a6:	fba1 1202 	umull	r1, r2, r1, r2
 800a7aa:	0952      	lsrs	r2, r2, #5
 800a7ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Exit if stop is reached */
    if (((step > 0) && (i >= dimming_config.stop))
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	dd06      	ble.n	800a7c2 <BSP_LCD_ScreenDimmingOn+0x18a>
 800a7b4:	4b14      	ldr	r3, [pc, #80]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a7b6:	789b      	ldrb	r3, [r3, #2]
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	4b1b      	ldr	r3, [pc, #108]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d909      	bls.n	800a7d6 <BSP_LCD_ScreenDimmingOn+0x19e>
        || ((step < 0) && (i <= dimming_config.stop)))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	da0a      	bge.n	800a7de <BSP_LCD_ScreenDimmingOn+0x1a6>
 800a7c8:	4b0f      	ldr	r3, [pc, #60]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a7ca:	789b      	ldrb	r3, [r3, #2]
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	4b16      	ldr	r3, [pc, #88]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d303      	bcc.n	800a7de <BSP_LCD_ScreenDimmingOn+0x1a6>
    {
      dimming_config.ongoing = 0;
 800a7d6:	4b0c      	ldr	r3, [pc, #48]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	701a      	strb	r2, [r3, #0]
 800a7dc:	e00a      	b.n	800a7f4 <BSP_LCD_ScreenDimmingOn+0x1bc>
    }
    else
    {
      HAL_Delay(dimming_config.delay);
 800a7de:	4b0a      	ldr	r3, [pc, #40]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a7e0:	791b      	ldrb	r3, [r3, #4]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 fbf8 	bl	800afd8 <HAL_Delay>
      i += step;
 800a7e8:	4b0f      	ldr	r3, [pc, #60]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	4413      	add	r3, r2
 800a7f0:	4a0d      	ldr	r2, [pc, #52]	; (800a828 <BSP_LCD_ScreenDimmingOn+0x1f0>)
 800a7f2:	6013      	str	r3, [r2, #0]
  while (dimming_config.ongoing)
 800a7f4:	4b04      	ldr	r3, [pc, #16]	; (800a808 <BSP_LCD_ScreenDimmingOn+0x1d0>)
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d1cb      	bne.n	800a794 <BSP_LCD_ScreenDimmingOn+0x15c>
 800a7fc:	e000      	b.n	800a800 <BSP_LCD_ScreenDimmingOn+0x1c8>
    return;
 800a7fe:	bf00      	nop
    }
  }
#endif
}
 800a800:	3708      	adds	r7, #8
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	20000548 	.word	0x20000548
 800a80c:	20001104 	.word	0x20001104
 800a810:	20000194 	.word	0x20000194
 800a814:	431bde83 	.word	0x431bde83
 800a818:	20001108 	.word	0x20001108
 800a81c:	40000c00 	.word	0x40000c00
 800a820:	20001154 	.word	0x20001154
 800a824:	51eb851f 	.word	0x51eb851f
 800a828:	20001184 	.word	0x20001184

0800a82c <BSP_LCD_ScreenDimmingOff>:
  * @note   Screen brightness is immediately set to its highest level
  * @param  None
  * @retval None
  */
void BSP_LCD_ScreenDimmingOff(void)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	af00      	add	r7, sp, #0
#if defined(LPTIMER_DIMMING)
  GPIO_InitTypeDef GPIO_InitStructure;
#endif

  if (dimming_on == 1)
 800a830:	4b0d      	ldr	r3, [pc, #52]	; (800a868 <BSP_LCD_ScreenDimmingOff+0x3c>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d114      	bne.n	800a862 <BSP_LCD_ScreenDimmingOff+0x36>
  {
    /* Stop ongoing dimming */
    dimming_config.ongoing = 0;
 800a838:	4b0c      	ldr	r3, [pc, #48]	; (800a86c <BSP_LCD_ScreenDimmingOff+0x40>)
 800a83a:	2200      	movs	r2, #0
 800a83c:	701a      	strb	r2, [r3, #0]

    /* Disable timer clock for power consumption reasons */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
#else
    /* Stop Timer channel */
    if (HAL_TIM_PWM_Stop(&LCD_TimHandle, TIMx_CHANNEL) != HAL_OK)
 800a83e:	210c      	movs	r1, #12
 800a840:	480b      	ldr	r0, [pc, #44]	; (800a870 <BSP_LCD_ScreenDimmingOff+0x44>)
 800a842:	f008 fb27 	bl	8012e94 <HAL_TIM_PWM_Stop>
 800a846:	4603      	mov	r3, r0
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d001      	beq.n	800a850 <BSP_LCD_ScreenDimmingOff+0x24>
    {
      /* PWM Generation Error */
      BSP_ErrorHandler();
 800a84c:	f7fe fce7 	bl	800921e <BSP_ErrorHandler>
    }

    /* Disable timer clock for power consumption reasons */
    TIMx_CLK_DISABLE();
 800a850:	4b08      	ldr	r3, [pc, #32]	; (800a874 <BSP_LCD_ScreenDimmingOff+0x48>)
 800a852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a854:	4a07      	ldr	r2, [pc, #28]	; (800a874 <BSP_LCD_ScreenDimmingOff+0x48>)
 800a856:	f023 0308 	bic.w	r3, r3, #8
 800a85a:	6593      	str	r3, [r2, #88]	; 0x58
#endif

    dimming_on = 0;
 800a85c:	4b02      	ldr	r3, [pc, #8]	; (800a868 <BSP_LCD_ScreenDimmingOff+0x3c>)
 800a85e:	2200      	movs	r2, #0
 800a860:	601a      	str	r2, [r3, #0]
  }
}
 800a862:	bf00      	nop
 800a864:	bd80      	pop	{r7, pc}
 800a866:	bf00      	nop
 800a868:	20001104 	.word	0x20001104
 800a86c:	20000548 	.word	0x20000548
 800a870:	20001108 	.word	0x20001108
 800a874:	40021000 	.word	0x40021000

0800a878 <HAL_TIM_PWM_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b088      	sub	sp, #32
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStruct;

  /* TIMx Peripheral clock enable */
  TIMx_CLK_ENABLE();
 800a880:	4b0f      	ldr	r3, [pc, #60]	; (800a8c0 <HAL_TIM_PWM_MspInit+0x48>)
 800a882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a884:	4a0e      	ldr	r2, [pc, #56]	; (800a8c0 <HAL_TIM_PWM_MspInit+0x48>)
 800a886:	f043 0308 	orr.w	r3, r3, #8
 800a88a:	6593      	str	r3, [r2, #88]	; 0x58
 800a88c:	4b0c      	ldr	r3, [pc, #48]	; (800a8c0 <HAL_TIM_PWM_MspInit+0x48>)
 800a88e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a890:	f003 0308 	and.w	r3, r3, #8
 800a894:	60bb      	str	r3, [r7, #8]
 800a896:	68bb      	ldr	r3, [r7, #8]

  /* Timer channel configuration */

  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a898:	2302      	movs	r3, #2
 800a89a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a89c:	2301      	movs	r3, #1
 800a89e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8a0:	2303      	movs	r3, #3
 800a8a2:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Alternate = TIMx_CHANNEl_AF;
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800a8ac:	f107 030c 	add.w	r3, r7, #12
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	4804      	ldr	r0, [pc, #16]	; (800a8c4 <HAL_TIM_PWM_MspInit+0x4c>)
 800a8b4:	f001 fe86 	bl	800c5c4 <HAL_GPIO_Init>
}
 800a8b8:	bf00      	nop
 800a8ba:	3720      	adds	r7, #32
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	40021000 	.word	0x40021000
 800a8c4:	48002000 	.word	0x48002000

0800a8c8 <BSP_LCD_MspInit>:
  * @brief  Initializes the LCD GPIO special pins MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_LCD_MspInit(void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b088      	sub	sp, #32
 800a8cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIOs clock */
  LCD_TE_GPIO_CLK_ENABLE();
 800a8ce:	4b29      	ldr	r3, [pc, #164]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8d2:	4a28      	ldr	r2, [pc, #160]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a8da:	4b26      	ldr	r3, [pc, #152]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8e2:	60bb      	str	r3, [r7, #8]
 800a8e4:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800a8e6:	4b23      	ldr	r3, [pc, #140]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8ea:	4a22      	ldr	r2, [pc, #136]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a8f2:	4b20      	ldr	r3, [pc, #128]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a8f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8fa:	607b      	str	r3, [r7, #4]
 800a8fc:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_CTRL_GPIO_CLK_ENABLE();
 800a8fe:	4b1d      	ldr	r3, [pc, #116]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a902:	4a1c      	ldr	r2, [pc, #112]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a90a:	4b1a      	ldr	r3, [pc, #104]	; (800a974 <BSP_LCD_MspInit+0xac>)
 800a90c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a90e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a912:	603b      	str	r3, [r7, #0]
 800a914:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  if (BSP_IO_Init() == IO_ERROR)
 800a916:	f7ff fa57 	bl	8009dc8 <BSP_IO_Init>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d101      	bne.n	800a924 <BSP_LCD_MspInit+0x5c>
  {
    BSP_ErrorHandler();
 800a920:	f7fe fc7d 	bl	800921e <BSP_ErrorHandler>
  }
  BSP_IO_ConfigPin(LCD_RST_PIN, IO_MODE_OUTPUT);
 800a924:	2101      	movs	r1, #1
 800a926:	2004      	movs	r0, #4
 800a928:	f7ff fa92 	bl	8009e50 <BSP_IO_ConfigPin>

  /* LCD_BL_CTRL GPIO configuration */
  GPIO_InitStructure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 800a92c:	2301      	movs	r3, #1
 800a92e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_OUTPUT_PP;
 800a930:	2301      	movs	r3, #1
 800a932:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_NOPULL;
 800a934:	2300      	movs	r3, #0
 800a936:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 800a938:	2300      	movs	r3, #0
 800a93a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed   = GPIO_SPEED_FREQ_LOW;
 800a93c:	2300      	movs	r3, #0
 800a93e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStructure);
 800a940:	f107 030c 	add.w	r3, r7, #12
 800a944:	4619      	mov	r1, r3
 800a946:	480c      	ldr	r0, [pc, #48]	; (800a978 <BSP_LCD_MspInit+0xb0>)
 800a948:	f001 fe3c 	bl	800c5c4 <HAL_GPIO_Init>

  /* Power on the screen (also done in Touch Screen driver ... */
  GPIO_InitStructure.Pin = LCD_PWR_CTRL_PIN;
 800a94c:	2301      	movs	r3, #1
 800a94e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP /*GPIO_MODE_OUTPUT_PP*/;
 800a950:	2301      	movs	r3, #1
 800a952:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull =   GPIO_NOPULL;
 800a954:	2300      	movs	r3, #0
 800a956:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 800a958:	2300      	movs	r3, #0
 800a95a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 800a95c:	2300      	movs	r3, #0
 800a95e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_PWR_CTRL_GPIO_PORT, &GPIO_InitStructure);
 800a960:	f107 030c 	add.w	r3, r7, #12
 800a964:	4619      	mov	r1, r3
 800a966:	4805      	ldr	r0, [pc, #20]	; (800a97c <BSP_LCD_MspInit+0xb4>)
 800a968:	f001 fe2c 	bl	800c5c4 <HAL_GPIO_Init>
}
 800a96c:	bf00      	nop
 800a96e:	3720      	adds	r7, #32
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	40021000 	.word	0x40021000
 800a978:	48002000 	.word	0x48002000
 800a97c:	48001c00 	.word	0x48001c00

0800a980 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b088      	sub	sp, #32
 800a984:	af00      	add	r7, sp, #0
 800a986:	4603      	mov	r3, r0
 800a988:	603a      	str	r2, [r7, #0]
 800a98a:	80fb      	strh	r3, [r7, #6]
 800a98c:	460b      	mov	r3, r1
 800a98e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800a990:	2300      	movs	r3, #0
 800a992:	61fb      	str	r3, [r7, #28]
 800a994:	2300      	movs	r3, #0
 800a996:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line;

  height = DrawProp.pFont->Height;
 800a998:	4b45      	ldr	r3, [pc, #276]	; (800aab0 <DrawChar+0x130>)
 800a99a:	689b      	ldr	r3, [r3, #8]
 800a99c:	88db      	ldrh	r3, [r3, #6]
 800a99e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp.pFont->Width;
 800a9a0:	4b43      	ldr	r3, [pc, #268]	; (800aab0 <DrawChar+0x130>)
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	889b      	ldrh	r3, [r3, #4]
 800a9a6:	823b      	strh	r3, [r7, #16]

  offset =  8 * ((width + 7) / 8) -  width ;
 800a9a8:	8a3b      	ldrh	r3, [r7, #16]
 800a9aa:	3307      	adds	r3, #7
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	da00      	bge.n	800a9b2 <DrawChar+0x32>
 800a9b0:	3307      	adds	r3, #7
 800a9b2:	10db      	asrs	r3, r3, #3
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	00db      	lsls	r3, r3, #3
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	8a3b      	ldrh	r3, [r7, #16]
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	1ad3      	subs	r3, r2, r3
 800a9c0:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	61fb      	str	r3, [r7, #28]
 800a9c6:	e069      	b.n	800aa9c <DrawChar+0x11c>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 800a9c8:	8a3b      	ldrh	r3, [r7, #16]
 800a9ca:	3307      	adds	r3, #7
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	da00      	bge.n	800a9d2 <DrawChar+0x52>
 800a9d0:	3307      	adds	r3, #7
 800a9d2:	10db      	asrs	r3, r3, #3
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	69fb      	ldr	r3, [r7, #28]
 800a9d8:	fb02 f303 	mul.w	r3, r2, r3
 800a9dc:	683a      	ldr	r2, [r7, #0]
 800a9de:	4413      	add	r3, r2
 800a9e0:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 800a9e2:	8a3b      	ldrh	r3, [r7, #16]
 800a9e4:	3307      	adds	r3, #7
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	da00      	bge.n	800a9ec <DrawChar+0x6c>
 800a9ea:	3307      	adds	r3, #7
 800a9ec:	10db      	asrs	r3, r3, #3
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d002      	beq.n	800a9f8 <DrawChar+0x78>
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d004      	beq.n	800aa00 <DrawChar+0x80>
 800a9f6:	e00c      	b.n	800aa12 <DrawChar+0x92>
    {
      case 1:
        line =  pchar[0];
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	617b      	str	r3, [r7, #20]
        break;
 800a9fe:	e016      	b.n	800aa2e <DrawChar+0xae>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	021b      	lsls	r3, r3, #8
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	3201      	adds	r2, #1
 800aa0a:	7812      	ldrb	r2, [r2, #0]
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	617b      	str	r3, [r7, #20]
        break;
 800aa10:	e00d      	b.n	800aa2e <DrawChar+0xae>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	041a      	lsls	r2, r3, #16
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	021b      	lsls	r3, r3, #8
 800aa20:	4313      	orrs	r3, r2
 800aa22:	68ba      	ldr	r2, [r7, #8]
 800aa24:	3202      	adds	r2, #2
 800aa26:	7812      	ldrb	r2, [r2, #0]
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	617b      	str	r3, [r7, #20]
        break;
 800aa2c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800aa2e:	2300      	movs	r3, #0
 800aa30:	61bb      	str	r3, [r7, #24]
 800aa32:	e029      	b.n	800aa88 <DrawChar+0x108>
    {
      if ((line & (1 << (width - j + offset - 1))) != 0)
 800aa34:	8a3a      	ldrh	r2, [r7, #16]
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	1ad2      	subs	r2, r2, r3
 800aa3a:	7bfb      	ldrb	r3, [r7, #15]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	2201      	movs	r2, #1
 800aa42:	fa02 f303 	lsl.w	r3, r2, r3
 800aa46:	461a      	mov	r2, r3
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d00c      	beq.n	800aa6a <DrawChar+0xea>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.TextColor);
 800aa50:	69bb      	ldr	r3, [r7, #24]
 800aa52:	b29a      	uxth	r2, r3
 800aa54:	88fb      	ldrh	r3, [r7, #6]
 800aa56:	4413      	add	r3, r2
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	4a15      	ldr	r2, [pc, #84]	; (800aab0 <DrawChar+0x130>)
 800aa5c:	6812      	ldr	r2, [r2, #0]
 800aa5e:	b292      	uxth	r2, r2
 800aa60:	88b9      	ldrh	r1, [r7, #4]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff fbfe 	bl	800a264 <BSP_LCD_DrawPixel>
 800aa68:	e00b      	b.n	800aa82 <DrawChar+0x102>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.BackColor);
 800aa6a:	69bb      	ldr	r3, [r7, #24]
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	88fb      	ldrh	r3, [r7, #6]
 800aa70:	4413      	add	r3, r2
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	4a0e      	ldr	r2, [pc, #56]	; (800aab0 <DrawChar+0x130>)
 800aa76:	6852      	ldr	r2, [r2, #4]
 800aa78:	b292      	uxth	r2, r2
 800aa7a:	88b9      	ldrh	r1, [r7, #4]
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7ff fbf1 	bl	800a264 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800aa82:	69bb      	ldr	r3, [r7, #24]
 800aa84:	3301      	adds	r3, #1
 800aa86:	61bb      	str	r3, [r7, #24]
 800aa88:	8a3b      	ldrh	r3, [r7, #16]
 800aa8a:	69ba      	ldr	r2, [r7, #24]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d3d1      	bcc.n	800aa34 <DrawChar+0xb4>
      }
    }
    Ypos++;
 800aa90:	88bb      	ldrh	r3, [r7, #4]
 800aa92:	3301      	adds	r3, #1
 800aa94:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	61fb      	str	r3, [r7, #28]
 800aa9c:	8a7b      	ldrh	r3, [r7, #18]
 800aa9e:	69fa      	ldr	r2, [r7, #28]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d391      	bcc.n	800a9c8 <DrawChar+0x48>
  }
}
 800aaa4:	bf00      	nop
 800aaa6:	bf00      	nop
 800aaa8:	3720      	adds	r7, #32
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	20001174 	.word	0x20001174

0800aab4 <BSP_TS_InitEx>:
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @param  orientation : TS_ORIENTATION_LANDSCAPE or TS_ORIENTATION_PORTRAIT
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_InitEx(uint16_t ts_SizeX, uint16_t ts_SizeY, uint8_t  orientation)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	80fb      	strh	r3, [r7, #6]
 800aabe:	460b      	mov	r3, r1
 800aac0:	80bb      	strh	r3, [r7, #4]
 800aac2:	4613      	mov	r3, r2
 800aac4:	70fb      	strb	r3, [r7, #3]
  uint8_t ts_status = TS_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	73fb      	strb	r3, [r7, #15]
  uint16_t read_id = 0;
 800aaca:	2300      	movs	r3, #0
 800aacc:	81bb      	strh	r3, [r7, #12]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 800aace:	4b20      	ldr	r3, [pc, #128]	; (800ab50 <BSP_TS_InitEx+0x9c>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a20      	ldr	r2, [pc, #128]	; (800ab54 <BSP_TS_InitEx+0xa0>)
 800aad4:	7812      	ldrb	r2, [r2, #0]
 800aad6:	b292      	uxth	r2, r2
 800aad8:	4610      	mov	r0, r2
 800aada:	4798      	blx	r3

  /* Scan FT6x36 TouchScreen IC controller ID register by I2C Read */
  /* Verify this is a FT6x36, otherwise this is an error case      */

  read_id = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 800aadc:	4b1c      	ldr	r3, [pc, #112]	; (800ab50 <BSP_TS_InitEx+0x9c>)
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	2070      	movs	r0, #112	; 0x70
 800aae2:	4798      	blx	r3
 800aae4:	4603      	mov	r3, r0
 800aae6:	81bb      	strh	r3, [r7, #12]

  if (read_id == FT6x36_ID_VALUE)
 800aae8:	89bb      	ldrh	r3, [r7, #12]
 800aaea:	2bcd      	cmp	r3, #205	; 0xcd
 800aaec:	d12a      	bne.n	800ab44 <BSP_TS_InitEx+0x90>
  {
    /* Found FT6x36 : Initialize the TS driver structure */
    tsDriver = &ft6x06_ts_drv;
 800aaee:	4b1a      	ldr	r3, [pc, #104]	; (800ab58 <BSP_TS_InitEx+0xa4>)
 800aaf0:	4a17      	ldr	r2, [pc, #92]	; (800ab50 <BSP_TS_InitEx+0x9c>)
 800aaf2:	601a      	str	r2, [r3, #0]

    I2C_Address    = TS_I2C_ADDRESS;
 800aaf4:	4b17      	ldr	r3, [pc, #92]	; (800ab54 <BSP_TS_InitEx+0xa0>)
 800aaf6:	2270      	movs	r2, #112	; 0x70
 800aaf8:	701a      	strb	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if (orientation == TS_ORIENTATION_PORTRAIT)
 800aafa:	78fb      	ldrb	r3, [r7, #3]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d106      	bne.n	800ab0e <BSP_TS_InitEx+0x5a>
    {
      tsOrientation = TS_SWAP_X | TS_SWAP_Y;
 800ab00:	4b16      	ldr	r3, [pc, #88]	; (800ab5c <BSP_TS_InitEx+0xa8>)
 800ab02:	2206      	movs	r2, #6
 800ab04:	701a      	strb	r2, [r3, #0]
      TS_orientation = TS_ORIENTATION_PORTRAIT;
 800ab06:	4b16      	ldr	r3, [pc, #88]	; (800ab60 <BSP_TS_InitEx+0xac>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	701a      	strb	r2, [r3, #0]
 800ab0c:	e005      	b.n	800ab1a <BSP_TS_InitEx+0x66>
    }
    else
    {
      tsOrientation = TS_SWAP_XY | TS_SWAP_Y;
 800ab0e:	4b13      	ldr	r3, [pc, #76]	; (800ab5c <BSP_TS_InitEx+0xa8>)
 800ab10:	220c      	movs	r2, #12
 800ab12:	701a      	strb	r2, [r3, #0]
      TS_orientation = TS_ORIENTATION_LANDSCAPE;
 800ab14:	4b12      	ldr	r3, [pc, #72]	; (800ab60 <BSP_TS_InitEx+0xac>)
 800ab16:	2201      	movs	r2, #1
 800ab18:	701a      	strb	r2, [r3, #0]
    }

    if (ts_status == TS_OK)
 800ab1a:	7bfb      	ldrb	r3, [r7, #15]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d111      	bne.n	800ab44 <BSP_TS_InitEx+0x90>
    {
      /* Software reset the TouchScreen */
      tsDriver->Reset(I2C_Address);
 800ab20:	4b0d      	ldr	r3, [pc, #52]	; (800ab58 <BSP_TS_InitEx+0xa4>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	689b      	ldr	r3, [r3, #8]
 800ab26:	4a0b      	ldr	r2, [pc, #44]	; (800ab54 <BSP_TS_InitEx+0xa0>)
 800ab28:	7812      	ldrb	r2, [r2, #0]
 800ab2a:	b292      	uxth	r2, r2
 800ab2c:	4610      	mov	r0, r2
 800ab2e:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      tsDriver->Start(I2C_Address);
 800ab30:	4b09      	ldr	r3, [pc, #36]	; (800ab58 <BSP_TS_InitEx+0xa4>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	4a07      	ldr	r2, [pc, #28]	; (800ab54 <BSP_TS_InitEx+0xa0>)
 800ab38:	7812      	ldrb	r2, [r2, #0]
 800ab3a:	b292      	uxth	r2, r2
 800ab3c:	4610      	mov	r0, r2
 800ab3e:	4798      	blx	r3

      return TS_OK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	e000      	b.n	800ab46 <BSP_TS_InitEx+0x92>

    } /* of if(ts_status == TS_OK) */
  }

  return TS_DEVICE_NOT_FOUND;
 800ab44:	2303      	movs	r3, #3


}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
 800ab4e:	bf00      	nop
 800ab50:	20000198 	.word	0x20000198
 800ab54:	2000118c 	.word	0x2000118c
 800ab58:	20001188 	.word	0x20001188
 800ab5c:	2000054d 	.word	0x2000054d
 800ab60:	2000054e 	.word	0x2000054e

0800ab64 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	71fb      	strb	r3, [r7, #7]

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x36 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 800ab6e:	f000 f93b 	bl	800ade8 <BSP_TS_INT_MspInit>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  tsDriver->EnableIT(I2C_Address);
 800ab72:	4b06      	ldr	r3, [pc, #24]	; (800ab8c <BSP_TS_ITConfig+0x28>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	699b      	ldr	r3, [r3, #24]
 800ab78:	4a05      	ldr	r2, [pc, #20]	; (800ab90 <BSP_TS_ITConfig+0x2c>)
 800ab7a:	7812      	ldrb	r2, [r2, #0]
 800ab7c:	b292      	uxth	r2, r2
 800ab7e:	4610      	mov	r0, r2
 800ab80:	4798      	blx	r3

  return (ts_status);
 800ab82:	79fb      	ldrb	r3, [r7, #7]
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}
 800ab8c:	20001188 	.word	0x20001188
 800ab90:	2000118c 	.word	0x2000118c

0800ab94 <BSP_TS_ITDeConfig>:
/**
  * @brief  deConfigures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITDeConfig(void)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b082      	sub	sp, #8
 800ab98:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	71fb      	strb	r3, [r7, #7]

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x36 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspDeInit();
 800ab9e:	f000 f969 	bl	800ae74 <BSP_TS_INT_MspDeInit>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  tsDriver->DisableIT(I2C_Address);
 800aba2:	4b06      	ldr	r3, [pc, #24]	; (800abbc <BSP_TS_ITDeConfig+0x28>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aba8:	4a05      	ldr	r2, [pc, #20]	; (800abc0 <BSP_TS_ITDeConfig+0x2c>)
 800abaa:	7812      	ldrb	r2, [r2, #0]
 800abac:	b292      	uxth	r2, r2
 800abae:	4610      	mov	r0, r2
 800abb0:	4798      	blx	r3

  return (ts_status);
 800abb2:	79fb      	ldrb	r3, [r7, #7]
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3708      	adds	r7, #8
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	20001188 	.word	0x20001188
 800abc0:	2000118c 	.word	0x2000118c

0800abc4 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800abc4:	b590      	push	{r4, r7, lr}
 800abc6:	b089      	sub	sp, #36	; 0x24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800abcc:	2300      	movs	r3, #0
 800abce:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2C_Address);
 800abd0:	4b80      	ldr	r3, [pc, #512]	; (800add4 <BSP_TS_GetState+0x210>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	691b      	ldr	r3, [r3, #16]
 800abd6:	4a80      	ldr	r2, [pc, #512]	; (800add8 <BSP_TS_GetState+0x214>)
 800abd8:	7812      	ldrb	r2, [r2, #0]
 800abda:	b292      	uxth	r2, r2
 800abdc:	4610      	mov	r0, r2
 800abde:	4798      	blx	r3
 800abe0:	4603      	mov	r3, r0
 800abe2:	461a      	mov	r2, r3
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	701a      	strb	r2, [r3, #0]
  if (TS_State->touchDetected)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	2b00      	cmp	r3, #0
 800abee:	f000 80ec 	beq.w	800adca <BSP_TS_GetState+0x206>
  {
    for (index = 0; index < TS_State->touchDetected; index++)
 800abf2:	2300      	movs	r3, #0
 800abf4:	61fb      	str	r3, [r7, #28]
 800abf6:	e0e1      	b.n	800adbc <BSP_TS_GetState+0x1f8>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 800abf8:	4b76      	ldr	r3, [pc, #472]	; (800add4 <BSP_TS_GetState+0x210>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	695b      	ldr	r3, [r3, #20]
 800abfe:	4a76      	ldr	r2, [pc, #472]	; (800add8 <BSP_TS_GetState+0x214>)
 800ac00:	7812      	ldrb	r2, [r2, #0]
 800ac02:	b290      	uxth	r0, r2
 800ac04:	f107 0110 	add.w	r1, r7, #16
 800ac08:	69fa      	ldr	r2, [r7, #28]
 800ac0a:	0052      	lsls	r2, r2, #1
 800ac0c:	188c      	adds	r4, r1, r2
 800ac0e:	f107 010c 	add.w	r1, r7, #12
 800ac12:	69fa      	ldr	r2, [r7, #28]
 800ac14:	0052      	lsls	r2, r2, #1
 800ac16:	440a      	add	r2, r1
 800ac18:	4621      	mov	r1, r4
 800ac1a:	4798      	blx	r3

      if (tsOrientation & TS_SWAP_XY)
 800ac1c:	4b6f      	ldr	r3, [pc, #444]	; (800addc <BSP_TS_GetState+0x218>)
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	f003 0308 	and.w	r3, r3, #8
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d019      	beq.n	800ac5c <BSP_TS_GetState+0x98>
      {
        tmp = Raw_x[index];
 800ac28:	69fb      	ldr	r3, [r7, #28]
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	3320      	adds	r3, #32
 800ac2e:	443b      	add	r3, r7
 800ac30:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800ac34:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index];
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	005b      	lsls	r3, r3, #1
 800ac3a:	3320      	adds	r3, #32
 800ac3c:	443b      	add	r3, r7
 800ac3e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	005b      	lsls	r3, r3, #1
 800ac46:	3320      	adds	r3, #32
 800ac48:	443b      	add	r3, r7
 800ac4a:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	005b      	lsls	r3, r3, #1
 800ac52:	3320      	adds	r3, #32
 800ac54:	443b      	add	r3, r7
 800ac56:	8b3a      	ldrh	r2, [r7, #24]
 800ac58:	f823 2c14 	strh.w	r2, [r3, #-20]
      }

      if (tsOrientation & TS_SWAP_X)
 800ac5c:	4b5f      	ldr	r3, [pc, #380]	; (800addc <BSP_TS_GetState+0x218>)
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	f003 0302 	and.w	r3, r3, #2
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00e      	beq.n	800ac86 <BSP_TS_GetState+0xc2>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH_HEIGHT - 1 - Raw_x[index];
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	3320      	adds	r3, #32
 800ac6e:	443b      	add	r3, r7
 800ac70:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800ac74:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	69fb      	ldr	r3, [r7, #28]
 800ac7c:	005b      	lsls	r3, r3, #1
 800ac7e:	3320      	adds	r3, #32
 800ac80:	443b      	add	r3, r7
 800ac82:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if (tsOrientation & TS_SWAP_Y)
 800ac86:	4b55      	ldr	r3, [pc, #340]	; (800addc <BSP_TS_GetState+0x218>)
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	f003 0304 	and.w	r3, r3, #4
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d00e      	beq.n	800acb0 <BSP_TS_GetState+0xec>
      {
        Raw_y[index] = FT_6206_MAX_WIDTH_HEIGHT - 1 - Raw_y[index];
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	005b      	lsls	r3, r3, #1
 800ac96:	3320      	adds	r3, #32
 800ac98:	443b      	add	r3, r7
 800ac9a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800ac9e:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	005b      	lsls	r3, r3, #1
 800aca8:	3320      	adds	r3, #32
 800acaa:	443b      	add	r3, r7
 800acac:	f823 2c14 	strh.w	r2, [r3, #-20]
      }

      xDiff = Raw_x[index] > _x[index] ? (Raw_x[index] - _x[index]) : (_x[index] - Raw_x[index]);
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	005b      	lsls	r3, r3, #1
 800acb4:	3320      	adds	r3, #32
 800acb6:	443b      	add	r3, r7
 800acb8:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800acbc:	4619      	mov	r1, r3
 800acbe:	4a48      	ldr	r2, [pc, #288]	; (800ade0 <BSP_TS_GetState+0x21c>)
 800acc0:	69fb      	ldr	r3, [r7, #28]
 800acc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acc6:	4299      	cmp	r1, r3
 800acc8:	d90d      	bls.n	800ace6 <BSP_TS_GetState+0x122>
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	005b      	lsls	r3, r3, #1
 800acce:	3320      	adds	r3, #32
 800acd0:	443b      	add	r3, r7
 800acd2:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800acd6:	4942      	ldr	r1, [pc, #264]	; (800ade0 <BSP_TS_GetState+0x21c>)
 800acd8:	69fb      	ldr	r3, [r7, #28]
 800acda:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	e00c      	b.n	800ad00 <BSP_TS_GetState+0x13c>
 800ace6:	4a3e      	ldr	r2, [pc, #248]	; (800ade0 <BSP_TS_GetState+0x21c>)
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acee:	b29a      	uxth	r2, r3
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	005b      	lsls	r3, r3, #1
 800acf4:	3320      	adds	r3, #32
 800acf6:	443b      	add	r3, r7
 800acf8:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800acfc:	1ad3      	subs	r3, r2, r3
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index] ? (Raw_y[index] - _y[index]) : (_y[index] - Raw_y[index]);
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	3320      	adds	r3, #32
 800ad08:	443b      	add	r3, r7
 800ad0a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800ad0e:	4619      	mov	r1, r3
 800ad10:	4a34      	ldr	r2, [pc, #208]	; (800ade4 <BSP_TS_GetState+0x220>)
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad18:	4299      	cmp	r1, r3
 800ad1a:	d90d      	bls.n	800ad38 <BSP_TS_GetState+0x174>
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	005b      	lsls	r3, r3, #1
 800ad20:	3320      	adds	r3, #32
 800ad22:	443b      	add	r3, r7
 800ad24:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800ad28:	492e      	ldr	r1, [pc, #184]	; (800ade4 <BSP_TS_GetState+0x220>)
 800ad2a:	69fb      	ldr	r3, [r7, #28]
 800ad2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	1ad3      	subs	r3, r2, r3
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	e00c      	b.n	800ad52 <BSP_TS_GetState+0x18e>
 800ad38:	4a2a      	ldr	r2, [pc, #168]	; (800ade4 <BSP_TS_GetState+0x220>)
 800ad3a:	69fb      	ldr	r3, [r7, #28]
 800ad3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad40:	b29a      	uxth	r2, r3
 800ad42:	69fb      	ldr	r3, [r7, #28]
 800ad44:	005b      	lsls	r3, r3, #1
 800ad46:	3320      	adds	r3, #32
 800ad48:	443b      	add	r3, r7
 800ad4a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800ad4e:	1ad3      	subs	r3, r2, r3
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 800ad54:	8afa      	ldrh	r2, [r7, #22]
 800ad56:	8abb      	ldrh	r3, [r7, #20]
 800ad58:	4413      	add	r3, r2
 800ad5a:	2b05      	cmp	r3, #5
 800ad5c:	dd15      	ble.n	800ad8a <BSP_TS_GetState+0x1c6>
      {
        _x[index] = Raw_x[index];
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	005b      	lsls	r3, r3, #1
 800ad62:	3320      	adds	r3, #32
 800ad64:	443b      	add	r3, r7
 800ad66:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	4a1c      	ldr	r2, [pc, #112]	; (800ade0 <BSP_TS_GetState+0x21c>)
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	005b      	lsls	r3, r3, #1
 800ad78:	3320      	adds	r3, #32
 800ad7a:	443b      	add	r3, r7
 800ad7c:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800ad80:	4619      	mov	r1, r3
 800ad82:	4a18      	ldr	r2, [pc, #96]	; (800ade4 <BSP_TS_GetState+0x220>)
 800ad84:	69fb      	ldr	r3, [r7, #28]
 800ad86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 800ad8a:	4a15      	ldr	r2, [pc, #84]	; (800ade0 <BSP_TS_GetState+0x21c>)
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad92:	b299      	uxth	r1, r3
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	005b      	lsls	r3, r3, #1
 800ad9a:	4413      	add	r3, r2
 800ad9c:	460a      	mov	r2, r1
 800ad9e:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 800ada0:	4a10      	ldr	r2, [pc, #64]	; (800ade4 <BSP_TS_GetState+0x220>)
 800ada2:	69fb      	ldr	r3, [r7, #28]
 800ada4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ada8:	b299      	uxth	r1, r3
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	005b      	lsls	r3, r3, #1
 800adb0:	4413      	add	r3, r2
 800adb2:	460a      	mov	r2, r1
 800adb4:	80da      	strh	r2, [r3, #6]
    for (index = 0; index < TS_State->touchDetected; index++)
 800adb6:	69fb      	ldr	r3, [r7, #28]
 800adb8:	3301      	adds	r3, #1
 800adba:	61fb      	str	r3, [r7, #28]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	461a      	mov	r2, r3
 800adc2:	69fb      	ldr	r3, [r7, #28]
 800adc4:	4293      	cmp	r3, r2
 800adc6:	f4ff af17 	bcc.w	800abf8 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 800adca:	7efb      	ldrb	r3, [r7, #27]
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3724      	adds	r7, #36	; 0x24
 800add0:	46bd      	mov	sp, r7
 800add2:	bd90      	pop	{r4, r7, pc}
 800add4:	20001188 	.word	0x20001188
 800add8:	2000118c 	.word	0x2000118c
 800addc:	2000054d 	.word	0x2000054d
 800ade0:	20001190 	.word	0x20001190
 800ade4:	20001198 	.word	0x20001198

0800ade8 <BSP_TS_INT_MspInit>:
  * @brief  Initializes the TS_INT pin MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_PWR_CLK_ENABLE();
 800adee:	4b1e      	ldr	r3, [pc, #120]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800adf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adf2:	4a1d      	ldr	r2, [pc, #116]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800adf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adf8:	6593      	str	r3, [r2, #88]	; 0x58
 800adfa:	4b1b      	ldr	r3, [pc, #108]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800adfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae02:	60bb      	str	r3, [r7, #8]
 800ae04:	68bb      	ldr	r3, [r7, #8]
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800ae06:	4b19      	ldr	r3, [pc, #100]	; (800ae6c <BSP_TS_INT_MspInit+0x84>)
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	4a18      	ldr	r2, [pc, #96]	; (800ae6c <BSP_TS_INT_MspInit+0x84>)
 800ae0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae10:	6053      	str	r3, [r2, #4]

  TS_INT_GPIO_CLK_ENABLE();
 800ae12:	4b15      	ldr	r3, [pc, #84]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800ae14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae16:	4a14      	ldr	r2, [pc, #80]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800ae18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ae1e:	4b12      	ldr	r3, [pc, #72]	; (800ae68 <BSP_TS_INT_MspInit+0x80>)
 800ae20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae26:	607b      	str	r3, [r7, #4]
 800ae28:	687b      	ldr	r3, [r7, #4]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 800ae2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ae2e:	60fb      	str	r3, [r7, #12]

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 800ae30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ae34:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800ae36:	2301      	movs	r3, #1
 800ae38:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800ae3a:	2302      	movs	r3, #2
 800ae3c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800ae3e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800ae42:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800ae44:	f107 030c 	add.w	r3, r7, #12
 800ae48:	4619      	mov	r1, r3
 800ae4a:	4809      	ldr	r0, [pc, #36]	; (800ae70 <BSP_TS_INT_MspInit+0x88>)
 800ae4c:	f001 fbba 	bl	800c5c4 <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x08, 0x00);
 800ae50:	2200      	movs	r2, #0
 800ae52:	2108      	movs	r1, #8
 800ae54:	2028      	movs	r0, #40	; 0x28
 800ae56:	f001 f9de 	bl	800c216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 800ae5a:	2028      	movs	r0, #40	; 0x28
 800ae5c:	f001 f9f7 	bl	800c24e <HAL_NVIC_EnableIRQ>
}
 800ae60:	bf00      	nop
 800ae62:	3720      	adds	r7, #32
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	40021000 	.word	0x40021000
 800ae6c:	40007000 	.word	0x40007000
 800ae70:	48001800 	.word	0x48001800

0800ae74 <BSP_TS_INT_MspDeInit>:
  * @brief  Initializes the TS_INT pin MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_TS_INT_MspDeInit(void)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b088      	sub	sp, #32
 800ae78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_PWR_CLK_ENABLE();
 800ae7a:	4b1a      	ldr	r3, [pc, #104]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800ae7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae7e:	4a19      	ldr	r2, [pc, #100]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800ae80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae84:	6593      	str	r3, [r2, #88]	; 0x58
 800ae86:	4b17      	ldr	r3, [pc, #92]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800ae88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae8e:	60bb      	str	r3, [r7, #8]
 800ae90:	68bb      	ldr	r3, [r7, #8]
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800ae92:	4b15      	ldr	r3, [pc, #84]	; (800aee8 <BSP_TS_INT_MspDeInit+0x74>)
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	4a14      	ldr	r2, [pc, #80]	; (800aee8 <BSP_TS_INT_MspDeInit+0x74>)
 800ae98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae9c:	6053      	str	r3, [r2, #4]

  TS_INT_GPIO_CLK_ENABLE();
 800ae9e:	4b11      	ldr	r3, [pc, #68]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800aea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aea2:	4a10      	ldr	r2, [pc, #64]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800aea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800aeaa:	4b0e      	ldr	r3, [pc, #56]	; (800aee4 <BSP_TS_INT_MspDeInit+0x70>)
 800aeac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aeae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeb2:	607b      	str	r3, [r7, #4]
 800aeb4:	687b      	ldr	r3, [r7, #4]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 800aeb6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aeba:	60fb      	str	r3, [r7, #12]

  gpio_init_structure.Pin = GPIO_PIN_All;
 800aebc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aec0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_ANALOG;
 800aec2:	2303      	movs	r3, #3
 800aec4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800aec6:	2300      	movs	r3, #0
 800aec8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800aeca:	f107 030c 	add.w	r3, r7, #12
 800aece:	4619      	mov	r1, r3
 800aed0:	4806      	ldr	r0, [pc, #24]	; (800aeec <BSP_TS_INT_MspDeInit+0x78>)
 800aed2:	f001 fb77 	bl	800c5c4 <HAL_GPIO_Init>

  HAL_NVIC_DisableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 800aed6:	2028      	movs	r0, #40	; 0x28
 800aed8:	f001 f9c7 	bl	800c26a <HAL_NVIC_DisableIRQ>
}
 800aedc:	bf00      	nop
 800aede:	3720      	adds	r7, #32
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	40021000 	.word	0x40021000
 800aee8:	40007000 	.word	0x40007000
 800aeec:	48001800 	.word	0x48001800

0800aef0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800aef6:	2300      	movs	r3, #0
 800aef8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800aefa:	2003      	movs	r0, #3
 800aefc:	f001 f980 	bl	800c200 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800af00:	2000      	movs	r0, #0
 800af02:	f000 f80d 	bl	800af20 <HAL_InitTick>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d002      	beq.n	800af12 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	71fb      	strb	r3, [r7, #7]
 800af10:	e001      	b.n	800af16 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800af12:	f7f7 fa77 	bl	8002404 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800af16:	79fb      	ldrb	r3, [r7, #7]
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3708      	adds	r7, #8
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800af28:	2300      	movs	r3, #0
 800af2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800af2c:	4b17      	ldr	r3, [pc, #92]	; (800af8c <HAL_InitTick+0x6c>)
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d023      	beq.n	800af7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800af34:	4b16      	ldr	r3, [pc, #88]	; (800af90 <HAL_InitTick+0x70>)
 800af36:	681a      	ldr	r2, [r3, #0]
 800af38:	4b14      	ldr	r3, [pc, #80]	; (800af8c <HAL_InitTick+0x6c>)
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	4619      	mov	r1, r3
 800af3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800af42:	fbb3 f3f1 	udiv	r3, r3, r1
 800af46:	fbb2 f3f3 	udiv	r3, r2, r3
 800af4a:	4618      	mov	r0, r3
 800af4c:	f001 f99b 	bl	800c286 <HAL_SYSTICK_Config>
 800af50:	4603      	mov	r3, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	d10f      	bne.n	800af76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2b0f      	cmp	r3, #15
 800af5a:	d809      	bhi.n	800af70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800af5c:	2200      	movs	r2, #0
 800af5e:	6879      	ldr	r1, [r7, #4]
 800af60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af64:	f001 f957 	bl	800c216 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800af68:	4a0a      	ldr	r2, [pc, #40]	; (800af94 <HAL_InitTick+0x74>)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6013      	str	r3, [r2, #0]
 800af6e:	e007      	b.n	800af80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800af70:	2301      	movs	r3, #1
 800af72:	73fb      	strb	r3, [r7, #15]
 800af74:	e004      	b.n	800af80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	73fb      	strb	r3, [r7, #15]
 800af7a:	e001      	b.n	800af80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800af7c:	2301      	movs	r3, #1
 800af7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800af80:	7bfb      	ldrb	r3, [r7, #15]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3710      	adds	r7, #16
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
 800af8a:	bf00      	nop
 800af8c:	20000554 	.word	0x20000554
 800af90:	20000194 	.word	0x20000194
 800af94:	20000550 	.word	0x20000550

0800af98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800af98:	b480      	push	{r7}
 800af9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800af9c:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <HAL_IncTick+0x20>)
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	461a      	mov	r2, r3
 800afa2:	4b06      	ldr	r3, [pc, #24]	; (800afbc <HAL_IncTick+0x24>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	4413      	add	r3, r2
 800afa8:	4a04      	ldr	r2, [pc, #16]	; (800afbc <HAL_IncTick+0x24>)
 800afaa:	6013      	str	r3, [r2, #0]
}
 800afac:	bf00      	nop
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	20000554 	.word	0x20000554
 800afbc:	200011a0 	.word	0x200011a0

0800afc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800afc0:	b480      	push	{r7}
 800afc2:	af00      	add	r7, sp, #0
  return uwTick;
 800afc4:	4b03      	ldr	r3, [pc, #12]	; (800afd4 <HAL_GetTick+0x14>)
 800afc6:	681b      	ldr	r3, [r3, #0]
}
 800afc8:	4618      	mov	r0, r3
 800afca:	46bd      	mov	sp, r7
 800afcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop
 800afd4:	200011a0 	.word	0x200011a0

0800afd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800afe0:	f7ff ffee 	bl	800afc0 <HAL_GetTick>
 800afe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aff0:	d005      	beq.n	800affe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800aff2:	4b0a      	ldr	r3, [pc, #40]	; (800b01c <HAL_Delay+0x44>)
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	461a      	mov	r2, r3
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	4413      	add	r3, r2
 800affc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800affe:	bf00      	nop
 800b000:	f7ff ffde 	bl	800afc0 <HAL_GetTick>
 800b004:	4602      	mov	r2, r0
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d8f7      	bhi.n	800b000 <HAL_Delay+0x28>
  {
  }
}
 800b010:	bf00      	nop
 800b012:	bf00      	nop
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	20000554 	.word	0x20000554

0800b020 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800b020:	b480      	push	{r7}
 800b022:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800b024:	4b05      	ldr	r3, [pc, #20]	; (800b03c <HAL_SuspendTick+0x1c>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a04      	ldr	r2, [pc, #16]	; (800b03c <HAL_SuspendTick+0x1c>)
 800b02a:	f023 0302 	bic.w	r3, r3, #2
 800b02e:	6013      	str	r3, [r2, #0]
}
 800b030:	bf00      	nop
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
 800b03a:	bf00      	nop
 800b03c:	e000e010 	.word	0xe000e010

0800b040 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800b040:	b480      	push	{r7}
 800b042:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800b044:	4b05      	ldr	r3, [pc, #20]	; (800b05c <HAL_ResumeTick+0x1c>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a04      	ldr	r2, [pc, #16]	; (800b05c <HAL_ResumeTick+0x1c>)
 800b04a:	f043 0302 	orr.w	r3, r3, #2
 800b04e:	6013      	str	r3, [r2, #0]
}
 800b050:	bf00      	nop
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	e000e010 	.word	0xe000e010

0800b060 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800b060:	b480      	push	{r7}
 800b062:	b083      	sub	sp, #12
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	431a      	orrs	r2, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	609a      	str	r2, [r3, #8]
}
 800b07a:	bf00      	nop
 800b07c:	370c      	adds	r7, #12
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr

0800b086 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800b086:	b480      	push	{r7}
 800b088:	b083      	sub	sp, #12
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	431a      	orrs	r2, r3
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	609a      	str	r2, [r3, #8]
}
 800b0a0:	bf00      	nop
 800b0a2:	370c      	adds	r7, #12
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0aa:	4770      	bx	lr

0800b0ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b083      	sub	sp, #12
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	689b      	ldr	r3, [r3, #8]
 800b0b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr

0800b0c8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b087      	sub	sp, #28
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	60f8      	str	r0, [r7, #12]
 800b0d0:	60b9      	str	r1, [r7, #8]
 800b0d2:	607a      	str	r2, [r7, #4]
 800b0d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	3360      	adds	r3, #96	; 0x60
 800b0da:	461a      	mov	r2, r3
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	009b      	lsls	r3, r3, #2
 800b0e0:	4413      	add	r3, r2
 800b0e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	4b08      	ldr	r3, [pc, #32]	; (800b10c <LL_ADC_SetOffset+0x44>)
 800b0ea:	4013      	ands	r3, r2
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800b0f2:	683a      	ldr	r2, [r7, #0]
 800b0f4:	430a      	orrs	r2, r1
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800b100:	bf00      	nop
 800b102:	371c      	adds	r7, #28
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	03fff000 	.word	0x03fff000

0800b110 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800b110:	b480      	push	{r7}
 800b112:	b085      	sub	sp, #20
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	3360      	adds	r3, #96	; 0x60
 800b11e:	461a      	mov	r2, r3
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	4413      	add	r3, r2
 800b126:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800b130:	4618      	mov	r0, r3
 800b132:	3714      	adds	r7, #20
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b087      	sub	sp, #28
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	3360      	adds	r3, #96	; 0x60
 800b14c:	461a      	mov	r2, r3
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	431a      	orrs	r2, r3
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800b166:	bf00      	nop
 800b168:	371c      	adds	r7, #28
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr

0800b172 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800b172:	b480      	push	{r7}
 800b174:	b083      	sub	sp, #12
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	695b      	ldr	r3, [r3, #20]
 800b180:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	431a      	orrs	r2, r3
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	615a      	str	r2, [r3, #20]
}
 800b18c:	bf00      	nop
 800b18e:	370c      	adds	r7, #12
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b198:	b480      	push	{r7}
 800b19a:	b087      	sub	sp, #28
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	60f8      	str	r0, [r7, #12]
 800b1a0:	60b9      	str	r1, [r7, #8]
 800b1a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	3330      	adds	r3, #48	; 0x30
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	0a1b      	lsrs	r3, r3, #8
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	f003 030c 	and.w	r3, r3, #12
 800b1b4:	4413      	add	r3, r2
 800b1b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	681a      	ldr	r2, [r3, #0]
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	f003 031f 	and.w	r3, r3, #31
 800b1c2:	211f      	movs	r1, #31
 800b1c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b1c8:	43db      	mvns	r3, r3
 800b1ca:	401a      	ands	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	0e9b      	lsrs	r3, r3, #26
 800b1d0:	f003 011f 	and.w	r1, r3, #31
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	f003 031f 	and.w	r3, r3, #31
 800b1da:	fa01 f303 	lsl.w	r3, r1, r3
 800b1de:	431a      	orrs	r2, r3
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b1e4:	bf00      	nop
 800b1e6:	371c      	adds	r7, #28
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b087      	sub	sp, #28
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	3314      	adds	r3, #20
 800b200:	461a      	mov	r2, r3
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	0e5b      	lsrs	r3, r3, #25
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	f003 0304 	and.w	r3, r3, #4
 800b20c:	4413      	add	r3, r2
 800b20e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	0d1b      	lsrs	r3, r3, #20
 800b218:	f003 031f 	and.w	r3, r3, #31
 800b21c:	2107      	movs	r1, #7
 800b21e:	fa01 f303 	lsl.w	r3, r1, r3
 800b222:	43db      	mvns	r3, r3
 800b224:	401a      	ands	r2, r3
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	0d1b      	lsrs	r3, r3, #20
 800b22a:	f003 031f 	and.w	r3, r3, #31
 800b22e:	6879      	ldr	r1, [r7, #4]
 800b230:	fa01 f303 	lsl.w	r3, r1, r3
 800b234:	431a      	orrs	r2, r3
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800b23a:	bf00      	nop
 800b23c:	371c      	adds	r7, #28
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
	...

0800b248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800b248:	b480      	push	{r7}
 800b24a:	b085      	sub	sp, #20
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b260:	43db      	mvns	r3, r3
 800b262:	401a      	ands	r2, r3
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f003 0318 	and.w	r3, r3, #24
 800b26a:	4908      	ldr	r1, [pc, #32]	; (800b28c <LL_ADC_SetChannelSingleDiff+0x44>)
 800b26c:	40d9      	lsrs	r1, r3
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	400b      	ands	r3, r1
 800b272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b276:	431a      	orrs	r2, r3
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800b27e:	bf00      	nop
 800b280:	3714      	adds	r7, #20
 800b282:	46bd      	mov	sp, r7
 800b284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b288:	4770      	bx	lr
 800b28a:	bf00      	nop
 800b28c:	0007ffff 	.word	0x0007ffff

0800b290 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800b290:	b480      	push	{r7}
 800b292:	b083      	sub	sp, #12
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800b2a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	6093      	str	r3, [r2, #8]
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b083      	sub	sp, #12
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b2c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2c8:	d101      	bne.n	800b2ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e000      	b.n	800b2d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800b2ce:	2300      	movs	r3, #0
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	370c      	adds	r7, #12
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr

0800b2dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b083      	sub	sp, #12
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800b2ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b2f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b314:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b318:	d101      	bne.n	800b31e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800b31a:	2301      	movs	r3, #1
 800b31c:	e000      	b.n	800b320 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b083      	sub	sp, #12
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	f003 0301 	and.w	r3, r3, #1
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d101      	bne.n	800b344 <LL_ADC_IsEnabled+0x18>
 800b340:	2301      	movs	r3, #1
 800b342:	e000      	b.n	800b346 <LL_ADC_IsEnabled+0x1a>
 800b344:	2300      	movs	r3, #0
}
 800b346:	4618      	mov	r0, r3
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr

0800b352 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800b352:	b480      	push	{r7}
 800b354:	b083      	sub	sp, #12
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	f003 0304 	and.w	r3, r3, #4
 800b362:	2b04      	cmp	r3, #4
 800b364:	d101      	bne.n	800b36a <LL_ADC_REG_IsConversionOngoing+0x18>
 800b366:	2301      	movs	r3, #1
 800b368:	e000      	b.n	800b36c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b36a:	2300      	movs	r3, #0
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	370c      	adds	r7, #12
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	f003 0308 	and.w	r3, r3, #8
 800b388:	2b08      	cmp	r3, #8
 800b38a:	d101      	bne.n	800b390 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b38c:	2301      	movs	r3, #1
 800b38e:	e000      	b.n	800b392 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b390:	2300      	movs	r3, #0
}
 800b392:	4618      	mov	r0, r3
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
	...

0800b3a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b3a0:	b590      	push	{r4, r7, lr}
 800b3a2:	b089      	sub	sp, #36	; 0x24
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d101      	bne.n	800b3ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	e139      	b.n	800b62e <HAL_ADC_Init+0x28e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	691b      	ldr	r3, [r3, #16]
 800b3be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d109      	bne.n	800b3dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f7f5 fa21 	bl	8000810 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7ff ff67 	bl	800b2b4 <LL_ADC_IsDeepPowerDownEnabled>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d004      	beq.n	800b3f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f7ff ff4d 	bl	800b290 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7ff ff82 	bl	800b304 <LL_ADC_IsInternalRegulatorEnabled>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d115      	bne.n	800b432 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4618      	mov	r0, r3
 800b40c:	f7ff ff66 	bl	800b2dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b410:	4b89      	ldr	r3, [pc, #548]	; (800b638 <HAL_ADC_Init+0x298>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	099b      	lsrs	r3, r3, #6
 800b416:	4a89      	ldr	r2, [pc, #548]	; (800b63c <HAL_ADC_Init+0x29c>)
 800b418:	fba2 2303 	umull	r2, r3, r2, r3
 800b41c:	099b      	lsrs	r3, r3, #6
 800b41e:	3301      	adds	r3, #1
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b424:	e002      	b.n	800b42c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	3b01      	subs	r3, #1
 800b42a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d1f9      	bne.n	800b426 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4618      	mov	r0, r3
 800b438:	f7ff ff64 	bl	800b304 <LL_ADC_IsInternalRegulatorEnabled>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d10d      	bne.n	800b45e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b446:	f043 0210 	orr.w	r2, r3, #16
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b452:	f043 0201 	orr.w	r2, r3, #1
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4618      	mov	r0, r3
 800b464:	f7ff ff75 	bl	800b352 <LL_ADC_REG_IsConversionOngoing>
 800b468:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b46e:	f003 0310 	and.w	r3, r3, #16
 800b472:	2b00      	cmp	r3, #0
 800b474:	f040 80d2 	bne.w	800b61c <HAL_ADC_Init+0x27c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	f040 80ce 	bne.w	800b61c <HAL_ADC_Init+0x27c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b484:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800b488:	f043 0202 	orr.w	r2, r3, #2
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4618      	mov	r0, r3
 800b496:	f7ff ff49 	bl	800b32c <LL_ADC_IsEnabled>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d115      	bne.n	800b4cc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b4a0:	4867      	ldr	r0, [pc, #412]	; (800b640 <HAL_ADC_Init+0x2a0>)
 800b4a2:	f7ff ff43 	bl	800b32c <LL_ADC_IsEnabled>
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	4866      	ldr	r0, [pc, #408]	; (800b644 <HAL_ADC_Init+0x2a4>)
 800b4aa:	f7ff ff3f 	bl	800b32c <LL_ADC_IsEnabled>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	431c      	orrs	r4, r3
 800b4b2:	4865      	ldr	r0, [pc, #404]	; (800b648 <HAL_ADC_Init+0x2a8>)
 800b4b4:	f7ff ff3a 	bl	800b32c <LL_ADC_IsEnabled>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	4323      	orrs	r3, r4
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d105      	bne.n	800b4cc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	4861      	ldr	r0, [pc, #388]	; (800b64c <HAL_ADC_Init+0x2ac>)
 800b4c8:	f7ff fdca 	bl	800b060 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	7e5b      	ldrb	r3, [r3, #25]
 800b4d0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b4d6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800b4dc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800b4e2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b4ea:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d106      	bne.n	800b508 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4fe:	3b01      	subs	r3, #1
 800b500:	045b      	lsls	r3, r3, #17
 800b502:	69ba      	ldr	r2, [r7, #24]
 800b504:	4313      	orrs	r3, r2
 800b506:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d009      	beq.n	800b524 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b514:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b51c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b51e:	69ba      	ldr	r2, [r7, #24]
 800b520:	4313      	orrs	r3, r2
 800b522:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68da      	ldr	r2, [r3, #12]
 800b52a:	4b49      	ldr	r3, [pc, #292]	; (800b650 <HAL_ADC_Init+0x2b0>)
 800b52c:	4013      	ands	r3, r2
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	6812      	ldr	r2, [r2, #0]
 800b532:	69b9      	ldr	r1, [r7, #24]
 800b534:	430b      	orrs	r3, r1
 800b536:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4618      	mov	r0, r3
 800b53e:	f7ff ff08 	bl	800b352 <LL_ADC_REG_IsConversionOngoing>
 800b542:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4618      	mov	r0, r3
 800b54a:	f7ff ff15 	bl	800b378 <LL_ADC_INJ_IsConversionOngoing>
 800b54e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d140      	bne.n	800b5d8 <HAL_ADC_Init+0x238>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d13d      	bne.n	800b5d8 <HAL_ADC_Init+0x238>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	7e1b      	ldrb	r3, [r3, #24]
 800b564:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b566:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b56e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b570:	4313      	orrs	r3, r2
 800b572:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68db      	ldr	r3, [r3, #12]
 800b57a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b57e:	f023 0306 	bic.w	r3, r3, #6
 800b582:	687a      	ldr	r2, [r7, #4]
 800b584:	6812      	ldr	r2, [r2, #0]
 800b586:	69b9      	ldr	r1, [r7, #24]
 800b588:	430b      	orrs	r3, r1
 800b58a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b592:	2b01      	cmp	r3, #1
 800b594:	d118      	bne.n	800b5c8 <HAL_ADC_Init+0x228>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	691b      	ldr	r3, [r3, #16]
 800b59c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b5a0:	f023 0304 	bic.w	r3, r3, #4
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b5ac:	4311      	orrs	r1, r2
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b5b2:	4311      	orrs	r1, r2
 800b5b4:	687a      	ldr	r2, [r7, #4]
 800b5b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b5b8:	430a      	orrs	r2, r1
 800b5ba:	431a      	orrs	r2, r3
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f042 0201 	orr.w	r2, r2, #1
 800b5c4:	611a      	str	r2, [r3, #16]
 800b5c6:	e007      	b.n	800b5d8 <HAL_ADC_Init+0x238>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	691a      	ldr	r2, [r3, #16]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f022 0201 	bic.w	r2, r2, #1
 800b5d6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	691b      	ldr	r3, [r3, #16]
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d10c      	bne.n	800b5fa <HAL_ADC_Init+0x25a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e6:	f023 010f 	bic.w	r1, r3, #15
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	69db      	ldr	r3, [r3, #28]
 800b5ee:	1e5a      	subs	r2, r3, #1
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	430a      	orrs	r2, r1
 800b5f6:	631a      	str	r2, [r3, #48]	; 0x30
 800b5f8:	e007      	b.n	800b60a <HAL_ADC_Init+0x26a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f022 020f 	bic.w	r2, r2, #15
 800b608:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b60e:	f023 0303 	bic.w	r3, r3, #3
 800b612:	f043 0201 	orr.w	r2, r3, #1
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	659a      	str	r2, [r3, #88]	; 0x58
 800b61a:	e007      	b.n	800b62c <HAL_ADC_Init+0x28c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b620:	f043 0210 	orr.w	r2, r3, #16
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800b628:	2301      	movs	r3, #1
 800b62a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b62c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3724      	adds	r7, #36	; 0x24
 800b632:	46bd      	mov	sp, r7
 800b634:	bd90      	pop	{r4, r7, pc}
 800b636:	bf00      	nop
 800b638:	20000194 	.word	0x20000194
 800b63c:	053e2d63 	.word	0x053e2d63
 800b640:	50040000 	.word	0x50040000
 800b644:	50040100 	.word	0x50040100
 800b648:	50040200 	.word	0x50040200
 800b64c:	50040300 	.word	0x50040300
 800b650:	fff0c007 	.word	0xfff0c007

0800b654 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b0b6      	sub	sp, #216	; 0xd8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b65e:	2300      	movs	r3, #0
 800b660:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b664:	2300      	movs	r3, #0
 800b666:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d101      	bne.n	800b676 <HAL_ADC_ConfigChannel+0x22>
 800b672:	2302      	movs	r3, #2
 800b674:	e3e3      	b.n	800be3e <HAL_ADC_ConfigChannel+0x7ea>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2201      	movs	r2, #1
 800b67a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	f7ff fe65 	bl	800b352 <LL_ADC_REG_IsConversionOngoing>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	f040 83c4 	bne.w	800be18 <HAL_ADC_ConfigChannel+0x7c4>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	2b05      	cmp	r3, #5
 800b696:	d824      	bhi.n	800b6e2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	3b02      	subs	r3, #2
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d81b      	bhi.n	800b6da <HAL_ADC_ConfigChannel+0x86>
 800b6a2:	a201      	add	r2, pc, #4	; (adr r2, 800b6a8 <HAL_ADC_ConfigChannel+0x54>)
 800b6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6a8:	0800b6b9 	.word	0x0800b6b9
 800b6ac:	0800b6c1 	.word	0x0800b6c1
 800b6b0:	0800b6c9 	.word	0x0800b6c9
 800b6b4:	0800b6d1 	.word	0x0800b6d1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	220c      	movs	r2, #12
 800b6bc:	605a      	str	r2, [r3, #4]
          break;
 800b6be:	e011      	b.n	800b6e4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	2212      	movs	r2, #18
 800b6c4:	605a      	str	r2, [r3, #4]
          break;
 800b6c6:	e00d      	b.n	800b6e4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	2218      	movs	r2, #24
 800b6cc:	605a      	str	r2, [r3, #4]
          break;
 800b6ce:	e009      	b.n	800b6e4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6d6:	605a      	str	r2, [r3, #4]
          break;
 800b6d8:	e004      	b.n	800b6e4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	2206      	movs	r2, #6
 800b6de:	605a      	str	r2, [r3, #4]
          break;
 800b6e0:	e000      	b.n	800b6e4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800b6e2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6818      	ldr	r0, [r3, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	6859      	ldr	r1, [r3, #4]
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	461a      	mov	r2, r3
 800b6f2:	f7ff fd51 	bl	800b198 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7ff fe29 	bl	800b352 <LL_ADC_REG_IsConversionOngoing>
 800b700:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4618      	mov	r0, r3
 800b70a:	f7ff fe35 	bl	800b378 <LL_ADC_INJ_IsConversionOngoing>
 800b70e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b712:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b716:	2b00      	cmp	r3, #0
 800b718:	f040 81c1 	bne.w	800ba9e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b71c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b720:	2b00      	cmp	r3, #0
 800b722:	f040 81bc 	bne.w	800ba9e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	689b      	ldr	r3, [r3, #8]
 800b72a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b72e:	d10f      	bne.n	800b750 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6818      	ldr	r0, [r3, #0]
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	2200      	movs	r2, #0
 800b73a:	4619      	mov	r1, r3
 800b73c:	f7ff fd58 	bl	800b1f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b748:	4618      	mov	r0, r3
 800b74a:	f7ff fd12 	bl	800b172 <LL_ADC_SetSamplingTimeCommonConfig>
 800b74e:	e00e      	b.n	800b76e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6818      	ldr	r0, [r3, #0]
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	6819      	ldr	r1, [r3, #0]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	461a      	mov	r2, r3
 800b75e:	f7ff fd47 	bl	800b1f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	2100      	movs	r1, #0
 800b768:	4618      	mov	r0, r3
 800b76a:	f7ff fd02 	bl	800b172 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	695a      	ldr	r2, [r3, #20]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	68db      	ldr	r3, [r3, #12]
 800b778:	08db      	lsrs	r3, r3, #3
 800b77a:	f003 0303 	and.w	r3, r3, #3
 800b77e:	005b      	lsls	r3, r3, #1
 800b780:	fa02 f303 	lsl.w	r3, r2, r3
 800b784:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	691b      	ldr	r3, [r3, #16]
 800b78c:	2b04      	cmp	r3, #4
 800b78e:	d00a      	beq.n	800b7a6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6818      	ldr	r0, [r3, #0]
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	6919      	ldr	r1, [r3, #16]
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b7a0:	f7ff fc92 	bl	800b0c8 <LL_ADC_SetOffset>
 800b7a4:	e17b      	b.n	800ba9e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f7ff fcaf 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10a      	bne.n	800b7d2 <HAL_ADC_ConfigChannel+0x17e>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7ff fca4 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	0e9b      	lsrs	r3, r3, #26
 800b7cc:	f003 021f 	and.w	r2, r3, #31
 800b7d0:	e01e      	b.n	800b810 <HAL_ADC_ConfigChannel+0x1bc>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	2100      	movs	r1, #0
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f7ff fc99 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b7e8:	fa93 f3a3 	rbit	r3, r3
 800b7ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b7f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b7f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b7f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d101      	bne.n	800b804 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800b800:	2320      	movs	r3, #32
 800b802:	e004      	b.n	800b80e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 800b804:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b808:	fab3 f383 	clz	r3, r3
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d105      	bne.n	800b828 <HAL_ADC_ConfigChannel+0x1d4>
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	0e9b      	lsrs	r3, r3, #26
 800b822:	f003 031f 	and.w	r3, r3, #31
 800b826:	e018      	b.n	800b85a <HAL_ADC_ConfigChannel+0x206>
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b830:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b834:	fa93 f3a3 	rbit	r3, r3
 800b838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800b83c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b840:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800b844:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d101      	bne.n	800b850 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 800b84c:	2320      	movs	r3, #32
 800b84e:	e004      	b.n	800b85a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 800b850:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b854:	fab3 f383 	clz	r3, r3
 800b858:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d106      	bne.n	800b86c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2200      	movs	r2, #0
 800b864:	2100      	movs	r1, #0
 800b866:	4618      	mov	r0, r3
 800b868:	f7ff fc68 	bl	800b13c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	2101      	movs	r1, #1
 800b872:	4618      	mov	r0, r3
 800b874:	f7ff fc4c 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b878:	4603      	mov	r3, r0
 800b87a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d10a      	bne.n	800b898 <HAL_ADC_ConfigChannel+0x244>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2101      	movs	r1, #1
 800b888:	4618      	mov	r0, r3
 800b88a:	f7ff fc41 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b88e:	4603      	mov	r3, r0
 800b890:	0e9b      	lsrs	r3, r3, #26
 800b892:	f003 021f 	and.w	r2, r3, #31
 800b896:	e01e      	b.n	800b8d6 <HAL_ADC_ConfigChannel+0x282>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2101      	movs	r1, #1
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7ff fc36 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b8ae:	fa93 f3a3 	rbit	r3, r3
 800b8b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800b8b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b8ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800b8be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d101      	bne.n	800b8ca <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800b8c6:	2320      	movs	r3, #32
 800b8c8:	e004      	b.n	800b8d4 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800b8ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b8ce:	fab3 f383 	clz	r3, r3
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d105      	bne.n	800b8ee <HAL_ADC_ConfigChannel+0x29a>
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	0e9b      	lsrs	r3, r3, #26
 800b8e8:	f003 031f 	and.w	r3, r3, #31
 800b8ec:	e018      	b.n	800b920 <HAL_ADC_ConfigChannel+0x2cc>
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b8fa:	fa93 f3a3 	rbit	r3, r3
 800b8fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800b902:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800b90a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d101      	bne.n	800b916 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800b912:	2320      	movs	r3, #32
 800b914:	e004      	b.n	800b920 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800b916:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b91a:	fab3 f383 	clz	r3, r3
 800b91e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b920:	429a      	cmp	r2, r3
 800b922:	d106      	bne.n	800b932 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	2200      	movs	r2, #0
 800b92a:	2101      	movs	r1, #1
 800b92c:	4618      	mov	r0, r3
 800b92e:	f7ff fc05 	bl	800b13c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	2102      	movs	r1, #2
 800b938:	4618      	mov	r0, r3
 800b93a:	f7ff fbe9 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b93e:	4603      	mov	r3, r0
 800b940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b944:	2b00      	cmp	r3, #0
 800b946:	d10a      	bne.n	800b95e <HAL_ADC_ConfigChannel+0x30a>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	2102      	movs	r1, #2
 800b94e:	4618      	mov	r0, r3
 800b950:	f7ff fbde 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b954:	4603      	mov	r3, r0
 800b956:	0e9b      	lsrs	r3, r3, #26
 800b958:	f003 021f 	and.w	r2, r3, #31
 800b95c:	e01e      	b.n	800b99c <HAL_ADC_ConfigChannel+0x348>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2102      	movs	r1, #2
 800b964:	4618      	mov	r0, r3
 800b966:	f7ff fbd3 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800b96a:	4603      	mov	r3, r0
 800b96c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b970:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b974:	fa93 f3a3 	rbit	r3, r3
 800b978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800b97c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b980:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800b984:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d101      	bne.n	800b990 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800b98c:	2320      	movs	r3, #32
 800b98e:	e004      	b.n	800b99a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 800b990:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b994:	fab3 f383 	clz	r3, r3
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d105      	bne.n	800b9b4 <HAL_ADC_ConfigChannel+0x360>
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	0e9b      	lsrs	r3, r3, #26
 800b9ae:	f003 031f 	and.w	r3, r3, #31
 800b9b2:	e016      	b.n	800b9e2 <HAL_ADC_ConfigChannel+0x38e>
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b9c0:	fa93 f3a3 	rbit	r3, r3
 800b9c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800b9c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b9c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800b9cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d101      	bne.n	800b9d8 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800b9d4:	2320      	movs	r3, #32
 800b9d6:	e004      	b.n	800b9e2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800b9d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b9dc:	fab3 f383 	clz	r3, r3
 800b9e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d106      	bne.n	800b9f4 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	2102      	movs	r1, #2
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7ff fba4 	bl	800b13c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2103      	movs	r1, #3
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7ff fb88 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800ba00:	4603      	mov	r3, r0
 800ba02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d10a      	bne.n	800ba20 <HAL_ADC_ConfigChannel+0x3cc>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2103      	movs	r1, #3
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7ff fb7d 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800ba16:	4603      	mov	r3, r0
 800ba18:	0e9b      	lsrs	r3, r3, #26
 800ba1a:	f003 021f 	and.w	r2, r3, #31
 800ba1e:	e017      	b.n	800ba50 <HAL_ADC_ConfigChannel+0x3fc>
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	2103      	movs	r1, #3
 800ba26:	4618      	mov	r0, r3
 800ba28:	f7ff fb72 	bl	800b110 <LL_ADC_GetOffsetChannel>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba32:	fa93 f3a3 	rbit	r3, r3
 800ba36:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800ba38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ba3a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800ba3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d101      	bne.n	800ba46 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800ba42:	2320      	movs	r3, #32
 800ba44:	e003      	b.n	800ba4e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800ba46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba48:	fab3 f383 	clz	r3, r3
 800ba4c:	b2db      	uxtb	r3, r3
 800ba4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d105      	bne.n	800ba68 <HAL_ADC_ConfigChannel+0x414>
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	0e9b      	lsrs	r3, r3, #26
 800ba62:	f003 031f 	and.w	r3, r3, #31
 800ba66:	e011      	b.n	800ba8c <HAL_ADC_ConfigChannel+0x438>
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ba70:	fa93 f3a3 	rbit	r3, r3
 800ba74:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800ba76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba78:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800ba7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d101      	bne.n	800ba84 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800ba80:	2320      	movs	r3, #32
 800ba82:	e003      	b.n	800ba8c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800ba84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba86:	fab3 f383 	clz	r3, r3
 800ba8a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d106      	bne.n	800ba9e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2200      	movs	r2, #0
 800ba96:	2103      	movs	r1, #3
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7ff fb4f 	bl	800b13c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7ff fc42 	bl	800b32c <LL_ADC_IsEnabled>
 800baa8:	4603      	mov	r3, r0
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f040 8140 	bne.w	800bd30 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6818      	ldr	r0, [r3, #0]
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	6819      	ldr	r1, [r3, #0]
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	461a      	mov	r2, r3
 800babe:	f7ff fbc3 	bl	800b248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	68db      	ldr	r3, [r3, #12]
 800bac6:	4a8f      	ldr	r2, [pc, #572]	; (800bd04 <HAL_ADC_ConfigChannel+0x6b0>)
 800bac8:	4293      	cmp	r3, r2
 800baca:	f040 8131 	bne.w	800bd30 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bada:	2b00      	cmp	r3, #0
 800badc:	d10b      	bne.n	800baf6 <HAL_ADC_ConfigChannel+0x4a2>
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	0e9b      	lsrs	r3, r3, #26
 800bae4:	3301      	adds	r3, #1
 800bae6:	f003 031f 	and.w	r3, r3, #31
 800baea:	2b09      	cmp	r3, #9
 800baec:	bf94      	ite	ls
 800baee:	2301      	movls	r3, #1
 800baf0:	2300      	movhi	r3, #0
 800baf2:	b2db      	uxtb	r3, r3
 800baf4:	e019      	b.n	800bb2a <HAL_ADC_ConfigChannel+0x4d6>
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bafc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bafe:	fa93 f3a3 	rbit	r3, r3
 800bb02:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800bb04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bb06:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800bb08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d101      	bne.n	800bb12 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800bb0e:	2320      	movs	r3, #32
 800bb10:	e003      	b.n	800bb1a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800bb12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bb14:	fab3 f383 	clz	r3, r3
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	f003 031f 	and.w	r3, r3, #31
 800bb20:	2b09      	cmp	r3, #9
 800bb22:	bf94      	ite	ls
 800bb24:	2301      	movls	r3, #1
 800bb26:	2300      	movhi	r3, #0
 800bb28:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d079      	beq.n	800bc22 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d107      	bne.n	800bb4a <HAL_ADC_ConfigChannel+0x4f6>
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	0e9b      	lsrs	r3, r3, #26
 800bb40:	3301      	adds	r3, #1
 800bb42:	069b      	lsls	r3, r3, #26
 800bb44:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800bb48:	e015      	b.n	800bb76 <HAL_ADC_ConfigChannel+0x522>
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb52:	fa93 f3a3 	rbit	r3, r3
 800bb56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800bb58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb5a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800bb5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d101      	bne.n	800bb66 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800bb62:	2320      	movs	r3, #32
 800bb64:	e003      	b.n	800bb6e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 800bb66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb68:	fab3 f383 	clz	r3, r3
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	3301      	adds	r3, #1
 800bb70:	069b      	lsls	r3, r3, #26
 800bb72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d109      	bne.n	800bb96 <HAL_ADC_ConfigChannel+0x542>
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	0e9b      	lsrs	r3, r3, #26
 800bb88:	3301      	adds	r3, #1
 800bb8a:	f003 031f 	and.w	r3, r3, #31
 800bb8e:	2101      	movs	r1, #1
 800bb90:	fa01 f303 	lsl.w	r3, r1, r3
 800bb94:	e017      	b.n	800bbc6 <HAL_ADC_ConfigChannel+0x572>
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb9e:	fa93 f3a3 	rbit	r3, r3
 800bba2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800bba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bba6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800bba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d101      	bne.n	800bbb2 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800bbae:	2320      	movs	r3, #32
 800bbb0:	e003      	b.n	800bbba <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800bbb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbb4:	fab3 f383 	clz	r3, r3
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	3301      	adds	r3, #1
 800bbbc:	f003 031f 	and.w	r3, r3, #31
 800bbc0:	2101      	movs	r1, #1
 800bbc2:	fa01 f303 	lsl.w	r3, r1, r3
 800bbc6:	ea42 0103 	orr.w	r1, r2, r3
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d10a      	bne.n	800bbec <HAL_ADC_ConfigChannel+0x598>
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	0e9b      	lsrs	r3, r3, #26
 800bbdc:	3301      	adds	r3, #1
 800bbde:	f003 021f 	and.w	r2, r3, #31
 800bbe2:	4613      	mov	r3, r2
 800bbe4:	005b      	lsls	r3, r3, #1
 800bbe6:	4413      	add	r3, r2
 800bbe8:	051b      	lsls	r3, r3, #20
 800bbea:	e018      	b.n	800bc1e <HAL_ADC_ConfigChannel+0x5ca>
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbf4:	fa93 f3a3 	rbit	r3, r3
 800bbf8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800bbfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800bbfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d101      	bne.n	800bc08 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 800bc04:	2320      	movs	r3, #32
 800bc06:	e003      	b.n	800bc10 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800bc08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc0a:	fab3 f383 	clz	r3, r3
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	3301      	adds	r3, #1
 800bc12:	f003 021f 	and.w	r2, r3, #31
 800bc16:	4613      	mov	r3, r2
 800bc18:	005b      	lsls	r3, r3, #1
 800bc1a:	4413      	add	r3, r2
 800bc1c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bc1e:	430b      	orrs	r3, r1
 800bc20:	e081      	b.n	800bd26 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d107      	bne.n	800bc3e <HAL_ADC_ConfigChannel+0x5ea>
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	0e9b      	lsrs	r3, r3, #26
 800bc34:	3301      	adds	r3, #1
 800bc36:	069b      	lsls	r3, r3, #26
 800bc38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800bc3c:	e015      	b.n	800bc6a <HAL_ADC_ConfigChannel+0x616>
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc46:	fa93 f3a3 	rbit	r3, r3
 800bc4a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800bc4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc4e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800bc50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d101      	bne.n	800bc5a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800bc56:	2320      	movs	r3, #32
 800bc58:	e003      	b.n	800bc62 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc5c:	fab3 f383 	clz	r3, r3
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	3301      	adds	r3, #1
 800bc64:	069b      	lsls	r3, r3, #26
 800bc66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d109      	bne.n	800bc8a <HAL_ADC_ConfigChannel+0x636>
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	0e9b      	lsrs	r3, r3, #26
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	f003 031f 	and.w	r3, r3, #31
 800bc82:	2101      	movs	r1, #1
 800bc84:	fa01 f303 	lsl.w	r3, r1, r3
 800bc88:	e017      	b.n	800bcba <HAL_ADC_ConfigChannel+0x666>
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc90:	6a3b      	ldr	r3, [r7, #32]
 800bc92:	fa93 f3a3 	rbit	r3, r3
 800bc96:	61fb      	str	r3, [r7, #28]
  return result;
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800bc9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d101      	bne.n	800bca6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800bca2:	2320      	movs	r3, #32
 800bca4:	e003      	b.n	800bcae <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800bca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bca8:	fab3 f383 	clz	r3, r3
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	3301      	adds	r3, #1
 800bcb0:	f003 031f 	and.w	r3, r3, #31
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	fa01 f303 	lsl.w	r3, r1, r3
 800bcba:	ea42 0103 	orr.w	r1, r2, r3
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10d      	bne.n	800bce6 <HAL_ADC_ConfigChannel+0x692>
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	0e9b      	lsrs	r3, r3, #26
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	f003 021f 	and.w	r2, r3, #31
 800bcd6:	4613      	mov	r3, r2
 800bcd8:	005b      	lsls	r3, r3, #1
 800bcda:	4413      	add	r3, r2
 800bcdc:	3b1e      	subs	r3, #30
 800bcde:	051b      	lsls	r3, r3, #20
 800bce0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bce4:	e01e      	b.n	800bd24 <HAL_ADC_ConfigChannel+0x6d0>
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	fa93 f3a3 	rbit	r3, r3
 800bcf2:	613b      	str	r3, [r7, #16]
  return result;
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800bcf8:	69bb      	ldr	r3, [r7, #24]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d104      	bne.n	800bd08 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800bcfe:	2320      	movs	r3, #32
 800bd00:	e006      	b.n	800bd10 <HAL_ADC_ConfigChannel+0x6bc>
 800bd02:	bf00      	nop
 800bd04:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800bd08:	69bb      	ldr	r3, [r7, #24]
 800bd0a:	fab3 f383 	clz	r3, r3
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	3301      	adds	r3, #1
 800bd12:	f003 021f 	and.w	r2, r3, #31
 800bd16:	4613      	mov	r3, r2
 800bd18:	005b      	lsls	r3, r3, #1
 800bd1a:	4413      	add	r3, r2
 800bd1c:	3b1e      	subs	r3, #30
 800bd1e:	051b      	lsls	r3, r3, #20
 800bd20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd24:	430b      	orrs	r3, r1
 800bd26:	683a      	ldr	r2, [r7, #0]
 800bd28:	6892      	ldr	r2, [r2, #8]
 800bd2a:	4619      	mov	r1, r3
 800bd2c:	f7ff fa60 	bl	800b1f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	4b44      	ldr	r3, [pc, #272]	; (800be48 <HAL_ADC_ConfigChannel+0x7f4>)
 800bd36:	4013      	ands	r3, r2
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d07a      	beq.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800bd3c:	4843      	ldr	r0, [pc, #268]	; (800be4c <HAL_ADC_ConfigChannel+0x7f8>)
 800bd3e:	f7ff f9b5 	bl	800b0ac <LL_ADC_GetCommonPathInternalCh>
 800bd42:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4a41      	ldr	r2, [pc, #260]	; (800be50 <HAL_ADC_ConfigChannel+0x7fc>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d12c      	bne.n	800bdaa <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800bd50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bd54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d126      	bne.n	800bdaa <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a3c      	ldr	r2, [pc, #240]	; (800be54 <HAL_ADC_ConfigChannel+0x800>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d004      	beq.n	800bd70 <HAL_ADC_ConfigChannel+0x71c>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4a3b      	ldr	r2, [pc, #236]	; (800be58 <HAL_ADC_ConfigChannel+0x804>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d15d      	bne.n	800be2c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bd70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bd74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4834      	ldr	r0, [pc, #208]	; (800be4c <HAL_ADC_ConfigChannel+0x7f8>)
 800bd7c:	f7ff f983 	bl	800b086 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bd80:	4b36      	ldr	r3, [pc, #216]	; (800be5c <HAL_ADC_ConfigChannel+0x808>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	099b      	lsrs	r3, r3, #6
 800bd86:	4a36      	ldr	r2, [pc, #216]	; (800be60 <HAL_ADC_ConfigChannel+0x80c>)
 800bd88:	fba2 2303 	umull	r2, r3, r2, r3
 800bd8c:	099b      	lsrs	r3, r3, #6
 800bd8e:	1c5a      	adds	r2, r3, #1
 800bd90:	4613      	mov	r3, r2
 800bd92:	005b      	lsls	r3, r3, #1
 800bd94:	4413      	add	r3, r2
 800bd96:	009b      	lsls	r3, r3, #2
 800bd98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bd9a:	e002      	b.n	800bda2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3b01      	subs	r3, #1
 800bda0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d1f9      	bne.n	800bd9c <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bda8:	e040      	b.n	800be2c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4a2d      	ldr	r2, [pc, #180]	; (800be64 <HAL_ADC_ConfigChannel+0x810>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d118      	bne.n	800bde6 <HAL_ADC_ConfigChannel+0x792>
 800bdb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bdb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d112      	bne.n	800bde6 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a23      	ldr	r2, [pc, #140]	; (800be54 <HAL_ADC_ConfigChannel+0x800>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d004      	beq.n	800bdd4 <HAL_ADC_ConfigChannel+0x780>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4a22      	ldr	r2, [pc, #136]	; (800be58 <HAL_ADC_ConfigChannel+0x804>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d12d      	bne.n	800be30 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bdd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bdd8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bddc:	4619      	mov	r1, r3
 800bdde:	481b      	ldr	r0, [pc, #108]	; (800be4c <HAL_ADC_ConfigChannel+0x7f8>)
 800bde0:	f7ff f951 	bl	800b086 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bde4:	e024      	b.n	800be30 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	4a1f      	ldr	r2, [pc, #124]	; (800be68 <HAL_ADC_ConfigChannel+0x814>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d120      	bne.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bdf0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800bdf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d11a      	bne.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a14      	ldr	r2, [pc, #80]	; (800be54 <HAL_ADC_ConfigChannel+0x800>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d115      	bne.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800be06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800be0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800be0e:	4619      	mov	r1, r3
 800be10:	480e      	ldr	r0, [pc, #56]	; (800be4c <HAL_ADC_ConfigChannel+0x7f8>)
 800be12:	f7ff f938 	bl	800b086 <LL_ADC_SetCommonPathInternalCh>
 800be16:	e00c      	b.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be1c:	f043 0220 	orr.w	r2, r3, #32
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800be24:	2301      	movs	r3, #1
 800be26:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800be2a:	e002      	b.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800be2c:	bf00      	nop
 800be2e:	e000      	b.n	800be32 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800be30:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2200      	movs	r2, #0
 800be36:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800be3a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800be3e:	4618      	mov	r0, r3
 800be40:	37d8      	adds	r7, #216	; 0xd8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	80080000 	.word	0x80080000
 800be4c:	50040300 	.word	0x50040300
 800be50:	c7520000 	.word	0xc7520000
 800be54:	50040000 	.word	0x50040000
 800be58:	50040200 	.word	0x50040200
 800be5c:	20000194 	.word	0x20000194
 800be60:	053e2d63 	.word	0x053e2d63
 800be64:	cb840000 	.word	0xcb840000
 800be68:	80000001 	.word	0x80000001

0800be6c <LL_ADC_IsEnabled>:
{
 800be6c:	b480      	push	{r7}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	689b      	ldr	r3, [r3, #8]
 800be78:	f003 0301 	and.w	r3, r3, #1
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d101      	bne.n	800be84 <LL_ADC_IsEnabled+0x18>
 800be80:	2301      	movs	r3, #1
 800be82:	e000      	b.n	800be86 <LL_ADC_IsEnabled+0x1a>
 800be84:	2300      	movs	r3, #0
}
 800be86:	4618      	mov	r0, r3
 800be88:	370c      	adds	r7, #12
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr

0800be92 <LL_ADC_REG_IsConversionOngoing>:
{
 800be92:	b480      	push	{r7}
 800be94:	b083      	sub	sp, #12
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	f003 0304 	and.w	r3, r3, #4
 800bea2:	2b04      	cmp	r3, #4
 800bea4:	d101      	bne.n	800beaa <LL_ADC_REG_IsConversionOngoing+0x18>
 800bea6:	2301      	movs	r3, #1
 800bea8:	e000      	b.n	800beac <LL_ADC_REG_IsConversionOngoing+0x1a>
 800beaa:	2300      	movs	r3, #0
}
 800beac:	4618      	mov	r0, r3
 800beae:	370c      	adds	r7, #12
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800beb8:	b590      	push	{r4, r7, lr}
 800beba:	b0a1      	sub	sp, #132	; 0x84
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bec2:	2300      	movs	r3, #0
 800bec4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d101      	bne.n	800bed6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800bed2:	2302      	movs	r3, #2
 800bed4:	e093      	b.n	800bffe <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2201      	movs	r2, #1
 800beda:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800bede:	2300      	movs	r3, #0
 800bee0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800bee2:	2300      	movs	r3, #0
 800bee4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	4a47      	ldr	r2, [pc, #284]	; (800c008 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d102      	bne.n	800bef6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800bef0:	4b46      	ldr	r3, [pc, #280]	; (800c00c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800bef2:	60fb      	str	r3, [r7, #12]
 800bef4:	e001      	b.n	800befa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800bef6:	2300      	movs	r3, #0
 800bef8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d10b      	bne.n	800bf18 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf04:	f043 0220 	orr.w	r2, r3, #32
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	e072      	b.n	800bffe <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f7ff ffb9 	bl	800be92 <LL_ADC_REG_IsConversionOngoing>
 800bf20:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7ff ffb3 	bl	800be92 <LL_ADC_REG_IsConversionOngoing>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d154      	bne.n	800bfdc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800bf32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d151      	bne.n	800bfdc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800bf38:	4b35      	ldr	r3, [pc, #212]	; (800c010 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800bf3a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d02c      	beq.n	800bf9e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800bf44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf46:	689b      	ldr	r3, [r3, #8]
 800bf48:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	6859      	ldr	r1, [r3, #4]
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bf56:	035b      	lsls	r3, r3, #13
 800bf58:	430b      	orrs	r3, r1
 800bf5a:	431a      	orrs	r2, r3
 800bf5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bf60:	4829      	ldr	r0, [pc, #164]	; (800c008 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800bf62:	f7ff ff83 	bl	800be6c <LL_ADC_IsEnabled>
 800bf66:	4604      	mov	r4, r0
 800bf68:	4828      	ldr	r0, [pc, #160]	; (800c00c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800bf6a:	f7ff ff7f 	bl	800be6c <LL_ADC_IsEnabled>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	431c      	orrs	r4, r3
 800bf72:	4828      	ldr	r0, [pc, #160]	; (800c014 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800bf74:	f7ff ff7a 	bl	800be6c <LL_ADC_IsEnabled>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	4323      	orrs	r3, r4
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d137      	bne.n	800bff0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800bf80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800bf88:	f023 030f 	bic.w	r3, r3, #15
 800bf8c:	683a      	ldr	r2, [r7, #0]
 800bf8e:	6811      	ldr	r1, [r2, #0]
 800bf90:	683a      	ldr	r2, [r7, #0]
 800bf92:	6892      	ldr	r2, [r2, #8]
 800bf94:	430a      	orrs	r2, r1
 800bf96:	431a      	orrs	r2, r3
 800bf98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf9a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800bf9c:	e028      	b.n	800bff0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800bf9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfa0:	689b      	ldr	r3, [r3, #8]
 800bfa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800bfa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfa8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bfaa:	4817      	ldr	r0, [pc, #92]	; (800c008 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800bfac:	f7ff ff5e 	bl	800be6c <LL_ADC_IsEnabled>
 800bfb0:	4604      	mov	r4, r0
 800bfb2:	4816      	ldr	r0, [pc, #88]	; (800c00c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800bfb4:	f7ff ff5a 	bl	800be6c <LL_ADC_IsEnabled>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	431c      	orrs	r4, r3
 800bfbc:	4815      	ldr	r0, [pc, #84]	; (800c014 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800bfbe:	f7ff ff55 	bl	800be6c <LL_ADC_IsEnabled>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	4323      	orrs	r3, r4
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d112      	bne.n	800bff0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800bfca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfcc:	689b      	ldr	r3, [r3, #8]
 800bfce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800bfd2:	f023 030f 	bic.w	r3, r3, #15
 800bfd6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800bfd8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800bfda:	e009      	b.n	800bff0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfe0:	f043 0220 	orr.w	r2, r3, #32
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800bfee:	e000      	b.n	800bff2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800bff0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800bffa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3784      	adds	r7, #132	; 0x84
 800c002:	46bd      	mov	sp, r7
 800c004:	bd90      	pop	{r4, r7, pc}
 800c006:	bf00      	nop
 800c008:	50040000 	.word	0x50040000
 800c00c:	50040100 	.word	0x50040100
 800c010:	50040300 	.word	0x50040300
 800c014:	50040200 	.word	0x50040200

0800c018 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f003 0307 	and.w	r3, r3, #7
 800c026:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c028:	4b0c      	ldr	r3, [pc, #48]	; (800c05c <__NVIC_SetPriorityGrouping+0x44>)
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c02e:	68ba      	ldr	r2, [r7, #8]
 800c030:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800c034:	4013      	ands	r3, r2
 800c036:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c040:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800c044:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c048:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c04a:	4a04      	ldr	r2, [pc, #16]	; (800c05c <__NVIC_SetPriorityGrouping+0x44>)
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	60d3      	str	r3, [r2, #12]
}
 800c050:	bf00      	nop
 800c052:	3714      	adds	r7, #20
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr
 800c05c:	e000ed00 	.word	0xe000ed00

0800c060 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c060:	b480      	push	{r7}
 800c062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c064:	4b04      	ldr	r3, [pc, #16]	; (800c078 <__NVIC_GetPriorityGrouping+0x18>)
 800c066:	68db      	ldr	r3, [r3, #12]
 800c068:	0a1b      	lsrs	r3, r3, #8
 800c06a:	f003 0307 	and.w	r3, r3, #7
}
 800c06e:	4618      	mov	r0, r3
 800c070:	46bd      	mov	sp, r7
 800c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c076:	4770      	bx	lr
 800c078:	e000ed00 	.word	0xe000ed00

0800c07c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
 800c082:	4603      	mov	r3, r0
 800c084:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	db0b      	blt.n	800c0a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c08e:	79fb      	ldrb	r3, [r7, #7]
 800c090:	f003 021f 	and.w	r2, r3, #31
 800c094:	4907      	ldr	r1, [pc, #28]	; (800c0b4 <__NVIC_EnableIRQ+0x38>)
 800c096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c09a:	095b      	lsrs	r3, r3, #5
 800c09c:	2001      	movs	r0, #1
 800c09e:	fa00 f202 	lsl.w	r2, r0, r2
 800c0a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c0a6:	bf00      	nop
 800c0a8:	370c      	adds	r7, #12
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b0:	4770      	bx	lr
 800c0b2:	bf00      	nop
 800c0b4:	e000e100 	.word	0xe000e100

0800c0b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b083      	sub	sp, #12
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	4603      	mov	r3, r0
 800c0c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c0c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	db12      	blt.n	800c0f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c0ca:	79fb      	ldrb	r3, [r7, #7]
 800c0cc:	f003 021f 	and.w	r2, r3, #31
 800c0d0:	490a      	ldr	r1, [pc, #40]	; (800c0fc <__NVIC_DisableIRQ+0x44>)
 800c0d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c0d6:	095b      	lsrs	r3, r3, #5
 800c0d8:	2001      	movs	r0, #1
 800c0da:	fa00 f202 	lsl.w	r2, r0, r2
 800c0de:	3320      	adds	r3, #32
 800c0e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800c0e4:	f3bf 8f4f 	dsb	sy
}
 800c0e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c0ea:	f3bf 8f6f 	isb	sy
}
 800c0ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800c0f0:	bf00      	nop
 800c0f2:	370c      	adds	r7, #12
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr
 800c0fc:	e000e100 	.word	0xe000e100

0800c100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
 800c106:	4603      	mov	r3, r0
 800c108:	6039      	str	r1, [r7, #0]
 800c10a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c10c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c110:	2b00      	cmp	r3, #0
 800c112:	db0a      	blt.n	800c12a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	b2da      	uxtb	r2, r3
 800c118:	490c      	ldr	r1, [pc, #48]	; (800c14c <__NVIC_SetPriority+0x4c>)
 800c11a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c11e:	0112      	lsls	r2, r2, #4
 800c120:	b2d2      	uxtb	r2, r2
 800c122:	440b      	add	r3, r1
 800c124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c128:	e00a      	b.n	800c140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	b2da      	uxtb	r2, r3
 800c12e:	4908      	ldr	r1, [pc, #32]	; (800c150 <__NVIC_SetPriority+0x50>)
 800c130:	79fb      	ldrb	r3, [r7, #7]
 800c132:	f003 030f 	and.w	r3, r3, #15
 800c136:	3b04      	subs	r3, #4
 800c138:	0112      	lsls	r2, r2, #4
 800c13a:	b2d2      	uxtb	r2, r2
 800c13c:	440b      	add	r3, r1
 800c13e:	761a      	strb	r2, [r3, #24]
}
 800c140:	bf00      	nop
 800c142:	370c      	adds	r7, #12
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	e000e100 	.word	0xe000e100
 800c150:	e000ed00 	.word	0xe000ed00

0800c154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c154:	b480      	push	{r7}
 800c156:	b089      	sub	sp, #36	; 0x24
 800c158:	af00      	add	r7, sp, #0
 800c15a:	60f8      	str	r0, [r7, #12]
 800c15c:	60b9      	str	r1, [r7, #8]
 800c15e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f003 0307 	and.w	r3, r3, #7
 800c166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c168:	69fb      	ldr	r3, [r7, #28]
 800c16a:	f1c3 0307 	rsb	r3, r3, #7
 800c16e:	2b04      	cmp	r3, #4
 800c170:	bf28      	it	cs
 800c172:	2304      	movcs	r3, #4
 800c174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c176:	69fb      	ldr	r3, [r7, #28]
 800c178:	3304      	adds	r3, #4
 800c17a:	2b06      	cmp	r3, #6
 800c17c:	d902      	bls.n	800c184 <NVIC_EncodePriority+0x30>
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	3b03      	subs	r3, #3
 800c182:	e000      	b.n	800c186 <NVIC_EncodePriority+0x32>
 800c184:	2300      	movs	r3, #0
 800c186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c18c:	69bb      	ldr	r3, [r7, #24]
 800c18e:	fa02 f303 	lsl.w	r3, r2, r3
 800c192:	43da      	mvns	r2, r3
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	401a      	ands	r2, r3
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c19c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c1a6:	43d9      	mvns	r1, r3
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c1ac:	4313      	orrs	r3, r2
         );
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3724      	adds	r7, #36	; 0x24
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr
	...

0800c1bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b082      	sub	sp, #8
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	3b01      	subs	r3, #1
 800c1c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c1cc:	d301      	bcc.n	800c1d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	e00f      	b.n	800c1f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c1d2:	4a0a      	ldr	r2, [pc, #40]	; (800c1fc <SysTick_Config+0x40>)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c1da:	210f      	movs	r1, #15
 800c1dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c1e0:	f7ff ff8e 	bl	800c100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c1e4:	4b05      	ldr	r3, [pc, #20]	; (800c1fc <SysTick_Config+0x40>)
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c1ea:	4b04      	ldr	r3, [pc, #16]	; (800c1fc <SysTick_Config+0x40>)
 800c1ec:	2207      	movs	r2, #7
 800c1ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c1f0:	2300      	movs	r3, #0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3708      	adds	r7, #8
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
 800c1fa:	bf00      	nop
 800c1fc:	e000e010 	.word	0xe000e010

0800c200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f7ff ff05 	bl	800c018 <__NVIC_SetPriorityGrouping>
}
 800c20e:	bf00      	nop
 800c210:	3708      	adds	r7, #8
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}

0800c216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c216:	b580      	push	{r7, lr}
 800c218:	b086      	sub	sp, #24
 800c21a:	af00      	add	r7, sp, #0
 800c21c:	4603      	mov	r3, r0
 800c21e:	60b9      	str	r1, [r7, #8]
 800c220:	607a      	str	r2, [r7, #4]
 800c222:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800c224:	2300      	movs	r3, #0
 800c226:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c228:	f7ff ff1a 	bl	800c060 <__NVIC_GetPriorityGrouping>
 800c22c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	68b9      	ldr	r1, [r7, #8]
 800c232:	6978      	ldr	r0, [r7, #20]
 800c234:	f7ff ff8e 	bl	800c154 <NVIC_EncodePriority>
 800c238:	4602      	mov	r2, r0
 800c23a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c23e:	4611      	mov	r1, r2
 800c240:	4618      	mov	r0, r3
 800c242:	f7ff ff5d 	bl	800c100 <__NVIC_SetPriority>
}
 800c246:	bf00      	nop
 800c248:	3718      	adds	r7, #24
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}

0800c24e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c24e:	b580      	push	{r7, lr}
 800c250:	b082      	sub	sp, #8
 800c252:	af00      	add	r7, sp, #0
 800c254:	4603      	mov	r3, r0
 800c256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c25c:	4618      	mov	r0, r3
 800c25e:	f7ff ff0d 	bl	800c07c <__NVIC_EnableIRQ>
}
 800c262:	bf00      	nop
 800c264:	3708      	adds	r7, #8
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b082      	sub	sp, #8
 800c26e:	af00      	add	r7, sp, #0
 800c270:	4603      	mov	r3, r0
 800c272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800c274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c278:	4618      	mov	r0, r3
 800c27a:	f7ff ff1d 	bl	800c0b8 <__NVIC_DisableIRQ>
}
 800c27e:	bf00      	nop
 800c280:	3708      	adds	r7, #8
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b082      	sub	sp, #8
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7ff ff94 	bl	800c1bc <SysTick_Config>
 800c294:	4603      	mov	r3, r0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3708      	adds	r7, #8
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
	...

0800c2a0 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d101      	bne.n	800c2b2 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	e075      	b.n	800c39e <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d106      	bne.n	800c2cc <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800c2c6:	6878      	ldr	r0, [r7, #4]
 800c2c8:	f7f4 fba6 	bl	8000a18 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2202      	movs	r2, #2
 800c2d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c2e2:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	699b      	ldr	r3, [r3, #24]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d002      	beq.n	800c2f2 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	6819      	ldr	r1, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681a      	ldr	r2, [r3, #0]
 800c2fc:	4b2a      	ldr	r3, [pc, #168]	; (800c3a8 <HAL_DCMI_Init+0x108>)
 800c2fe:	400b      	ands	r3, r1
 800c300:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6819      	ldr	r1, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	685a      	ldr	r2, [r3, #4]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	695b      	ldr	r3, [r3, #20]
 800c310:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800c316:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	691b      	ldr	r3, [r3, #16]
 800c31c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800c322:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	699b      	ldr	r3, [r3, #24]
 800c328:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800c32e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c334:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800c33a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c340:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800c346:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	430a      	orrs	r2, r1
 800c34e:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	2b10      	cmp	r3, #16
 800c356:	d112      	bne.n	800c37e <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	7f1b      	ldrb	r3, [r3, #28]
 800c35c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	7f5b      	ldrb	r3, [r3, #29]
 800c362:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800c364:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	7f9b      	ldrb	r3, [r3, #30]
 800c36a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 800c36c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	7fdb      	ldrb	r3, [r3, #31]
 800c374:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800c37a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800c37c:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68da      	ldr	r2, [r3, #12]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f042 021f 	orr.w	r2, r2, #31
 800c38c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2201      	movs	r2, #1
 800c398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c39c:	2300      	movs	r3, #0
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	3708      	adds	r7, #8
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}
 800c3a6:	bf00      	nop
 800c3a8:	ffe0f007 	.word	0xffe0f007

0800c3ac <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b082      	sub	sp, #8
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d101      	bne.n	800c3be <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800c3ba:	2301      	movs	r3, #1
 800c3bc:	e0ac      	b.n	800c518 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f000 f8b2 	bl	800c52c <DFSDM_GetChannelFromInstance>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	4a55      	ldr	r2, [pc, #340]	; (800c520 <HAL_DFSDM_ChannelInit+0x174>)
 800c3cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d001      	beq.n	800c3d8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e09f      	b.n	800c518 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f7f4 fc09 	bl	8000bf0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800c3de:	4b51      	ldr	r3, [pc, #324]	; (800c524 <HAL_DFSDM_ChannelInit+0x178>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	4a4f      	ldr	r2, [pc, #316]	; (800c524 <HAL_DFSDM_ChannelInit+0x178>)
 800c3e6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800c3e8:	4b4e      	ldr	r3, [pc, #312]	; (800c524 <HAL_DFSDM_ChannelInit+0x178>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d125      	bne.n	800c43c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800c3f0:	4b4d      	ldr	r3, [pc, #308]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	4a4c      	ldr	r2, [pc, #304]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c3f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c3fa:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800c3fc:	4b4a      	ldr	r3, [pc, #296]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c3fe:	681a      	ldr	r2, [r3, #0]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	4948      	ldr	r1, [pc, #288]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c406:	4313      	orrs	r3, r2
 800c408:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800c40a:	4b47      	ldr	r3, [pc, #284]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	4a46      	ldr	r2, [pc, #280]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c410:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800c414:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	791b      	ldrb	r3, [r3, #4]
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d108      	bne.n	800c430 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800c41e:	4b42      	ldr	r3, [pc, #264]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c420:	681a      	ldr	r2, [r3, #0]
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	68db      	ldr	r3, [r3, #12]
 800c426:	3b01      	subs	r3, #1
 800c428:	041b      	lsls	r3, r3, #16
 800c42a:	493f      	ldr	r1, [pc, #252]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c42c:	4313      	orrs	r3, r2
 800c42e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800c430:	4b3d      	ldr	r3, [pc, #244]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4a3c      	ldr	r2, [pc, #240]	; (800c528 <HAL_DFSDM_ChannelInit+0x17c>)
 800c436:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c43a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800c44a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6819      	ldr	r1, [r3, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800c45a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800c460:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	430a      	orrs	r2, r1
 800c468:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	681a      	ldr	r2, [r3, #0]
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f022 020f 	bic.w	r2, r2, #15
 800c478:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	6819      	ldr	r1, [r3, #0]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800c488:	431a      	orrs	r2, r3
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	430a      	orrs	r2, r1
 800c490:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	689a      	ldr	r2, [r3, #8]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800c4a0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	6899      	ldr	r1, [r3, #8]
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800c4b4:	431a      	orrs	r2, r3
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	430a      	orrs	r2, r1
 800c4bc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	685a      	ldr	r2, [r3, #4]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f002 0207 	and.w	r2, r2, #7
 800c4cc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	6859      	ldr	r1, [r3, #4]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4d8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4de:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800c4e0:	431a      	orrs	r2, r3
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	430a      	orrs	r2, r1
 800c4e8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c4f8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4618      	mov	r0, r3
 800c508:	f000 f810 	bl	800c52c <DFSDM_GetChannelFromInstance>
 800c50c:	4602      	mov	r2, r0
 800c50e:	4904      	ldr	r1, [pc, #16]	; (800c520 <HAL_DFSDM_ChannelInit+0x174>)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800c516:	2300      	movs	r3, #0
}
 800c518:	4618      	mov	r0, r3
 800c51a:	3708      	adds	r7, #8
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}
 800c520:	200011a8 	.word	0x200011a8
 800c524:	200011a4 	.word	0x200011a4
 800c528:	40016000 	.word	0x40016000

0800c52c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800c52c:	b480      	push	{r7}
 800c52e:	b085      	sub	sp, #20
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	4a1c      	ldr	r2, [pc, #112]	; (800c5a8 <DFSDM_GetChannelFromInstance+0x7c>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d102      	bne.n	800c542 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800c53c:	2300      	movs	r3, #0
 800c53e:	60fb      	str	r3, [r7, #12]
 800c540:	e02b      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	4a19      	ldr	r2, [pc, #100]	; (800c5ac <DFSDM_GetChannelFromInstance+0x80>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d102      	bne.n	800c550 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800c54a:	2301      	movs	r3, #1
 800c54c:	60fb      	str	r3, [r7, #12]
 800c54e:	e024      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	4a17      	ldr	r2, [pc, #92]	; (800c5b0 <DFSDM_GetChannelFromInstance+0x84>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d102      	bne.n	800c55e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800c558:	2302      	movs	r3, #2
 800c55a:	60fb      	str	r3, [r7, #12]
 800c55c:	e01d      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4a14      	ldr	r2, [pc, #80]	; (800c5b4 <DFSDM_GetChannelFromInstance+0x88>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d102      	bne.n	800c56c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800c566:	2304      	movs	r3, #4
 800c568:	60fb      	str	r3, [r7, #12]
 800c56a:	e016      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	4a12      	ldr	r2, [pc, #72]	; (800c5b8 <DFSDM_GetChannelFromInstance+0x8c>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d102      	bne.n	800c57a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800c574:	2305      	movs	r3, #5
 800c576:	60fb      	str	r3, [r7, #12]
 800c578:	e00f      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a0f      	ldr	r2, [pc, #60]	; (800c5bc <DFSDM_GetChannelFromInstance+0x90>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d102      	bne.n	800c588 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800c582:	2306      	movs	r3, #6
 800c584:	60fb      	str	r3, [r7, #12]
 800c586:	e008      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4a0d      	ldr	r2, [pc, #52]	; (800c5c0 <DFSDM_GetChannelFromInstance+0x94>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d102      	bne.n	800c596 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800c590:	2307      	movs	r3, #7
 800c592:	60fb      	str	r3, [r7, #12]
 800c594:	e001      	b.n	800c59a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800c596:	2303      	movs	r3, #3
 800c598:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800c59a:	68fb      	ldr	r3, [r7, #12]
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3714      	adds	r7, #20
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr
 800c5a8:	40016000 	.word	0x40016000
 800c5ac:	40016020 	.word	0x40016020
 800c5b0:	40016040 	.word	0x40016040
 800c5b4:	40016080 	.word	0x40016080
 800c5b8:	400160a0 	.word	0x400160a0
 800c5bc:	400160c0 	.word	0x400160c0
 800c5c0:	400160e0 	.word	0x400160e0

0800c5c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b087      	sub	sp, #28
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c5d2:	e166      	b.n	800c8a2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	2101      	movs	r1, #1
 800c5da:	697b      	ldr	r3, [r7, #20]
 800c5dc:	fa01 f303 	lsl.w	r3, r1, r3
 800c5e0:	4013      	ands	r3, r2
 800c5e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f000 8158 	beq.w	800c89c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	f003 0303 	and.w	r3, r3, #3
 800c5f4:	2b01      	cmp	r3, #1
 800c5f6:	d005      	beq.n	800c604 <HAL_GPIO_Init+0x40>
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	685b      	ldr	r3, [r3, #4]
 800c5fc:	f003 0303 	and.w	r3, r3, #3
 800c600:	2b02      	cmp	r3, #2
 800c602:	d130      	bne.n	800c666 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	689b      	ldr	r3, [r3, #8]
 800c608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	005b      	lsls	r3, r3, #1
 800c60e:	2203      	movs	r2, #3
 800c610:	fa02 f303 	lsl.w	r3, r2, r3
 800c614:	43db      	mvns	r3, r3
 800c616:	693a      	ldr	r2, [r7, #16]
 800c618:	4013      	ands	r3, r2
 800c61a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	68da      	ldr	r2, [r3, #12]
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	005b      	lsls	r3, r3, #1
 800c624:	fa02 f303 	lsl.w	r3, r2, r3
 800c628:	693a      	ldr	r2, [r7, #16]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	693a      	ldr	r2, [r7, #16]
 800c632:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	685b      	ldr	r3, [r3, #4]
 800c638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c63a:	2201      	movs	r2, #1
 800c63c:	697b      	ldr	r3, [r7, #20]
 800c63e:	fa02 f303 	lsl.w	r3, r2, r3
 800c642:	43db      	mvns	r3, r3
 800c644:	693a      	ldr	r2, [r7, #16]
 800c646:	4013      	ands	r3, r2
 800c648:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	091b      	lsrs	r3, r3, #4
 800c650:	f003 0201 	and.w	r2, r3, #1
 800c654:	697b      	ldr	r3, [r7, #20]
 800c656:	fa02 f303 	lsl.w	r3, r2, r3
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	4313      	orrs	r3, r2
 800c65e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	685b      	ldr	r3, [r3, #4]
 800c66a:	f003 0303 	and.w	r3, r3, #3
 800c66e:	2b03      	cmp	r3, #3
 800c670:	d017      	beq.n	800c6a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	68db      	ldr	r3, [r3, #12]
 800c676:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c678:	697b      	ldr	r3, [r7, #20]
 800c67a:	005b      	lsls	r3, r3, #1
 800c67c:	2203      	movs	r2, #3
 800c67e:	fa02 f303 	lsl.w	r3, r2, r3
 800c682:	43db      	mvns	r3, r3
 800c684:	693a      	ldr	r2, [r7, #16]
 800c686:	4013      	ands	r3, r2
 800c688:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	689a      	ldr	r2, [r3, #8]
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	005b      	lsls	r3, r3, #1
 800c692:	fa02 f303 	lsl.w	r3, r2, r3
 800c696:	693a      	ldr	r2, [r7, #16]
 800c698:	4313      	orrs	r3, r2
 800c69a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	693a      	ldr	r2, [r7, #16]
 800c6a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	f003 0303 	and.w	r3, r3, #3
 800c6aa:	2b02      	cmp	r3, #2
 800c6ac:	d123      	bne.n	800c6f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	08da      	lsrs	r2, r3, #3
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	3208      	adds	r2, #8
 800c6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	f003 0307 	and.w	r3, r3, #7
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	220f      	movs	r2, #15
 800c6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c6ca:	43db      	mvns	r3, r3
 800c6cc:	693a      	ldr	r2, [r7, #16]
 800c6ce:	4013      	ands	r3, r2
 800c6d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	691a      	ldr	r2, [r3, #16]
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f003 0307 	and.w	r3, r3, #7
 800c6dc:	009b      	lsls	r3, r3, #2
 800c6de:	fa02 f303 	lsl.w	r3, r2, r3
 800c6e2:	693a      	ldr	r2, [r7, #16]
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	08da      	lsrs	r2, r3, #3
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	3208      	adds	r2, #8
 800c6f0:	6939      	ldr	r1, [r7, #16]
 800c6f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	005b      	lsls	r3, r3, #1
 800c700:	2203      	movs	r2, #3
 800c702:	fa02 f303 	lsl.w	r3, r2, r3
 800c706:	43db      	mvns	r3, r3
 800c708:	693a      	ldr	r2, [r7, #16]
 800c70a:	4013      	ands	r3, r2
 800c70c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	685b      	ldr	r3, [r3, #4]
 800c712:	f003 0203 	and.w	r2, r3, #3
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	005b      	lsls	r3, r3, #1
 800c71a:	fa02 f303 	lsl.w	r3, r2, r3
 800c71e:	693a      	ldr	r2, [r7, #16]
 800c720:	4313      	orrs	r3, r2
 800c722:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	693a      	ldr	r2, [r7, #16]
 800c728:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	685b      	ldr	r3, [r3, #4]
 800c72e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c732:	2b00      	cmp	r3, #0
 800c734:	f000 80b2 	beq.w	800c89c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c738:	4b61      	ldr	r3, [pc, #388]	; (800c8c0 <HAL_GPIO_Init+0x2fc>)
 800c73a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c73c:	4a60      	ldr	r2, [pc, #384]	; (800c8c0 <HAL_GPIO_Init+0x2fc>)
 800c73e:	f043 0301 	orr.w	r3, r3, #1
 800c742:	6613      	str	r3, [r2, #96]	; 0x60
 800c744:	4b5e      	ldr	r3, [pc, #376]	; (800c8c0 <HAL_GPIO_Init+0x2fc>)
 800c746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c748:	f003 0301 	and.w	r3, r3, #1
 800c74c:	60bb      	str	r3, [r7, #8]
 800c74e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800c750:	4a5c      	ldr	r2, [pc, #368]	; (800c8c4 <HAL_GPIO_Init+0x300>)
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	089b      	lsrs	r3, r3, #2
 800c756:	3302      	adds	r3, #2
 800c758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c75c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	f003 0303 	and.w	r3, r3, #3
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	220f      	movs	r2, #15
 800c768:	fa02 f303 	lsl.w	r3, r2, r3
 800c76c:	43db      	mvns	r3, r3
 800c76e:	693a      	ldr	r2, [r7, #16]
 800c770:	4013      	ands	r3, r2
 800c772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c77a:	d02b      	beq.n	800c7d4 <HAL_GPIO_Init+0x210>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	4a52      	ldr	r2, [pc, #328]	; (800c8c8 <HAL_GPIO_Init+0x304>)
 800c780:	4293      	cmp	r3, r2
 800c782:	d025      	beq.n	800c7d0 <HAL_GPIO_Init+0x20c>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	4a51      	ldr	r2, [pc, #324]	; (800c8cc <HAL_GPIO_Init+0x308>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d01f      	beq.n	800c7cc <HAL_GPIO_Init+0x208>
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	4a50      	ldr	r2, [pc, #320]	; (800c8d0 <HAL_GPIO_Init+0x30c>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d019      	beq.n	800c7c8 <HAL_GPIO_Init+0x204>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	4a4f      	ldr	r2, [pc, #316]	; (800c8d4 <HAL_GPIO_Init+0x310>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d013      	beq.n	800c7c4 <HAL_GPIO_Init+0x200>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	4a4e      	ldr	r2, [pc, #312]	; (800c8d8 <HAL_GPIO_Init+0x314>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d00d      	beq.n	800c7c0 <HAL_GPIO_Init+0x1fc>
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	4a4d      	ldr	r2, [pc, #308]	; (800c8dc <HAL_GPIO_Init+0x318>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d007      	beq.n	800c7bc <HAL_GPIO_Init+0x1f8>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a4c      	ldr	r2, [pc, #304]	; (800c8e0 <HAL_GPIO_Init+0x31c>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d101      	bne.n	800c7b8 <HAL_GPIO_Init+0x1f4>
 800c7b4:	2307      	movs	r3, #7
 800c7b6:	e00e      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7b8:	2308      	movs	r3, #8
 800c7ba:	e00c      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7bc:	2306      	movs	r3, #6
 800c7be:	e00a      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7c0:	2305      	movs	r3, #5
 800c7c2:	e008      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7c4:	2304      	movs	r3, #4
 800c7c6:	e006      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7c8:	2303      	movs	r3, #3
 800c7ca:	e004      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	e002      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	e000      	b.n	800c7d6 <HAL_GPIO_Init+0x212>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	697a      	ldr	r2, [r7, #20]
 800c7d8:	f002 0203 	and.w	r2, r2, #3
 800c7dc:	0092      	lsls	r2, r2, #2
 800c7de:	4093      	lsls	r3, r2
 800c7e0:	693a      	ldr	r2, [r7, #16]
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800c7e6:	4937      	ldr	r1, [pc, #220]	; (800c8c4 <HAL_GPIO_Init+0x300>)
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	089b      	lsrs	r3, r3, #2
 800c7ec:	3302      	adds	r3, #2
 800c7ee:	693a      	ldr	r2, [r7, #16]
 800c7f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c7f4:	4b3b      	ldr	r3, [pc, #236]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c7f6:	689b      	ldr	r3, [r3, #8]
 800c7f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	43db      	mvns	r3, r3
 800c7fe:	693a      	ldr	r2, [r7, #16]
 800c800:	4013      	ands	r3, r2
 800c802:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d003      	beq.n	800c818 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800c810:	693a      	ldr	r2, [r7, #16]
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	4313      	orrs	r3, r2
 800c816:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c818:	4a32      	ldr	r2, [pc, #200]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c81e:	4b31      	ldr	r3, [pc, #196]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c820:	68db      	ldr	r3, [r3, #12]
 800c822:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	43db      	mvns	r3, r3
 800c828:	693a      	ldr	r2, [r7, #16]
 800c82a:	4013      	ands	r3, r2
 800c82c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	685b      	ldr	r3, [r3, #4]
 800c832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c836:	2b00      	cmp	r3, #0
 800c838:	d003      	beq.n	800c842 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800c83a:	693a      	ldr	r2, [r7, #16]
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	4313      	orrs	r3, r2
 800c840:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c842:	4a28      	ldr	r2, [pc, #160]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800c848:	4b26      	ldr	r3, [pc, #152]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	43db      	mvns	r3, r3
 800c852:	693a      	ldr	r2, [r7, #16]
 800c854:	4013      	ands	r3, r2
 800c856:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c860:	2b00      	cmp	r3, #0
 800c862:	d003      	beq.n	800c86c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800c864:	693a      	ldr	r2, [r7, #16]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	4313      	orrs	r3, r2
 800c86a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c86c:	4a1d      	ldr	r2, [pc, #116]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800c872:	4b1c      	ldr	r3, [pc, #112]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	43db      	mvns	r3, r3
 800c87c:	693a      	ldr	r2, [r7, #16]
 800c87e:	4013      	ands	r3, r2
 800c880:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	685b      	ldr	r3, [r3, #4]
 800c886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d003      	beq.n	800c896 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800c88e:	693a      	ldr	r2, [r7, #16]
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	4313      	orrs	r3, r2
 800c894:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c896:	4a13      	ldr	r2, [pc, #76]	; (800c8e4 <HAL_GPIO_Init+0x320>)
 800c898:	693b      	ldr	r3, [r7, #16]
 800c89a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	681a      	ldr	r2, [r3, #0]
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	fa22 f303 	lsr.w	r3, r2, r3
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	f47f ae91 	bne.w	800c5d4 <HAL_GPIO_Init+0x10>
  }
}
 800c8b2:	bf00      	nop
 800c8b4:	bf00      	nop
 800c8b6:	371c      	adds	r7, #28
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr
 800c8c0:	40021000 	.word	0x40021000
 800c8c4:	40010000 	.word	0x40010000
 800c8c8:	48000400 	.word	0x48000400
 800c8cc:	48000800 	.word	0x48000800
 800c8d0:	48000c00 	.word	0x48000c00
 800c8d4:	48001000 	.word	0x48001000
 800c8d8:	48001400 	.word	0x48001400
 800c8dc:	48001800 	.word	0x48001800
 800c8e0:	48001c00 	.word	0x48001c00
 800c8e4:	40010400 	.word	0x40010400

0800c8e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b087      	sub	sp, #28
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800c8f6:	e0c9      	b.n	800ca8c <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800c8f8:	2201      	movs	r2, #1
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	fa02 f303 	lsl.w	r3, r2, r3
 800c900:	683a      	ldr	r2, [r7, #0]
 800c902:	4013      	ands	r3, r2
 800c904:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	f000 80bc 	beq.w	800ca86 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800c90e:	4a66      	ldr	r2, [pc, #408]	; (800caa8 <HAL_GPIO_DeInit+0x1c0>)
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	089b      	lsrs	r3, r3, #2
 800c914:	3302      	adds	r3, #2
 800c916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c91a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	f003 0303 	and.w	r3, r3, #3
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	220f      	movs	r2, #15
 800c926:	fa02 f303 	lsl.w	r3, r2, r3
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	4013      	ands	r3, r2
 800c92e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c936:	d02b      	beq.n	800c990 <HAL_GPIO_DeInit+0xa8>
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	4a5c      	ldr	r2, [pc, #368]	; (800caac <HAL_GPIO_DeInit+0x1c4>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d025      	beq.n	800c98c <HAL_GPIO_DeInit+0xa4>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	4a5b      	ldr	r2, [pc, #364]	; (800cab0 <HAL_GPIO_DeInit+0x1c8>)
 800c944:	4293      	cmp	r3, r2
 800c946:	d01f      	beq.n	800c988 <HAL_GPIO_DeInit+0xa0>
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	4a5a      	ldr	r2, [pc, #360]	; (800cab4 <HAL_GPIO_DeInit+0x1cc>)
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d019      	beq.n	800c984 <HAL_GPIO_DeInit+0x9c>
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	4a59      	ldr	r2, [pc, #356]	; (800cab8 <HAL_GPIO_DeInit+0x1d0>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d013      	beq.n	800c980 <HAL_GPIO_DeInit+0x98>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a58      	ldr	r2, [pc, #352]	; (800cabc <HAL_GPIO_DeInit+0x1d4>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d00d      	beq.n	800c97c <HAL_GPIO_DeInit+0x94>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	4a57      	ldr	r2, [pc, #348]	; (800cac0 <HAL_GPIO_DeInit+0x1d8>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d007      	beq.n	800c978 <HAL_GPIO_DeInit+0x90>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	4a56      	ldr	r2, [pc, #344]	; (800cac4 <HAL_GPIO_DeInit+0x1dc>)
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d101      	bne.n	800c974 <HAL_GPIO_DeInit+0x8c>
 800c970:	2307      	movs	r3, #7
 800c972:	e00e      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c974:	2308      	movs	r3, #8
 800c976:	e00c      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c978:	2306      	movs	r3, #6
 800c97a:	e00a      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c97c:	2305      	movs	r3, #5
 800c97e:	e008      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c980:	2304      	movs	r3, #4
 800c982:	e006      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c984:	2303      	movs	r3, #3
 800c986:	e004      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c988:	2302      	movs	r3, #2
 800c98a:	e002      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c98c:	2301      	movs	r3, #1
 800c98e:	e000      	b.n	800c992 <HAL_GPIO_DeInit+0xaa>
 800c990:	2300      	movs	r3, #0
 800c992:	697a      	ldr	r2, [r7, #20]
 800c994:	f002 0203 	and.w	r2, r2, #3
 800c998:	0092      	lsls	r2, r2, #2
 800c99a:	4093      	lsls	r3, r2
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	d132      	bne.n	800ca08 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800c9a2:	4b49      	ldr	r3, [pc, #292]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9a4:	681a      	ldr	r2, [r3, #0]
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	43db      	mvns	r3, r3
 800c9aa:	4947      	ldr	r1, [pc, #284]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9ac:	4013      	ands	r3, r2
 800c9ae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800c9b0:	4b45      	ldr	r3, [pc, #276]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9b2:	685a      	ldr	r2, [r3, #4]
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	43db      	mvns	r3, r3
 800c9b8:	4943      	ldr	r1, [pc, #268]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800c9be:	4b42      	ldr	r3, [pc, #264]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9c0:	68da      	ldr	r2, [r3, #12]
 800c9c2:	693b      	ldr	r3, [r7, #16]
 800c9c4:	43db      	mvns	r3, r3
 800c9c6:	4940      	ldr	r1, [pc, #256]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9c8:	4013      	ands	r3, r2
 800c9ca:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800c9cc:	4b3e      	ldr	r3, [pc, #248]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9ce:	689a      	ldr	r2, [r3, #8]
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	43db      	mvns	r3, r3
 800c9d4:	493c      	ldr	r1, [pc, #240]	; (800cac8 <HAL_GPIO_DeInit+0x1e0>)
 800c9d6:	4013      	ands	r3, r2
 800c9d8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	f003 0303 	and.w	r3, r3, #3
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	220f      	movs	r2, #15
 800c9e4:	fa02 f303 	lsl.w	r3, r2, r3
 800c9e8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800c9ea:	4a2f      	ldr	r2, [pc, #188]	; (800caa8 <HAL_GPIO_DeInit+0x1c0>)
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	089b      	lsrs	r3, r3, #2
 800c9f0:	3302      	adds	r3, #2
 800c9f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	43da      	mvns	r2, r3
 800c9fa:	482b      	ldr	r0, [pc, #172]	; (800caa8 <HAL_GPIO_DeInit+0x1c0>)
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	089b      	lsrs	r3, r3, #2
 800ca00:	400a      	ands	r2, r1
 800ca02:	3302      	adds	r3, #2
 800ca04:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	005b      	lsls	r3, r3, #1
 800ca10:	2103      	movs	r1, #3
 800ca12:	fa01 f303 	lsl.w	r3, r1, r3
 800ca16:	431a      	orrs	r2, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	08da      	lsrs	r2, r3, #3
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	3208      	adds	r2, #8
 800ca24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	f003 0307 	and.w	r3, r3, #7
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	220f      	movs	r2, #15
 800ca32:	fa02 f303 	lsl.w	r3, r2, r3
 800ca36:	43db      	mvns	r3, r3
 800ca38:	697a      	ldr	r2, [r7, #20]
 800ca3a:	08d2      	lsrs	r2, r2, #3
 800ca3c:	4019      	ands	r1, r3
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	3208      	adds	r2, #8
 800ca42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	689a      	ldr	r2, [r3, #8]
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	005b      	lsls	r3, r3, #1
 800ca4e:	2103      	movs	r1, #3
 800ca50:	fa01 f303 	lsl.w	r3, r1, r3
 800ca54:	43db      	mvns	r3, r3
 800ca56:	401a      	ands	r2, r3
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	685a      	ldr	r2, [r3, #4]
 800ca60:	2101      	movs	r1, #1
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	fa01 f303 	lsl.w	r3, r1, r3
 800ca68:	43db      	mvns	r3, r3
 800ca6a:	401a      	ands	r2, r3
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	68da      	ldr	r2, [r3, #12]
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	005b      	lsls	r3, r3, #1
 800ca78:	2103      	movs	r1, #3
 800ca7a:	fa01 f303 	lsl.w	r3, r1, r3
 800ca7e:	43db      	mvns	r3, r3
 800ca80:	401a      	ands	r2, r3
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	3301      	adds	r3, #1
 800ca8a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800ca8c:	683a      	ldr	r2, [r7, #0]
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	fa22 f303 	lsr.w	r3, r2, r3
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	f47f af2f 	bne.w	800c8f8 <HAL_GPIO_DeInit+0x10>
  }
}
 800ca9a:	bf00      	nop
 800ca9c:	bf00      	nop
 800ca9e:	371c      	adds	r7, #28
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr
 800caa8:	40010000 	.word	0x40010000
 800caac:	48000400 	.word	0x48000400
 800cab0:	48000800 	.word	0x48000800
 800cab4:	48000c00 	.word	0x48000c00
 800cab8:	48001000 	.word	0x48001000
 800cabc:	48001400 	.word	0x48001400
 800cac0:	48001800 	.word	0x48001800
 800cac4:	48001c00 	.word	0x48001c00
 800cac8:	40010400 	.word	0x40010400

0800cacc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cacc:	b480      	push	{r7}
 800cace:	b083      	sub	sp, #12
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	460b      	mov	r3, r1
 800cad6:	807b      	strh	r3, [r7, #2]
 800cad8:	4613      	mov	r3, r2
 800cada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800cadc:	787b      	ldrb	r3, [r7, #1]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d003      	beq.n	800caea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cae2:	887a      	ldrh	r2, [r7, #2]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800cae8:	e002      	b.n	800caf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800caea:	887a      	ldrh	r2, [r7, #2]
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	629a      	str	r2, [r3, #40]	; 0x28
}
 800caf0:	bf00      	nop
 800caf2:	370c      	adds	r7, #12
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr

0800cafc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b082      	sub	sp, #8
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	4603      	mov	r3, r0
 800cb04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800cb06:	4b08      	ldr	r3, [pc, #32]	; (800cb28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cb08:	695a      	ldr	r2, [r3, #20]
 800cb0a:	88fb      	ldrh	r3, [r7, #6]
 800cb0c:	4013      	ands	r3, r2
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d006      	beq.n	800cb20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800cb12:	4a05      	ldr	r2, [pc, #20]	; (800cb28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cb14:	88fb      	ldrh	r3, [r7, #6]
 800cb16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800cb18:	88fb      	ldrh	r3, [r7, #6]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7f5 f8c4 	bl	8001ca8 <HAL_GPIO_EXTI_Callback>
  }
}
 800cb20:	bf00      	nop
 800cb22:	3708      	adds	r7, #8
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	40010400 	.word	0x40010400

0800cb2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b082      	sub	sp, #8
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d101      	bne.n	800cb3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	e081      	b.n	800cc42 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cb44:	b2db      	uxtb	r3, r3
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d106      	bne.n	800cb58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f7f4 fc3a 	bl	80013cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2224      	movs	r2, #36	; 0x24
 800cb5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	681a      	ldr	r2, [r3, #0]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f022 0201 	bic.w	r2, r2, #1
 800cb6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	685a      	ldr	r2, [r3, #4]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800cb7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	689a      	ldr	r2, [r3, #8]
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cb8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	68db      	ldr	r3, [r3, #12]
 800cb92:	2b01      	cmp	r3, #1
 800cb94:	d107      	bne.n	800cba6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	689a      	ldr	r2, [r3, #8]
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cba2:	609a      	str	r2, [r3, #8]
 800cba4:	e006      	b.n	800cbb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	689a      	ldr	r2, [r3, #8]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800cbb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	2b02      	cmp	r3, #2
 800cbba:	d104      	bne.n	800cbc6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cbc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	685b      	ldr	r3, [r3, #4]
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	6812      	ldr	r2, [r2, #0]
 800cbd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800cbd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cbd8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	68da      	ldr	r2, [r3, #12]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cbe8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	691a      	ldr	r2, [r3, #16]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	695b      	ldr	r3, [r3, #20]
 800cbf2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	699b      	ldr	r3, [r3, #24]
 800cbfa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	430a      	orrs	r2, r1
 800cc02:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	69d9      	ldr	r1, [r3, #28]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6a1a      	ldr	r2, [r3, #32]
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	430a      	orrs	r2, r1
 800cc12:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	681a      	ldr	r2, [r3, #0]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f042 0201 	orr.w	r2, r2, #1
 800cc22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2220      	movs	r2, #32
 800cc2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2200      	movs	r2, #0
 800cc36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800cc40:	2300      	movs	r3, #0
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3708      	adds	r7, #8
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}

0800cc4a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800cc4a:	b580      	push	{r7, lr}
 800cc4c:	b082      	sub	sp, #8
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d101      	bne.n	800cc5c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800cc58:	2301      	movs	r3, #1
 800cc5a:	e021      	b.n	800cca0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2224      	movs	r2, #36	; 0x24
 800cc60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	681a      	ldr	r2, [r3, #0]
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	f022 0201 	bic.w	r2, r2, #1
 800cc72:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f7f4 fc6f 	bl	8001558 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2200      	movs	r2, #0
 800cc84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2200      	movs	r2, #0
 800cc92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800cc9e:	2300      	movs	r3, #0
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3708      	adds	r7, #8
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b088      	sub	sp, #32
 800ccac:	af02      	add	r7, sp, #8
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	607a      	str	r2, [r7, #4]
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	817b      	strh	r3, [r7, #10]
 800ccb8:	4613      	mov	r3, r2
 800ccba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ccc2:	b2db      	uxtb	r3, r3
 800ccc4:	2b20      	cmp	r3, #32
 800ccc6:	f040 80da 	bne.w	800ce7e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d101      	bne.n	800ccd8 <HAL_I2C_Master_Transmit+0x30>
 800ccd4:	2302      	movs	r3, #2
 800ccd6:	e0d3      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2201      	movs	r2, #1
 800ccdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800cce0:	f7fe f96e 	bl	800afc0 <HAL_GetTick>
 800cce4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	9300      	str	r3, [sp, #0]
 800ccea:	2319      	movs	r3, #25
 800ccec:	2201      	movs	r2, #1
 800ccee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ccf2:	68f8      	ldr	r0, [r7, #12]
 800ccf4:	f000 fdd2 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d001      	beq.n	800cd02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e0be      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2221      	movs	r2, #33	; 0x21
 800cd06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	2210      	movs	r2, #16
 800cd0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	893a      	ldrh	r2, [r7, #8]
 800cd22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	2200      	movs	r2, #0
 800cd28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd2e:	b29b      	uxth	r3, r3
 800cd30:	2bff      	cmp	r3, #255	; 0xff
 800cd32:	d90e      	bls.n	800cd52 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	22ff      	movs	r2, #255	; 0xff
 800cd38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd3e:	b2da      	uxtb	r2, r3
 800cd40:	8979      	ldrh	r1, [r7, #10]
 800cd42:	4b51      	ldr	r3, [pc, #324]	; (800ce88 <HAL_I2C_Master_Transmit+0x1e0>)
 800cd44:	9300      	str	r3, [sp, #0]
 800cd46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800cd4a:	68f8      	ldr	r0, [r7, #12]
 800cd4c:	f000 ffc8 	bl	800dce0 <I2C_TransferConfig>
 800cd50:	e06c      	b.n	800ce2c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd56:	b29a      	uxth	r2, r3
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd60:	b2da      	uxtb	r2, r3
 800cd62:	8979      	ldrh	r1, [r7, #10]
 800cd64:	4b48      	ldr	r3, [pc, #288]	; (800ce88 <HAL_I2C_Master_Transmit+0x1e0>)
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800cd6c:	68f8      	ldr	r0, [r7, #12]
 800cd6e:	f000 ffb7 	bl	800dce0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800cd72:	e05b      	b.n	800ce2c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cd74:	697a      	ldr	r2, [r7, #20]
 800cd76:	6a39      	ldr	r1, [r7, #32]
 800cd78:	68f8      	ldr	r0, [r7, #12]
 800cd7a:	f000 fdcf 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d001      	beq.n	800cd88 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800cd84:	2301      	movs	r3, #1
 800cd86:	e07b      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd8c:	781a      	ldrb	r2, [r3, #0]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd98:	1c5a      	adds	r2, r3, #1
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	3b01      	subs	r3, #1
 800cda6:	b29a      	uxth	r2, r3
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdb0:	3b01      	subs	r3, #1
 800cdb2:	b29a      	uxth	r2, r3
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cdbc:	b29b      	uxth	r3, r3
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d034      	beq.n	800ce2c <HAL_I2C_Master_Transmit+0x184>
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d130      	bne.n	800ce2c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	9300      	str	r3, [sp, #0]
 800cdce:	6a3b      	ldr	r3, [r7, #32]
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	2180      	movs	r1, #128	; 0x80
 800cdd4:	68f8      	ldr	r0, [r7, #12]
 800cdd6:	f000 fd61 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800cdda:	4603      	mov	r3, r0
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d001      	beq.n	800cde4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800cde0:	2301      	movs	r3, #1
 800cde2:	e04d      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	2bff      	cmp	r3, #255	; 0xff
 800cdec:	d90e      	bls.n	800ce0c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	22ff      	movs	r2, #255	; 0xff
 800cdf2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdf8:	b2da      	uxtb	r2, r3
 800cdfa:	8979      	ldrh	r1, [r7, #10]
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	9300      	str	r3, [sp, #0]
 800ce00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f000 ff6b 	bl	800dce0 <I2C_TransferConfig>
 800ce0a:	e00f      	b.n	800ce2c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce10:	b29a      	uxth	r2, r3
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce1a:	b2da      	uxtb	r2, r3
 800ce1c:	8979      	ldrh	r1, [r7, #10]
 800ce1e:	2300      	movs	r3, #0
 800ce20:	9300      	str	r3, [sp, #0]
 800ce22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ce26:	68f8      	ldr	r0, [r7, #12]
 800ce28:	f000 ff5a 	bl	800dce0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d19e      	bne.n	800cd74 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ce36:	697a      	ldr	r2, [r7, #20]
 800ce38:	6a39      	ldr	r1, [r7, #32]
 800ce3a:	68f8      	ldr	r0, [r7, #12]
 800ce3c:	f000 fdae 	bl	800d99c <I2C_WaitOnSTOPFlagUntilTimeout>
 800ce40:	4603      	mov	r3, r0
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d001      	beq.n	800ce4a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800ce46:	2301      	movs	r3, #1
 800ce48:	e01a      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	2220      	movs	r2, #32
 800ce50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	6859      	ldr	r1, [r3, #4]
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	4b0b      	ldr	r3, [pc, #44]	; (800ce8c <HAL_I2C_Master_Transmit+0x1e4>)
 800ce5e:	400b      	ands	r3, r1
 800ce60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	2220      	movs	r2, #32
 800ce66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2200      	movs	r2, #0
 800ce76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	e000      	b.n	800ce80 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800ce7e:	2302      	movs	r3, #2
  }
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3718      	adds	r7, #24
 800ce84:	46bd      	mov	sp, r7
 800ce86:	bd80      	pop	{r7, pc}
 800ce88:	80002000 	.word	0x80002000
 800ce8c:	fe00e800 	.word	0xfe00e800

0800ce90 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b088      	sub	sp, #32
 800ce94:	af02      	add	r7, sp, #8
 800ce96:	60f8      	str	r0, [r7, #12]
 800ce98:	607a      	str	r2, [r7, #4]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	817b      	strh	r3, [r7, #10]
 800cea0:	4613      	mov	r3, r2
 800cea2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ceaa:	b2db      	uxtb	r3, r3
 800ceac:	2b20      	cmp	r3, #32
 800ceae:	f040 80db 	bne.w	800d068 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	d101      	bne.n	800cec0 <HAL_I2C_Master_Receive+0x30>
 800cebc:	2302      	movs	r3, #2
 800cebe:	e0d4      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2201      	movs	r2, #1
 800cec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800cec8:	f7fe f87a 	bl	800afc0 <HAL_GetTick>
 800cecc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	9300      	str	r3, [sp, #0]
 800ced2:	2319      	movs	r3, #25
 800ced4:	2201      	movs	r2, #1
 800ced6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ceda:	68f8      	ldr	r0, [r7, #12]
 800cedc:	f000 fcde 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d001      	beq.n	800ceea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800cee6:	2301      	movs	r3, #1
 800cee8:	e0bf      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	2222      	movs	r2, #34	; 0x22
 800ceee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2210      	movs	r2, #16
 800cef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	687a      	ldr	r2, [r7, #4]
 800cf04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	893a      	ldrh	r2, [r7, #8]
 800cf0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	2200      	movs	r2, #0
 800cf10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	2bff      	cmp	r3, #255	; 0xff
 800cf1a:	d90e      	bls.n	800cf3a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	22ff      	movs	r2, #255	; 0xff
 800cf20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf26:	b2da      	uxtb	r2, r3
 800cf28:	8979      	ldrh	r1, [r7, #10]
 800cf2a:	4b52      	ldr	r3, [pc, #328]	; (800d074 <HAL_I2C_Master_Receive+0x1e4>)
 800cf2c:	9300      	str	r3, [sp, #0]
 800cf2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800cf32:	68f8      	ldr	r0, [r7, #12]
 800cf34:	f000 fed4 	bl	800dce0 <I2C_TransferConfig>
 800cf38:	e06d      	b.n	800d016 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf3e:	b29a      	uxth	r2, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf48:	b2da      	uxtb	r2, r3
 800cf4a:	8979      	ldrh	r1, [r7, #10]
 800cf4c:	4b49      	ldr	r3, [pc, #292]	; (800d074 <HAL_I2C_Master_Receive+0x1e4>)
 800cf4e:	9300      	str	r3, [sp, #0]
 800cf50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800cf54:	68f8      	ldr	r0, [r7, #12]
 800cf56:	f000 fec3 	bl	800dce0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800cf5a:	e05c      	b.n	800d016 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cf5c:	697a      	ldr	r2, [r7, #20]
 800cf5e:	6a39      	ldr	r1, [r7, #32]
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 fd57 	bl	800da14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d001      	beq.n	800cf70 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e07c      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf7a:	b2d2      	uxtb	r2, r2
 800cf7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf82:	1c5a      	adds	r2, r3, #1
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf8c:	3b01      	subs	r3, #1
 800cf8e:	b29a      	uxth	r2, r3
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	b29a      	uxth	r2, r3
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d034      	beq.n	800d016 <HAL_I2C_Master_Receive+0x186>
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d130      	bne.n	800d016 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	9300      	str	r3, [sp, #0]
 800cfb8:	6a3b      	ldr	r3, [r7, #32]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	2180      	movs	r1, #128	; 0x80
 800cfbe:	68f8      	ldr	r0, [r7, #12]
 800cfc0:	f000 fc6c 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d001      	beq.n	800cfce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e04d      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cfd2:	b29b      	uxth	r3, r3
 800cfd4:	2bff      	cmp	r3, #255	; 0xff
 800cfd6:	d90e      	bls.n	800cff6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	22ff      	movs	r2, #255	; 0xff
 800cfdc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cfe2:	b2da      	uxtb	r2, r3
 800cfe4:	8979      	ldrh	r1, [r7, #10]
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	9300      	str	r3, [sp, #0]
 800cfea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800cfee:	68f8      	ldr	r0, [r7, #12]
 800cff0:	f000 fe76 	bl	800dce0 <I2C_TransferConfig>
 800cff4:	e00f      	b.n	800d016 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cffa:	b29a      	uxth	r2, r3
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d004:	b2da      	uxtb	r2, r3
 800d006:	8979      	ldrh	r1, [r7, #10]
 800d008:	2300      	movs	r3, #0
 800d00a:	9300      	str	r3, [sp, #0]
 800d00c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d010:	68f8      	ldr	r0, [r7, #12]
 800d012:	f000 fe65 	bl	800dce0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d19d      	bne.n	800cf5c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d020:	697a      	ldr	r2, [r7, #20]
 800d022:	6a39      	ldr	r1, [r7, #32]
 800d024:	68f8      	ldr	r0, [r7, #12]
 800d026:	f000 fcb9 	bl	800d99c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d02a:	4603      	mov	r3, r0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d001      	beq.n	800d034 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800d030:	2301      	movs	r3, #1
 800d032:	e01a      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	2220      	movs	r2, #32
 800d03a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	6859      	ldr	r1, [r3, #4]
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681a      	ldr	r2, [r3, #0]
 800d046:	4b0c      	ldr	r3, [pc, #48]	; (800d078 <HAL_I2C_Master_Receive+0x1e8>)
 800d048:	400b      	ands	r3, r1
 800d04a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	2220      	movs	r2, #32
 800d050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2200      	movs	r2, #0
 800d058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	2200      	movs	r2, #0
 800d060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800d064:	2300      	movs	r3, #0
 800d066:	e000      	b.n	800d06a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800d068:	2302      	movs	r3, #2
  }
}
 800d06a:	4618      	mov	r0, r3
 800d06c:	3718      	adds	r7, #24
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
 800d072:	bf00      	nop
 800d074:	80002400 	.word	0x80002400
 800d078:	fe00e800 	.word	0xfe00e800

0800d07c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b088      	sub	sp, #32
 800d080:	af02      	add	r7, sp, #8
 800d082:	60f8      	str	r0, [r7, #12]
 800d084:	4608      	mov	r0, r1
 800d086:	4611      	mov	r1, r2
 800d088:	461a      	mov	r2, r3
 800d08a:	4603      	mov	r3, r0
 800d08c:	817b      	strh	r3, [r7, #10]
 800d08e:	460b      	mov	r3, r1
 800d090:	813b      	strh	r3, [r7, #8]
 800d092:	4613      	mov	r3, r2
 800d094:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d09c:	b2db      	uxtb	r3, r3
 800d09e:	2b20      	cmp	r3, #32
 800d0a0:	f040 80f9 	bne.w	800d296 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d0a4:	6a3b      	ldr	r3, [r7, #32]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d002      	beq.n	800d0b0 <HAL_I2C_Mem_Write+0x34>
 800d0aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d105      	bne.n	800d0bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d0b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	e0ed      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d0c2:	2b01      	cmp	r3, #1
 800d0c4:	d101      	bne.n	800d0ca <HAL_I2C_Mem_Write+0x4e>
 800d0c6:	2302      	movs	r3, #2
 800d0c8:	e0e6      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2201      	movs	r2, #1
 800d0ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d0d2:	f7fd ff75 	bl	800afc0 <HAL_GetTick>
 800d0d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	9300      	str	r3, [sp, #0]
 800d0dc:	2319      	movs	r3, #25
 800d0de:	2201      	movs	r2, #1
 800d0e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d0e4:	68f8      	ldr	r0, [r7, #12]
 800d0e6:	f000 fbd9 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d001      	beq.n	800d0f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	e0d1      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2221      	movs	r2, #33	; 0x21
 800d0f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2240      	movs	r2, #64	; 0x40
 800d100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	2200      	movs	r2, #0
 800d108:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	6a3a      	ldr	r2, [r7, #32]
 800d10e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d114:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	2200      	movs	r2, #0
 800d11a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d11c:	88f8      	ldrh	r0, [r7, #6]
 800d11e:	893a      	ldrh	r2, [r7, #8]
 800d120:	8979      	ldrh	r1, [r7, #10]
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	9301      	str	r3, [sp, #4]
 800d126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d128:	9300      	str	r3, [sp, #0]
 800d12a:	4603      	mov	r3, r0
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f000 fae9 	bl	800d704 <I2C_RequestMemoryWrite>
 800d132:	4603      	mov	r3, r0
 800d134:	2b00      	cmp	r3, #0
 800d136:	d005      	beq.n	800d144 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	2200      	movs	r2, #0
 800d13c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800d140:	2301      	movs	r3, #1
 800d142:	e0a9      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d148:	b29b      	uxth	r3, r3
 800d14a:	2bff      	cmp	r3, #255	; 0xff
 800d14c:	d90e      	bls.n	800d16c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	22ff      	movs	r2, #255	; 0xff
 800d152:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d158:	b2da      	uxtb	r2, r3
 800d15a:	8979      	ldrh	r1, [r7, #10]
 800d15c:	2300      	movs	r3, #0
 800d15e:	9300      	str	r3, [sp, #0]
 800d160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d164:	68f8      	ldr	r0, [r7, #12]
 800d166:	f000 fdbb 	bl	800dce0 <I2C_TransferConfig>
 800d16a:	e00f      	b.n	800d18c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d170:	b29a      	uxth	r2, r3
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d17a:	b2da      	uxtb	r2, r3
 800d17c:	8979      	ldrh	r1, [r7, #10]
 800d17e:	2300      	movs	r3, #0
 800d180:	9300      	str	r3, [sp, #0]
 800d182:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d186:	68f8      	ldr	r0, [r7, #12]
 800d188:	f000 fdaa 	bl	800dce0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d18c:	697a      	ldr	r2, [r7, #20]
 800d18e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d190:	68f8      	ldr	r0, [r7, #12]
 800d192:	f000 fbc3 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800d196:	4603      	mov	r3, r0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d001      	beq.n	800d1a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800d19c:	2301      	movs	r3, #1
 800d19e:	e07b      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1a4:	781a      	ldrb	r2, [r3, #0]
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1b0:	1c5a      	adds	r2, r3, #1
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	3b01      	subs	r3, #1
 800d1be:	b29a      	uxth	r2, r3
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d1c8:	3b01      	subs	r3, #1
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d1d4:	b29b      	uxth	r3, r3
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d034      	beq.n	800d244 <HAL_I2C_Mem_Write+0x1c8>
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d130      	bne.n	800d244 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	9300      	str	r3, [sp, #0]
 800d1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	2180      	movs	r1, #128	; 0x80
 800d1ec:	68f8      	ldr	r0, [r7, #12]
 800d1ee:	f000 fb55 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d001      	beq.n	800d1fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800d1f8:	2301      	movs	r3, #1
 800d1fa:	e04d      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d200:	b29b      	uxth	r3, r3
 800d202:	2bff      	cmp	r3, #255	; 0xff
 800d204:	d90e      	bls.n	800d224 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	22ff      	movs	r2, #255	; 0xff
 800d20a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d210:	b2da      	uxtb	r2, r3
 800d212:	8979      	ldrh	r1, [r7, #10]
 800d214:	2300      	movs	r3, #0
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d21c:	68f8      	ldr	r0, [r7, #12]
 800d21e:	f000 fd5f 	bl	800dce0 <I2C_TransferConfig>
 800d222:	e00f      	b.n	800d244 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d228:	b29a      	uxth	r2, r3
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d232:	b2da      	uxtb	r2, r3
 800d234:	8979      	ldrh	r1, [r7, #10]
 800d236:	2300      	movs	r3, #0
 800d238:	9300      	str	r3, [sp, #0]
 800d23a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f000 fd4e 	bl	800dce0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d248:	b29b      	uxth	r3, r3
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d19e      	bne.n	800d18c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d24e:	697a      	ldr	r2, [r7, #20]
 800d250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f000 fba2 	bl	800d99c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d258:	4603      	mov	r3, r0
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d001      	beq.n	800d262 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800d25e:	2301      	movs	r3, #1
 800d260:	e01a      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2220      	movs	r2, #32
 800d268:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	6859      	ldr	r1, [r3, #4]
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	4b0a      	ldr	r3, [pc, #40]	; (800d2a0 <HAL_I2C_Mem_Write+0x224>)
 800d276:	400b      	ands	r3, r1
 800d278:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	2220      	movs	r2, #32
 800d27e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2200      	movs	r2, #0
 800d286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	2200      	movs	r2, #0
 800d28e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800d292:	2300      	movs	r3, #0
 800d294:	e000      	b.n	800d298 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800d296:	2302      	movs	r3, #2
  }
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3718      	adds	r7, #24
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	fe00e800 	.word	0xfe00e800

0800d2a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b088      	sub	sp, #32
 800d2a8:	af02      	add	r7, sp, #8
 800d2aa:	60f8      	str	r0, [r7, #12]
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	817b      	strh	r3, [r7, #10]
 800d2b6:	460b      	mov	r3, r1
 800d2b8:	813b      	strh	r3, [r7, #8]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d2c4:	b2db      	uxtb	r3, r3
 800d2c6:	2b20      	cmp	r3, #32
 800d2c8:	f040 80fd 	bne.w	800d4c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2cc:	6a3b      	ldr	r3, [r7, #32]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d002      	beq.n	800d2d8 <HAL_I2C_Mem_Read+0x34>
 800d2d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d105      	bne.n	800d2e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d2de:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	e0f1      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d2ea:	2b01      	cmp	r3, #1
 800d2ec:	d101      	bne.n	800d2f2 <HAL_I2C_Mem_Read+0x4e>
 800d2ee:	2302      	movs	r3, #2
 800d2f0:	e0ea      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2201      	movs	r2, #1
 800d2f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d2fa:	f7fd fe61 	bl	800afc0 <HAL_GetTick>
 800d2fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d300:	697b      	ldr	r3, [r7, #20]
 800d302:	9300      	str	r3, [sp, #0]
 800d304:	2319      	movs	r3, #25
 800d306:	2201      	movs	r2, #1
 800d308:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d30c:	68f8      	ldr	r0, [r7, #12]
 800d30e:	f000 fac5 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d312:	4603      	mov	r3, r0
 800d314:	2b00      	cmp	r3, #0
 800d316:	d001      	beq.n	800d31c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800d318:	2301      	movs	r3, #1
 800d31a:	e0d5      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	2222      	movs	r2, #34	; 0x22
 800d320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	2240      	movs	r2, #64	; 0x40
 800d328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	2200      	movs	r2, #0
 800d330:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	6a3a      	ldr	r2, [r7, #32]
 800d336:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d33c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2200      	movs	r2, #0
 800d342:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d344:	88f8      	ldrh	r0, [r7, #6]
 800d346:	893a      	ldrh	r2, [r7, #8]
 800d348:	8979      	ldrh	r1, [r7, #10]
 800d34a:	697b      	ldr	r3, [r7, #20]
 800d34c:	9301      	str	r3, [sp, #4]
 800d34e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d350:	9300      	str	r3, [sp, #0]
 800d352:	4603      	mov	r3, r0
 800d354:	68f8      	ldr	r0, [r7, #12]
 800d356:	f000 fa29 	bl	800d7ac <I2C_RequestMemoryRead>
 800d35a:	4603      	mov	r3, r0
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d005      	beq.n	800d36c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2200      	movs	r2, #0
 800d364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800d368:	2301      	movs	r3, #1
 800d36a:	e0ad      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d370:	b29b      	uxth	r3, r3
 800d372:	2bff      	cmp	r3, #255	; 0xff
 800d374:	d90e      	bls.n	800d394 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	22ff      	movs	r2, #255	; 0xff
 800d37a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d380:	b2da      	uxtb	r2, r3
 800d382:	8979      	ldrh	r1, [r7, #10]
 800d384:	4b52      	ldr	r3, [pc, #328]	; (800d4d0 <HAL_I2C_Mem_Read+0x22c>)
 800d386:	9300      	str	r3, [sp, #0]
 800d388:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d38c:	68f8      	ldr	r0, [r7, #12]
 800d38e:	f000 fca7 	bl	800dce0 <I2C_TransferConfig>
 800d392:	e00f      	b.n	800d3b4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d398:	b29a      	uxth	r2, r3
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3a2:	b2da      	uxtb	r2, r3
 800d3a4:	8979      	ldrh	r1, [r7, #10]
 800d3a6:	4b4a      	ldr	r3, [pc, #296]	; (800d4d0 <HAL_I2C_Mem_Read+0x22c>)
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d3ae:	68f8      	ldr	r0, [r7, #12]
 800d3b0:	f000 fc96 	bl	800dce0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	9300      	str	r3, [sp, #0]
 800d3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	2104      	movs	r1, #4
 800d3be:	68f8      	ldr	r0, [r7, #12]
 800d3c0:	f000 fa6c 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d3c4:	4603      	mov	r3, r0
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d001      	beq.n	800d3ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e07c      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3d8:	b2d2      	uxtb	r2, r2
 800d3da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e0:	1c5a      	adds	r2, r3, #1
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3ea:	3b01      	subs	r3, #1
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3f6:	b29b      	uxth	r3, r3
 800d3f8:	3b01      	subs	r3, #1
 800d3fa:	b29a      	uxth	r2, r3
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d404:	b29b      	uxth	r3, r3
 800d406:	2b00      	cmp	r3, #0
 800d408:	d034      	beq.n	800d474 <HAL_I2C_Mem_Read+0x1d0>
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d130      	bne.n	800d474 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	9300      	str	r3, [sp, #0]
 800d416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d418:	2200      	movs	r2, #0
 800d41a:	2180      	movs	r1, #128	; 0x80
 800d41c:	68f8      	ldr	r0, [r7, #12]
 800d41e:	f000 fa3d 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d422:	4603      	mov	r3, r0
 800d424:	2b00      	cmp	r3, #0
 800d426:	d001      	beq.n	800d42c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800d428:	2301      	movs	r3, #1
 800d42a:	e04d      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d430:	b29b      	uxth	r3, r3
 800d432:	2bff      	cmp	r3, #255	; 0xff
 800d434:	d90e      	bls.n	800d454 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	22ff      	movs	r2, #255	; 0xff
 800d43a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d440:	b2da      	uxtb	r2, r3
 800d442:	8979      	ldrh	r1, [r7, #10]
 800d444:	2300      	movs	r3, #0
 800d446:	9300      	str	r3, [sp, #0]
 800d448:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d44c:	68f8      	ldr	r0, [r7, #12]
 800d44e:	f000 fc47 	bl	800dce0 <I2C_TransferConfig>
 800d452:	e00f      	b.n	800d474 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d458:	b29a      	uxth	r2, r3
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d462:	b2da      	uxtb	r2, r3
 800d464:	8979      	ldrh	r1, [r7, #10]
 800d466:	2300      	movs	r3, #0
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d46e:	68f8      	ldr	r0, [r7, #12]
 800d470:	f000 fc36 	bl	800dce0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d478:	b29b      	uxth	r3, r3
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d19a      	bne.n	800d3b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d482:	68f8      	ldr	r0, [r7, #12]
 800d484:	f000 fa8a 	bl	800d99c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800d48e:	2301      	movs	r3, #1
 800d490:	e01a      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	2220      	movs	r2, #32
 800d498:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	6859      	ldr	r1, [r3, #4]
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681a      	ldr	r2, [r3, #0]
 800d4a4:	4b0b      	ldr	r3, [pc, #44]	; (800d4d4 <HAL_I2C_Mem_Read+0x230>)
 800d4a6:	400b      	ands	r3, r1
 800d4a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	2220      	movs	r2, #32
 800d4ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	e000      	b.n	800d4c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800d4c6:	2302      	movs	r3, #2
  }
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3718      	adds	r7, #24
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}
 800d4d0:	80002400 	.word	0x80002400
 800d4d4:	fe00e800 	.word	0xfe00e800

0800d4d8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b08a      	sub	sp, #40	; 0x28
 800d4dc:	af02      	add	r7, sp, #8
 800d4de:	60f8      	str	r0, [r7, #12]
 800d4e0:	607a      	str	r2, [r7, #4]
 800d4e2:	603b      	str	r3, [r7, #0]
 800d4e4:	460b      	mov	r3, r1
 800d4e6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	2b20      	cmp	r3, #32
 800d4f6:	f040 80f1 	bne.w	800d6dc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	699b      	ldr	r3, [r3, #24]
 800d500:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d508:	d101      	bne.n	800d50e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800d50a:	2302      	movs	r3, #2
 800d50c:	e0e7      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d514:	2b01      	cmp	r3, #1
 800d516:	d101      	bne.n	800d51c <HAL_I2C_IsDeviceReady+0x44>
 800d518:	2302      	movs	r3, #2
 800d51a:	e0e0      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2201      	movs	r2, #1
 800d520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2224      	movs	r2, #36	; 0x24
 800d528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	2200      	movs	r2, #0
 800d530:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	68db      	ldr	r3, [r3, #12]
 800d536:	2b01      	cmp	r3, #1
 800d538:	d107      	bne.n	800d54a <HAL_I2C_IsDeviceReady+0x72>
 800d53a:	897b      	ldrh	r3, [r7, #10]
 800d53c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d540:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d544:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d548:	e004      	b.n	800d554 <HAL_I2C_IsDeviceReady+0x7c>
 800d54a:	897b      	ldrh	r3, [r7, #10]
 800d54c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d550:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800d554:	68fa      	ldr	r2, [r7, #12]
 800d556:	6812      	ldr	r2, [r2, #0]
 800d558:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800d55a:	f7fd fd31 	bl	800afc0 <HAL_GetTick>
 800d55e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	699b      	ldr	r3, [r3, #24]
 800d566:	f003 0320 	and.w	r3, r3, #32
 800d56a:	2b20      	cmp	r3, #32
 800d56c:	bf0c      	ite	eq
 800d56e:	2301      	moveq	r3, #1
 800d570:	2300      	movne	r3, #0
 800d572:	b2db      	uxtb	r3, r3
 800d574:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	699b      	ldr	r3, [r3, #24]
 800d57c:	f003 0310 	and.w	r3, r3, #16
 800d580:	2b10      	cmp	r3, #16
 800d582:	bf0c      	ite	eq
 800d584:	2301      	moveq	r3, #1
 800d586:	2300      	movne	r3, #0
 800d588:	b2db      	uxtb	r3, r3
 800d58a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800d58c:	e034      	b.n	800d5f8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d594:	d01a      	beq.n	800d5cc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d596:	f7fd fd13 	bl	800afc0 <HAL_GetTick>
 800d59a:	4602      	mov	r2, r0
 800d59c:	69bb      	ldr	r3, [r7, #24]
 800d59e:	1ad3      	subs	r3, r2, r3
 800d5a0:	683a      	ldr	r2, [r7, #0]
 800d5a2:	429a      	cmp	r2, r3
 800d5a4:	d302      	bcc.n	800d5ac <HAL_I2C_IsDeviceReady+0xd4>
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d10f      	bne.n	800d5cc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2220      	movs	r2, #32
 800d5b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5b8:	f043 0220 	orr.w	r2, r3, #32
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	e088      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	699b      	ldr	r3, [r3, #24]
 800d5d2:	f003 0320 	and.w	r3, r3, #32
 800d5d6:	2b20      	cmp	r3, #32
 800d5d8:	bf0c      	ite	eq
 800d5da:	2301      	moveq	r3, #1
 800d5dc:	2300      	movne	r3, #0
 800d5de:	b2db      	uxtb	r3, r3
 800d5e0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	699b      	ldr	r3, [r3, #24]
 800d5e8:	f003 0310 	and.w	r3, r3, #16
 800d5ec:	2b10      	cmp	r3, #16
 800d5ee:	bf0c      	ite	eq
 800d5f0:	2301      	moveq	r3, #1
 800d5f2:	2300      	movne	r3, #0
 800d5f4:	b2db      	uxtb	r3, r3
 800d5f6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800d5f8:	7ffb      	ldrb	r3, [r7, #31]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d102      	bne.n	800d604 <HAL_I2C_IsDeviceReady+0x12c>
 800d5fe:	7fbb      	ldrb	r3, [r7, #30]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d0c4      	beq.n	800d58e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	699b      	ldr	r3, [r3, #24]
 800d60a:	f003 0310 	and.w	r3, r3, #16
 800d60e:	2b10      	cmp	r3, #16
 800d610:	d01a      	beq.n	800d648 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	9300      	str	r3, [sp, #0]
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	2200      	movs	r2, #0
 800d61a:	2120      	movs	r1, #32
 800d61c:	68f8      	ldr	r0, [r7, #12]
 800d61e:	f000 f93d 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d001      	beq.n	800d62c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800d628:	2301      	movs	r3, #1
 800d62a:	e058      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	2220      	movs	r2, #32
 800d632:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	2220      	movs	r2, #32
 800d638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2200      	movs	r2, #0
 800d640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800d644:	2300      	movs	r3, #0
 800d646:	e04a      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800d648:	69bb      	ldr	r3, [r7, #24]
 800d64a:	9300      	str	r3, [sp, #0]
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	2200      	movs	r2, #0
 800d650:	2120      	movs	r1, #32
 800d652:	68f8      	ldr	r0, [r7, #12]
 800d654:	f000 f922 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d658:	4603      	mov	r3, r0
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d001      	beq.n	800d662 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800d65e:	2301      	movs	r3, #1
 800d660:	e03d      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2210      	movs	r2, #16
 800d668:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	2220      	movs	r2, #32
 800d670:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	429a      	cmp	r2, r3
 800d678:	d118      	bne.n	800d6ac <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	685a      	ldr	r2, [r3, #4]
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d688:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	9300      	str	r3, [sp, #0]
 800d68e:	683b      	ldr	r3, [r7, #0]
 800d690:	2200      	movs	r2, #0
 800d692:	2120      	movs	r1, #32
 800d694:	68f8      	ldr	r0, [r7, #12]
 800d696:	f000 f901 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d69a:	4603      	mov	r3, r0
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d001      	beq.n	800d6a4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e01c      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2220      	movs	r2, #32
 800d6aa:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800d6b2:	697b      	ldr	r3, [r7, #20]
 800d6b4:	687a      	ldr	r2, [r7, #4]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	f63f af3b 	bhi.w	800d532 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2220      	movs	r2, #32
 800d6c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d6c8:	f043 0220 	orr.w	r2, r3, #32
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e000      	b.n	800d6de <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800d6dc:	2302      	movs	r3, #2
  }
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3720      	adds	r7, #32
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}

0800d6e6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800d6e6:	b480      	push	{r7}
 800d6e8:	b083      	sub	sp, #12
 800d6ea:	af00      	add	r7, sp, #0
 800d6ec:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d6f4:	b2db      	uxtb	r3, r3
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	370c      	adds	r7, #12
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
	...

0800d704 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b086      	sub	sp, #24
 800d708:	af02      	add	r7, sp, #8
 800d70a:	60f8      	str	r0, [r7, #12]
 800d70c:	4608      	mov	r0, r1
 800d70e:	4611      	mov	r1, r2
 800d710:	461a      	mov	r2, r3
 800d712:	4603      	mov	r3, r0
 800d714:	817b      	strh	r3, [r7, #10]
 800d716:	460b      	mov	r3, r1
 800d718:	813b      	strh	r3, [r7, #8]
 800d71a:	4613      	mov	r3, r2
 800d71c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800d71e:	88fb      	ldrh	r3, [r7, #6]
 800d720:	b2da      	uxtb	r2, r3
 800d722:	8979      	ldrh	r1, [r7, #10]
 800d724:	4b20      	ldr	r3, [pc, #128]	; (800d7a8 <I2C_RequestMemoryWrite+0xa4>)
 800d726:	9300      	str	r3, [sp, #0]
 800d728:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d72c:	68f8      	ldr	r0, [r7, #12]
 800d72e:	f000 fad7 	bl	800dce0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d732:	69fa      	ldr	r2, [r7, #28]
 800d734:	69b9      	ldr	r1, [r7, #24]
 800d736:	68f8      	ldr	r0, [r7, #12]
 800d738:	f000 f8f0 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800d73c:	4603      	mov	r3, r0
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d001      	beq.n	800d746 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800d742:	2301      	movs	r3, #1
 800d744:	e02c      	b.n	800d7a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d746:	88fb      	ldrh	r3, [r7, #6]
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d105      	bne.n	800d758 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d74c:	893b      	ldrh	r3, [r7, #8]
 800d74e:	b2da      	uxtb	r2, r3
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	629a      	str	r2, [r3, #40]	; 0x28
 800d756:	e015      	b.n	800d784 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d758:	893b      	ldrh	r3, [r7, #8]
 800d75a:	0a1b      	lsrs	r3, r3, #8
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	b2da      	uxtb	r2, r3
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d766:	69fa      	ldr	r2, [r7, #28]
 800d768:	69b9      	ldr	r1, [r7, #24]
 800d76a:	68f8      	ldr	r0, [r7, #12]
 800d76c:	f000 f8d6 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800d770:	4603      	mov	r3, r0
 800d772:	2b00      	cmp	r3, #0
 800d774:	d001      	beq.n	800d77a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800d776:	2301      	movs	r3, #1
 800d778:	e012      	b.n	800d7a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d77a:	893b      	ldrh	r3, [r7, #8]
 800d77c:	b2da      	uxtb	r2, r3
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800d784:	69fb      	ldr	r3, [r7, #28]
 800d786:	9300      	str	r3, [sp, #0]
 800d788:	69bb      	ldr	r3, [r7, #24]
 800d78a:	2200      	movs	r2, #0
 800d78c:	2180      	movs	r1, #128	; 0x80
 800d78e:	68f8      	ldr	r0, [r7, #12]
 800d790:	f000 f884 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d001      	beq.n	800d79e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800d79a:	2301      	movs	r3, #1
 800d79c:	e000      	b.n	800d7a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800d79e:	2300      	movs	r3, #0
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3710      	adds	r7, #16
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}
 800d7a8:	80002000 	.word	0x80002000

0800d7ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b086      	sub	sp, #24
 800d7b0:	af02      	add	r7, sp, #8
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	4608      	mov	r0, r1
 800d7b6:	4611      	mov	r1, r2
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	817b      	strh	r3, [r7, #10]
 800d7be:	460b      	mov	r3, r1
 800d7c0:	813b      	strh	r3, [r7, #8]
 800d7c2:	4613      	mov	r3, r2
 800d7c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d7c6:	88fb      	ldrh	r3, [r7, #6]
 800d7c8:	b2da      	uxtb	r2, r3
 800d7ca:	8979      	ldrh	r1, [r7, #10]
 800d7cc:	4b20      	ldr	r3, [pc, #128]	; (800d850 <I2C_RequestMemoryRead+0xa4>)
 800d7ce:	9300      	str	r3, [sp, #0]
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	68f8      	ldr	r0, [r7, #12]
 800d7d4:	f000 fa84 	bl	800dce0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d7d8:	69fa      	ldr	r2, [r7, #28]
 800d7da:	69b9      	ldr	r1, [r7, #24]
 800d7dc:	68f8      	ldr	r0, [r7, #12]
 800d7de:	f000 f89d 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d001      	beq.n	800d7ec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	e02c      	b.n	800d846 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d7ec:	88fb      	ldrh	r3, [r7, #6]
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d105      	bne.n	800d7fe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d7f2:	893b      	ldrh	r3, [r7, #8]
 800d7f4:	b2da      	uxtb	r2, r3
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	629a      	str	r2, [r3, #40]	; 0x28
 800d7fc:	e015      	b.n	800d82a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d7fe:	893b      	ldrh	r3, [r7, #8]
 800d800:	0a1b      	lsrs	r3, r3, #8
 800d802:	b29b      	uxth	r3, r3
 800d804:	b2da      	uxtb	r2, r3
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d80c:	69fa      	ldr	r2, [r7, #28]
 800d80e:	69b9      	ldr	r1, [r7, #24]
 800d810:	68f8      	ldr	r0, [r7, #12]
 800d812:	f000 f883 	bl	800d91c <I2C_WaitOnTXISFlagUntilTimeout>
 800d816:	4603      	mov	r3, r0
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d001      	beq.n	800d820 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800d81c:	2301      	movs	r3, #1
 800d81e:	e012      	b.n	800d846 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d820:	893b      	ldrh	r3, [r7, #8]
 800d822:	b2da      	uxtb	r2, r3
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800d82a:	69fb      	ldr	r3, [r7, #28]
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	69bb      	ldr	r3, [r7, #24]
 800d830:	2200      	movs	r2, #0
 800d832:	2140      	movs	r1, #64	; 0x40
 800d834:	68f8      	ldr	r0, [r7, #12]
 800d836:	f000 f831 	bl	800d89c <I2C_WaitOnFlagUntilTimeout>
 800d83a:	4603      	mov	r3, r0
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d001      	beq.n	800d844 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800d840:	2301      	movs	r3, #1
 800d842:	e000      	b.n	800d846 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800d844:	2300      	movs	r3, #0
}
 800d846:	4618      	mov	r0, r3
 800d848:	3710      	adds	r7, #16
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	80002000 	.word	0x80002000

0800d854 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d854:	b480      	push	{r7}
 800d856:	b083      	sub	sp, #12
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	699b      	ldr	r3, [r3, #24]
 800d862:	f003 0302 	and.w	r3, r3, #2
 800d866:	2b02      	cmp	r3, #2
 800d868:	d103      	bne.n	800d872 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	2200      	movs	r2, #0
 800d870:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	699b      	ldr	r3, [r3, #24]
 800d878:	f003 0301 	and.w	r3, r3, #1
 800d87c:	2b01      	cmp	r3, #1
 800d87e:	d007      	beq.n	800d890 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	699a      	ldr	r2, [r3, #24]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f042 0201 	orr.w	r2, r2, #1
 800d88e:	619a      	str	r2, [r3, #24]
  }
}
 800d890:	bf00      	nop
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b084      	sub	sp, #16
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	60b9      	str	r1, [r7, #8]
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d8ac:	e022      	b.n	800d8f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d8b4:	d01e      	beq.n	800d8f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d8b6:	f7fd fb83 	bl	800afc0 <HAL_GetTick>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	69bb      	ldr	r3, [r7, #24]
 800d8be:	1ad3      	subs	r3, r2, r3
 800d8c0:	683a      	ldr	r2, [r7, #0]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d302      	bcc.n	800d8cc <I2C_WaitOnFlagUntilTimeout+0x30>
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d113      	bne.n	800d8f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8d0:	f043 0220 	orr.w	r2, r3, #32
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	2220      	movs	r2, #32
 800d8dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e00f      	b.n	800d914 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	699a      	ldr	r2, [r3, #24]
 800d8fa:	68bb      	ldr	r3, [r7, #8]
 800d8fc:	4013      	ands	r3, r2
 800d8fe:	68ba      	ldr	r2, [r7, #8]
 800d900:	429a      	cmp	r2, r3
 800d902:	bf0c      	ite	eq
 800d904:	2301      	moveq	r3, #1
 800d906:	2300      	movne	r3, #0
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	461a      	mov	r2, r3
 800d90c:	79fb      	ldrb	r3, [r7, #7]
 800d90e:	429a      	cmp	r2, r3
 800d910:	d0cd      	beq.n	800d8ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d912:	2300      	movs	r3, #0
}
 800d914:	4618      	mov	r0, r3
 800d916:	3710      	adds	r7, #16
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd80      	pop	{r7, pc}

0800d91c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b084      	sub	sp, #16
 800d920:	af00      	add	r7, sp, #0
 800d922:	60f8      	str	r0, [r7, #12]
 800d924:	60b9      	str	r1, [r7, #8]
 800d926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d928:	e02c      	b.n	800d984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d92a:	687a      	ldr	r2, [r7, #4]
 800d92c:	68b9      	ldr	r1, [r7, #8]
 800d92e:	68f8      	ldr	r0, [r7, #12]
 800d930:	f000 f8ea 	bl	800db08 <I2C_IsErrorOccurred>
 800d934:	4603      	mov	r3, r0
 800d936:	2b00      	cmp	r3, #0
 800d938:	d001      	beq.n	800d93e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d93a:	2301      	movs	r3, #1
 800d93c:	e02a      	b.n	800d994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d944:	d01e      	beq.n	800d984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d946:	f7fd fb3b 	bl	800afc0 <HAL_GetTick>
 800d94a:	4602      	mov	r2, r0
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	1ad3      	subs	r3, r2, r3
 800d950:	68ba      	ldr	r2, [r7, #8]
 800d952:	429a      	cmp	r2, r3
 800d954:	d302      	bcc.n	800d95c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d113      	bne.n	800d984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d960:	f043 0220 	orr.w	r2, r3, #32
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	2220      	movs	r2, #32
 800d96c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	2200      	movs	r2, #0
 800d974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	2200      	movs	r2, #0
 800d97c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800d980:	2301      	movs	r3, #1
 800d982:	e007      	b.n	800d994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	699b      	ldr	r3, [r3, #24]
 800d98a:	f003 0302 	and.w	r3, r3, #2
 800d98e:	2b02      	cmp	r3, #2
 800d990:	d1cb      	bne.n	800d92a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d992:	2300      	movs	r3, #0
}
 800d994:	4618      	mov	r0, r3
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}

0800d99c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b084      	sub	sp, #16
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	60f8      	str	r0, [r7, #12]
 800d9a4:	60b9      	str	r1, [r7, #8]
 800d9a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d9a8:	e028      	b.n	800d9fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d9aa:	687a      	ldr	r2, [r7, #4]
 800d9ac:	68b9      	ldr	r1, [r7, #8]
 800d9ae:	68f8      	ldr	r0, [r7, #12]
 800d9b0:	f000 f8aa 	bl	800db08 <I2C_IsErrorOccurred>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d001      	beq.n	800d9be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e026      	b.n	800da0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d9be:	f7fd faff 	bl	800afc0 <HAL_GetTick>
 800d9c2:	4602      	mov	r2, r0
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	1ad3      	subs	r3, r2, r3
 800d9c8:	68ba      	ldr	r2, [r7, #8]
 800d9ca:	429a      	cmp	r2, r3
 800d9cc:	d302      	bcc.n	800d9d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d113      	bne.n	800d9fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9d8:	f043 0220 	orr.w	r2, r3, #32
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	2220      	movs	r2, #32
 800d9e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	e007      	b.n	800da0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	699b      	ldr	r3, [r3, #24]
 800da02:	f003 0320 	and.w	r3, r3, #32
 800da06:	2b20      	cmp	r3, #32
 800da08:	d1cf      	bne.n	800d9aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3710      	adds	r7, #16
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800da20:	e064      	b.n	800daec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800da22:	687a      	ldr	r2, [r7, #4]
 800da24:	68b9      	ldr	r1, [r7, #8]
 800da26:	68f8      	ldr	r0, [r7, #12]
 800da28:	f000 f86e 	bl	800db08 <I2C_IsErrorOccurred>
 800da2c:	4603      	mov	r3, r0
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d001      	beq.n	800da36 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800da32:	2301      	movs	r3, #1
 800da34:	e062      	b.n	800dafc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	699b      	ldr	r3, [r3, #24]
 800da3c:	f003 0320 	and.w	r3, r3, #32
 800da40:	2b20      	cmp	r3, #32
 800da42:	d138      	bne.n	800dab6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	699b      	ldr	r3, [r3, #24]
 800da4a:	f003 0304 	and.w	r3, r3, #4
 800da4e:	2b04      	cmp	r3, #4
 800da50:	d105      	bne.n	800da5e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800da5a:	2300      	movs	r3, #0
 800da5c:	e04e      	b.n	800dafc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	699b      	ldr	r3, [r3, #24]
 800da64:	f003 0310 	and.w	r3, r3, #16
 800da68:	2b10      	cmp	r3, #16
 800da6a:	d107      	bne.n	800da7c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	2210      	movs	r2, #16
 800da72:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	2204      	movs	r2, #4
 800da78:	645a      	str	r2, [r3, #68]	; 0x44
 800da7a:	e002      	b.n	800da82 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	2200      	movs	r2, #0
 800da80:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2220      	movs	r2, #32
 800da88:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	6859      	ldr	r1, [r3, #4]
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681a      	ldr	r2, [r3, #0]
 800da94:	4b1b      	ldr	r3, [pc, #108]	; (800db04 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800da96:	400b      	ands	r3, r1
 800da98:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	2220      	movs	r2, #32
 800da9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	2200      	movs	r2, #0
 800daa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2200      	movs	r2, #0
 800daae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800dab2:	2301      	movs	r3, #1
 800dab4:	e022      	b.n	800dafc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dab6:	f7fd fa83 	bl	800afc0 <HAL_GetTick>
 800daba:	4602      	mov	r2, r0
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	1ad3      	subs	r3, r2, r3
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	429a      	cmp	r2, r3
 800dac4:	d302      	bcc.n	800dacc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800dac6:	68bb      	ldr	r3, [r7, #8]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d10f      	bne.n	800daec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dad0:	f043 0220 	orr.w	r2, r3, #32
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	2220      	movs	r2, #32
 800dadc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	2200      	movs	r2, #0
 800dae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800dae8:	2301      	movs	r3, #1
 800daea:	e007      	b.n	800dafc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	699b      	ldr	r3, [r3, #24]
 800daf2:	f003 0304 	and.w	r3, r3, #4
 800daf6:	2b04      	cmp	r3, #4
 800daf8:	d193      	bne.n	800da22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800dafa:	2300      	movs	r3, #0
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	3710      	adds	r7, #16
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}
 800db04:	fe00e800 	.word	0xfe00e800

0800db08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b08a      	sub	sp, #40	; 0x28
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	60f8      	str	r0, [r7, #12]
 800db10:	60b9      	str	r1, [r7, #8]
 800db12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	699b      	ldr	r3, [r3, #24]
 800db20:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800db22:	2300      	movs	r3, #0
 800db24:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800db2a:	69bb      	ldr	r3, [r7, #24]
 800db2c:	f003 0310 	and.w	r3, r3, #16
 800db30:	2b00      	cmp	r3, #0
 800db32:	d075      	beq.n	800dc20 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	2210      	movs	r2, #16
 800db3a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800db3c:	e056      	b.n	800dbec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800db44:	d052      	beq.n	800dbec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800db46:	f7fd fa3b 	bl	800afc0 <HAL_GetTick>
 800db4a:	4602      	mov	r2, r0
 800db4c:	69fb      	ldr	r3, [r7, #28]
 800db4e:	1ad3      	subs	r3, r2, r3
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	429a      	cmp	r2, r3
 800db54:	d302      	bcc.n	800db5c <I2C_IsErrorOccurred+0x54>
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d147      	bne.n	800dbec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	685b      	ldr	r3, [r3, #4]
 800db62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800db66:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800db6e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	699b      	ldr	r3, [r3, #24]
 800db76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800db7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db7e:	d12e      	bne.n	800dbde <I2C_IsErrorOccurred+0xd6>
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800db86:	d02a      	beq.n	800dbde <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800db88:	7cfb      	ldrb	r3, [r7, #19]
 800db8a:	2b20      	cmp	r3, #32
 800db8c:	d027      	beq.n	800dbde <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	685a      	ldr	r2, [r3, #4]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800db9c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800db9e:	f7fd fa0f 	bl	800afc0 <HAL_GetTick>
 800dba2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dba4:	e01b      	b.n	800dbde <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800dba6:	f7fd fa0b 	bl	800afc0 <HAL_GetTick>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	1ad3      	subs	r3, r2, r3
 800dbb0:	2b19      	cmp	r3, #25
 800dbb2:	d914      	bls.n	800dbde <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbb8:	f043 0220 	orr.w	r2, r3, #32
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2220      	movs	r2, #32
 800dbc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800dbd8:	2301      	movs	r3, #1
 800dbda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	699b      	ldr	r3, [r3, #24]
 800dbe4:	f003 0320 	and.w	r3, r3, #32
 800dbe8:	2b20      	cmp	r3, #32
 800dbea:	d1dc      	bne.n	800dba6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	699b      	ldr	r3, [r3, #24]
 800dbf2:	f003 0320 	and.w	r3, r3, #32
 800dbf6:	2b20      	cmp	r3, #32
 800dbf8:	d003      	beq.n	800dc02 <I2C_IsErrorOccurred+0xfa>
 800dbfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d09d      	beq.n	800db3e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800dc02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d103      	bne.n	800dc12 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	2220      	movs	r2, #32
 800dc10:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800dc12:	6a3b      	ldr	r3, [r7, #32]
 800dc14:	f043 0304 	orr.w	r3, r3, #4
 800dc18:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800dc28:	69bb      	ldr	r3, [r7, #24]
 800dc2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d00b      	beq.n	800dc4a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800dc32:	6a3b      	ldr	r3, [r7, #32]
 800dc34:	f043 0301 	orr.w	r3, r3, #1
 800dc38:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dc42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc44:	2301      	movs	r3, #1
 800dc46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800dc4a:	69bb      	ldr	r3, [r7, #24]
 800dc4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d00b      	beq.n	800dc6c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800dc54:	6a3b      	ldr	r3, [r7, #32]
 800dc56:	f043 0308 	orr.w	r3, r3, #8
 800dc5a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800dc64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc66:	2301      	movs	r3, #1
 800dc68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d00b      	beq.n	800dc8e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800dc76:	6a3b      	ldr	r3, [r7, #32]
 800dc78:	f043 0302 	orr.w	r3, r3, #2
 800dc7c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dc86:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800dc88:	2301      	movs	r3, #1
 800dc8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800dc8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d01c      	beq.n	800dcd0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800dc96:	68f8      	ldr	r0, [r7, #12]
 800dc98:	f7ff fddc 	bl	800d854 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	6859      	ldr	r1, [r3, #4]
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681a      	ldr	r2, [r3, #0]
 800dca6:	4b0d      	ldr	r3, [pc, #52]	; (800dcdc <I2C_IsErrorOccurred+0x1d4>)
 800dca8:	400b      	ands	r3, r1
 800dcaa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dcb0:	6a3b      	ldr	r3, [r7, #32]
 800dcb2:	431a      	orrs	r2, r3
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2220      	movs	r2, #32
 800dcbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	2200      	movs	r2, #0
 800dccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800dcd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3728      	adds	r7, #40	; 0x28
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	fe00e800 	.word	0xfe00e800

0800dce0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b087      	sub	sp, #28
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	607b      	str	r3, [r7, #4]
 800dcea:	460b      	mov	r3, r1
 800dcec:	817b      	strh	r3, [r7, #10]
 800dcee:	4613      	mov	r3, r2
 800dcf0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dcf2:	897b      	ldrh	r3, [r7, #10]
 800dcf4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dcf8:	7a7b      	ldrb	r3, [r7, #9]
 800dcfa:	041b      	lsls	r3, r3, #16
 800dcfc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dd00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dd06:	6a3b      	ldr	r3, [r7, #32]
 800dd08:	4313      	orrs	r3, r2
 800dd0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	685a      	ldr	r2, [r3, #4]
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	0d5b      	lsrs	r3, r3, #21
 800dd1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800dd1e:	4b08      	ldr	r3, [pc, #32]	; (800dd40 <I2C_TransferConfig+0x60>)
 800dd20:	430b      	orrs	r3, r1
 800dd22:	43db      	mvns	r3, r3
 800dd24:	ea02 0103 	and.w	r1, r2, r3
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	697a      	ldr	r2, [r7, #20]
 800dd2e:	430a      	orrs	r2, r1
 800dd30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800dd32:	bf00      	nop
 800dd34:	371c      	adds	r7, #28
 800dd36:	46bd      	mov	sp, r7
 800dd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3c:	4770      	bx	lr
 800dd3e:	bf00      	nop
 800dd40:	03ff63ff 	.word	0x03ff63ff

0800dd44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b083      	sub	sp, #12
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	2b20      	cmp	r3, #32
 800dd58:	d138      	bne.n	800ddcc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	d101      	bne.n	800dd68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800dd64:	2302      	movs	r3, #2
 800dd66:	e032      	b.n	800ddce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2201      	movs	r2, #1
 800dd6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2224      	movs	r2, #36	; 0x24
 800dd74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	681a      	ldr	r2, [r3, #0]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f022 0201 	bic.w	r2, r2, #1
 800dd86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	681a      	ldr	r2, [r3, #0]
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dd96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	6819      	ldr	r1, [r3, #0]
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	683a      	ldr	r2, [r7, #0]
 800dda4:	430a      	orrs	r2, r1
 800dda6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	681a      	ldr	r2, [r3, #0]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f042 0201 	orr.w	r2, r2, #1
 800ddb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2220      	movs	r2, #32
 800ddbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	e000      	b.n	800ddce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ddcc:	2302      	movs	r3, #2
  }
}
 800ddce:	4618      	mov	r0, r3
 800ddd0:	370c      	adds	r7, #12
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd8:	4770      	bx	lr

0800ddda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ddda:	b480      	push	{r7}
 800dddc:	b085      	sub	sp, #20
 800ddde:	af00      	add	r7, sp, #0
 800dde0:	6078      	str	r0, [r7, #4]
 800dde2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ddea:	b2db      	uxtb	r3, r3
 800ddec:	2b20      	cmp	r3, #32
 800ddee:	d139      	bne.n	800de64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ddf6:	2b01      	cmp	r3, #1
 800ddf8:	d101      	bne.n	800ddfe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ddfa:	2302      	movs	r3, #2
 800ddfc:	e033      	b.n	800de66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2201      	movs	r2, #1
 800de02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2224      	movs	r2, #36	; 0x24
 800de0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	681a      	ldr	r2, [r3, #0]
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f022 0201 	bic.w	r2, r2, #1
 800de1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800de2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	021b      	lsls	r3, r3, #8
 800de32:	68fa      	ldr	r2, [r7, #12]
 800de34:	4313      	orrs	r3, r2
 800de36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	68fa      	ldr	r2, [r7, #12]
 800de3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	681a      	ldr	r2, [r3, #0]
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	f042 0201 	orr.w	r2, r2, #1
 800de4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2220      	movs	r2, #32
 800de54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	2200      	movs	r2, #0
 800de5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800de60:	2300      	movs	r3, #0
 800de62:	e000      	b.n	800de66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800de64:	2302      	movs	r3, #2
  }
}
 800de66:	4618      	mov	r0, r3
 800de68:	3714      	adds	r7, #20
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr

0800de72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800de72:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de74:	b08f      	sub	sp, #60	; 0x3c
 800de76:	af0a      	add	r7, sp, #40	; 0x28
 800de78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d101      	bne.n	800de84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800de80:	2301      	movs	r3, #1
 800de82:	e116      	b.n	800e0b2 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800de90:	b2db      	uxtb	r3, r3
 800de92:	2b00      	cmp	r3, #0
 800de94:	d106      	bne.n	800dea4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	2200      	movs	r2, #0
 800de9a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f00a f9e0 	bl	8018264 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2203      	movs	r2, #3
 800dea8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800deb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d102      	bne.n	800debe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2200      	movs	r2, #0
 800debc:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	4618      	mov	r0, r3
 800dec4:	f007 f8ef 	bl	80150a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	603b      	str	r3, [r7, #0]
 800dece:	687e      	ldr	r6, [r7, #4]
 800ded0:	466d      	mov	r5, sp
 800ded2:	f106 0410 	add.w	r4, r6, #16
 800ded6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ded8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800deda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dedc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800dede:	e894 0003 	ldmia.w	r4, {r0, r1}
 800dee2:	e885 0003 	stmia.w	r5, {r0, r1}
 800dee6:	1d33      	adds	r3, r6, #4
 800dee8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800deea:	6838      	ldr	r0, [r7, #0]
 800deec:	f007 f802 	bl	8014ef4 <USB_CoreInit>
 800def0:	4603      	mov	r3, r0
 800def2:	2b00      	cmp	r3, #0
 800def4:	d005      	beq.n	800df02 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2202      	movs	r2, #2
 800defa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800defe:	2301      	movs	r3, #1
 800df00:	e0d7      	b.n	800e0b2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	2100      	movs	r1, #0
 800df08:	4618      	mov	r0, r3
 800df0a:	f007 f8dd 	bl	80150c8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df0e:	2300      	movs	r3, #0
 800df10:	73fb      	strb	r3, [r7, #15]
 800df12:	e04a      	b.n	800dfaa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800df14:	7bfa      	ldrb	r2, [r7, #15]
 800df16:	6879      	ldr	r1, [r7, #4]
 800df18:	4613      	mov	r3, r2
 800df1a:	00db      	lsls	r3, r3, #3
 800df1c:	4413      	add	r3, r2
 800df1e:	009b      	lsls	r3, r3, #2
 800df20:	440b      	add	r3, r1
 800df22:	333d      	adds	r3, #61	; 0x3d
 800df24:	2201      	movs	r2, #1
 800df26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800df28:	7bfa      	ldrb	r2, [r7, #15]
 800df2a:	6879      	ldr	r1, [r7, #4]
 800df2c:	4613      	mov	r3, r2
 800df2e:	00db      	lsls	r3, r3, #3
 800df30:	4413      	add	r3, r2
 800df32:	009b      	lsls	r3, r3, #2
 800df34:	440b      	add	r3, r1
 800df36:	333c      	adds	r3, #60	; 0x3c
 800df38:	7bfa      	ldrb	r2, [r7, #15]
 800df3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800df3c:	7bfa      	ldrb	r2, [r7, #15]
 800df3e:	7bfb      	ldrb	r3, [r7, #15]
 800df40:	b298      	uxth	r0, r3
 800df42:	6879      	ldr	r1, [r7, #4]
 800df44:	4613      	mov	r3, r2
 800df46:	00db      	lsls	r3, r3, #3
 800df48:	4413      	add	r3, r2
 800df4a:	009b      	lsls	r3, r3, #2
 800df4c:	440b      	add	r3, r1
 800df4e:	3344      	adds	r3, #68	; 0x44
 800df50:	4602      	mov	r2, r0
 800df52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800df54:	7bfa      	ldrb	r2, [r7, #15]
 800df56:	6879      	ldr	r1, [r7, #4]
 800df58:	4613      	mov	r3, r2
 800df5a:	00db      	lsls	r3, r3, #3
 800df5c:	4413      	add	r3, r2
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	440b      	add	r3, r1
 800df62:	3340      	adds	r3, #64	; 0x40
 800df64:	2200      	movs	r2, #0
 800df66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800df68:	7bfa      	ldrb	r2, [r7, #15]
 800df6a:	6879      	ldr	r1, [r7, #4]
 800df6c:	4613      	mov	r3, r2
 800df6e:	00db      	lsls	r3, r3, #3
 800df70:	4413      	add	r3, r2
 800df72:	009b      	lsls	r3, r3, #2
 800df74:	440b      	add	r3, r1
 800df76:	3348      	adds	r3, #72	; 0x48
 800df78:	2200      	movs	r2, #0
 800df7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800df7c:	7bfa      	ldrb	r2, [r7, #15]
 800df7e:	6879      	ldr	r1, [r7, #4]
 800df80:	4613      	mov	r3, r2
 800df82:	00db      	lsls	r3, r3, #3
 800df84:	4413      	add	r3, r2
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	440b      	add	r3, r1
 800df8a:	334c      	adds	r3, #76	; 0x4c
 800df8c:	2200      	movs	r2, #0
 800df8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800df90:	7bfa      	ldrb	r2, [r7, #15]
 800df92:	6879      	ldr	r1, [r7, #4]
 800df94:	4613      	mov	r3, r2
 800df96:	00db      	lsls	r3, r3, #3
 800df98:	4413      	add	r3, r2
 800df9a:	009b      	lsls	r3, r3, #2
 800df9c:	440b      	add	r3, r1
 800df9e:	3354      	adds	r3, #84	; 0x54
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800dfa4:	7bfb      	ldrb	r3, [r7, #15]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	73fb      	strb	r3, [r7, #15]
 800dfaa:	7bfa      	ldrb	r2, [r7, #15]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	685b      	ldr	r3, [r3, #4]
 800dfb0:	429a      	cmp	r2, r3
 800dfb2:	d3af      	bcc.n	800df14 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	73fb      	strb	r3, [r7, #15]
 800dfb8:	e044      	b.n	800e044 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800dfba:	7bfa      	ldrb	r2, [r7, #15]
 800dfbc:	6879      	ldr	r1, [r7, #4]
 800dfbe:	4613      	mov	r3, r2
 800dfc0:	00db      	lsls	r3, r3, #3
 800dfc2:	4413      	add	r3, r2
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	440b      	add	r3, r1
 800dfc8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800dfcc:	2200      	movs	r2, #0
 800dfce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800dfd0:	7bfa      	ldrb	r2, [r7, #15]
 800dfd2:	6879      	ldr	r1, [r7, #4]
 800dfd4:	4613      	mov	r3, r2
 800dfd6:	00db      	lsls	r3, r3, #3
 800dfd8:	4413      	add	r3, r2
 800dfda:	009b      	lsls	r3, r3, #2
 800dfdc:	440b      	add	r3, r1
 800dfde:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800dfe2:	7bfa      	ldrb	r2, [r7, #15]
 800dfe4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800dfe6:	7bfa      	ldrb	r2, [r7, #15]
 800dfe8:	6879      	ldr	r1, [r7, #4]
 800dfea:	4613      	mov	r3, r2
 800dfec:	00db      	lsls	r3, r3, #3
 800dfee:	4413      	add	r3, r2
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	440b      	add	r3, r1
 800dff4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800dff8:	2200      	movs	r2, #0
 800dffa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800dffc:	7bfa      	ldrb	r2, [r7, #15]
 800dffe:	6879      	ldr	r1, [r7, #4]
 800e000:	4613      	mov	r3, r2
 800e002:	00db      	lsls	r3, r3, #3
 800e004:	4413      	add	r3, r2
 800e006:	009b      	lsls	r3, r3, #2
 800e008:	440b      	add	r3, r1
 800e00a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800e00e:	2200      	movs	r2, #0
 800e010:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800e012:	7bfa      	ldrb	r2, [r7, #15]
 800e014:	6879      	ldr	r1, [r7, #4]
 800e016:	4613      	mov	r3, r2
 800e018:	00db      	lsls	r3, r3, #3
 800e01a:	4413      	add	r3, r2
 800e01c:	009b      	lsls	r3, r3, #2
 800e01e:	440b      	add	r3, r1
 800e020:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e024:	2200      	movs	r2, #0
 800e026:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800e028:	7bfa      	ldrb	r2, [r7, #15]
 800e02a:	6879      	ldr	r1, [r7, #4]
 800e02c:	4613      	mov	r3, r2
 800e02e:	00db      	lsls	r3, r3, #3
 800e030:	4413      	add	r3, r2
 800e032:	009b      	lsls	r3, r3, #2
 800e034:	440b      	add	r3, r1
 800e036:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800e03a:	2200      	movs	r2, #0
 800e03c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e03e:	7bfb      	ldrb	r3, [r7, #15]
 800e040:	3301      	adds	r3, #1
 800e042:	73fb      	strb	r3, [r7, #15]
 800e044:	7bfa      	ldrb	r2, [r7, #15]
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	685b      	ldr	r3, [r3, #4]
 800e04a:	429a      	cmp	r2, r3
 800e04c:	d3b5      	bcc.n	800dfba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	603b      	str	r3, [r7, #0]
 800e054:	687e      	ldr	r6, [r7, #4]
 800e056:	466d      	mov	r5, sp
 800e058:	f106 0410 	add.w	r4, r6, #16
 800e05c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e05e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e062:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e064:	e894 0003 	ldmia.w	r4, {r0, r1}
 800e068:	e885 0003 	stmia.w	r5, {r0, r1}
 800e06c:	1d33      	adds	r3, r6, #4
 800e06e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e070:	6838      	ldr	r0, [r7, #0]
 800e072:	f007 f875 	bl	8015160 <USB_DevInit>
 800e076:	4603      	mov	r3, r0
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d005      	beq.n	800e088 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2202      	movs	r2, #2
 800e080:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800e084:	2301      	movs	r3, #1
 800e086:	e014      	b.n	800e0b2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2200      	movs	r2, #0
 800e08c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2201      	movs	r2, #1
 800e094:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d102      	bne.n	800e0a6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f001 f881 	bl	800f1a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f008 f8fd 	bl	80162aa <USB_DevDisconnect>

  return HAL_OK;
 800e0b0:	2300      	movs	r3, #0
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3714      	adds	r7, #20
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e0ba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800e0ba:	b580      	push	{r7, lr}
 800e0bc:	b084      	sub	sp, #16
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	d101      	bne.n	800e0d6 <HAL_PCD_Start+0x1c>
 800e0d2:	2302      	movs	r3, #2
 800e0d4:	e01c      	b.n	800e110 <HAL_PCD_Start+0x56>
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	2201      	movs	r2, #1
 800e0da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0e2:	2b01      	cmp	r3, #1
 800e0e4:	d105      	bne.n	800e0f2 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f006 ffc4 	bl	8015084 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4618      	mov	r0, r3
 800e102:	f008 f8b1 	bl	8016268 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2200      	movs	r2, #0
 800e10a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800e10e:	2300      	movs	r3, #0
}
 800e110:	4618      	mov	r0, r3
 800e112:	3710      	adds	r7, #16
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}

0800e118 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800e118:	b590      	push	{r4, r7, lr}
 800e11a:	b08d      	sub	sp, #52	; 0x34
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e126:	6a3b      	ldr	r3, [r7, #32]
 800e128:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	4618      	mov	r0, r3
 800e130:	f008 f96f 	bl	8016412 <USB_GetMode>
 800e134:	4603      	mov	r3, r0
 800e136:	2b00      	cmp	r3, #0
 800e138:	f040 847e 	bne.w	800ea38 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	4618      	mov	r0, r3
 800e142:	f008 f8d3 	bl	80162ec <USB_ReadInterrupts>
 800e146:	4603      	mov	r3, r0
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f000 8474 	beq.w	800ea36 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800e14e:	69fb      	ldr	r3, [r7, #28]
 800e150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	0a1b      	lsrs	r3, r3, #8
 800e158:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	4618      	mov	r0, r3
 800e168:	f008 f8c0 	bl	80162ec <USB_ReadInterrupts>
 800e16c:	4603      	mov	r3, r0
 800e16e:	f003 0302 	and.w	r3, r3, #2
 800e172:	2b02      	cmp	r3, #2
 800e174:	d107      	bne.n	800e186 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	695a      	ldr	r2, [r3, #20]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f002 0202 	and.w	r2, r2, #2
 800e184:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4618      	mov	r0, r3
 800e18c:	f008 f8ae 	bl	80162ec <USB_ReadInterrupts>
 800e190:	4603      	mov	r3, r0
 800e192:	f003 0310 	and.w	r3, r3, #16
 800e196:	2b10      	cmp	r3, #16
 800e198:	d161      	bne.n	800e25e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	699a      	ldr	r2, [r3, #24]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f022 0210 	bic.w	r2, r2, #16
 800e1a8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	6a1b      	ldr	r3, [r3, #32]
 800e1ae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800e1b0:	69bb      	ldr	r3, [r7, #24]
 800e1b2:	f003 020f 	and.w	r2, r3, #15
 800e1b6:	4613      	mov	r3, r2
 800e1b8:	00db      	lsls	r3, r3, #3
 800e1ba:	4413      	add	r3, r2
 800e1bc:	009b      	lsls	r3, r3, #2
 800e1be:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	3304      	adds	r3, #4
 800e1c8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800e1ca:	69bb      	ldr	r3, [r7, #24]
 800e1cc:	0c5b      	lsrs	r3, r3, #17
 800e1ce:	f003 030f 	and.w	r3, r3, #15
 800e1d2:	2b02      	cmp	r3, #2
 800e1d4:	d124      	bne.n	800e220 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800e1d6:	69ba      	ldr	r2, [r7, #24]
 800e1d8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e1dc:	4013      	ands	r3, r2
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d035      	beq.n	800e24e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800e1e2:	697b      	ldr	r3, [r7, #20]
 800e1e4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	091b      	lsrs	r3, r3, #4
 800e1ea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800e1ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e1f0:	b29b      	uxth	r3, r3
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	6a38      	ldr	r0, [r7, #32]
 800e1f6:	f007 fee5 	bl	8015fc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	691a      	ldr	r2, [r3, #16]
 800e1fe:	69bb      	ldr	r3, [r7, #24]
 800e200:	091b      	lsrs	r3, r3, #4
 800e202:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e206:	441a      	add	r2, r3
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	6a1a      	ldr	r2, [r3, #32]
 800e210:	69bb      	ldr	r3, [r7, #24]
 800e212:	091b      	lsrs	r3, r3, #4
 800e214:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e218:	441a      	add	r2, r3
 800e21a:	697b      	ldr	r3, [r7, #20]
 800e21c:	621a      	str	r2, [r3, #32]
 800e21e:	e016      	b.n	800e24e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800e220:	69bb      	ldr	r3, [r7, #24]
 800e222:	0c5b      	lsrs	r3, r3, #17
 800e224:	f003 030f 	and.w	r3, r3, #15
 800e228:	2b06      	cmp	r3, #6
 800e22a:	d110      	bne.n	800e24e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e232:	2208      	movs	r2, #8
 800e234:	4619      	mov	r1, r3
 800e236:	6a38      	ldr	r0, [r7, #32]
 800e238:	f007 fec4 	bl	8015fc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	6a1a      	ldr	r2, [r3, #32]
 800e240:	69bb      	ldr	r3, [r7, #24]
 800e242:	091b      	lsrs	r3, r3, #4
 800e244:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e248:	441a      	add	r2, r3
 800e24a:	697b      	ldr	r3, [r7, #20]
 800e24c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	699a      	ldr	r2, [r3, #24]
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	f042 0210 	orr.w	r2, r2, #16
 800e25c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	4618      	mov	r0, r3
 800e264:	f008 f842 	bl	80162ec <USB_ReadInterrupts>
 800e268:	4603      	mov	r3, r0
 800e26a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e26e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e272:	f040 80a7 	bne.w	800e3c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800e276:	2300      	movs	r3, #0
 800e278:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	4618      	mov	r0, r3
 800e280:	f008 f847 	bl	8016312 <USB_ReadDevAllOutEpInterrupt>
 800e284:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800e286:	e099      	b.n	800e3bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800e288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e28a:	f003 0301 	and.w	r3, r3, #1
 800e28e:	2b00      	cmp	r3, #0
 800e290:	f000 808e 	beq.w	800e3b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e29a:	b2d2      	uxtb	r2, r2
 800e29c:	4611      	mov	r1, r2
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f008 f86b 	bl	801637a <USB_ReadDevOutEPInterrupt>
 800e2a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	f003 0301 	and.w	r3, r3, #1
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d00c      	beq.n	800e2ca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800e2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b2:	015a      	lsls	r2, r3, #5
 800e2b4:	69fb      	ldr	r3, [r7, #28]
 800e2b6:	4413      	add	r3, r2
 800e2b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2bc:	461a      	mov	r2, r3
 800e2be:	2301      	movs	r3, #1
 800e2c0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800e2c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f000 fe95 	bl	800eff4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	f003 0308 	and.w	r3, r3, #8
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d00c      	beq.n	800e2ee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800e2d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d6:	015a      	lsls	r2, r3, #5
 800e2d8:	69fb      	ldr	r3, [r7, #28]
 800e2da:	4413      	add	r3, r2
 800e2dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2e0:	461a      	mov	r2, r3
 800e2e2:	2308      	movs	r3, #8
 800e2e4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800e2e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f000 fed1 	bl	800f090 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800e2ee:	693b      	ldr	r3, [r7, #16]
 800e2f0:	f003 0310 	and.w	r3, r3, #16
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d008      	beq.n	800e30a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800e2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2fa:	015a      	lsls	r2, r3, #5
 800e2fc:	69fb      	ldr	r3, [r7, #28]
 800e2fe:	4413      	add	r3, r2
 800e300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e304:	461a      	mov	r2, r3
 800e306:	2310      	movs	r3, #16
 800e308:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	f003 0302 	and.w	r3, r3, #2
 800e310:	2b00      	cmp	r3, #0
 800e312:	d030      	beq.n	800e376 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800e314:	6a3b      	ldr	r3, [r7, #32]
 800e316:	695b      	ldr	r3, [r3, #20]
 800e318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e31c:	2b80      	cmp	r3, #128	; 0x80
 800e31e:	d109      	bne.n	800e334 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800e320:	69fb      	ldr	r3, [r7, #28]
 800e322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e326:	685b      	ldr	r3, [r3, #4]
 800e328:	69fa      	ldr	r2, [r7, #28]
 800e32a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e32e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e332:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800e334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e336:	4613      	mov	r3, r2
 800e338:	00db      	lsls	r3, r3, #3
 800e33a:	4413      	add	r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800e342:	687a      	ldr	r2, [r7, #4]
 800e344:	4413      	add	r3, r2
 800e346:	3304      	adds	r3, #4
 800e348:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	78db      	ldrb	r3, [r3, #3]
 800e34e:	2b01      	cmp	r3, #1
 800e350:	d108      	bne.n	800e364 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	2200      	movs	r2, #0
 800e356:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800e358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	4619      	mov	r1, r3
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f00a f8a8 	bl	80184b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800e364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e366:	015a      	lsls	r2, r3, #5
 800e368:	69fb      	ldr	r3, [r7, #28]
 800e36a:	4413      	add	r3, r2
 800e36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e370:	461a      	mov	r2, r3
 800e372:	2302      	movs	r3, #2
 800e374:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	f003 0320 	and.w	r3, r3, #32
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d008      	beq.n	800e392 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800e380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e382:	015a      	lsls	r2, r3, #5
 800e384:	69fb      	ldr	r3, [r7, #28]
 800e386:	4413      	add	r3, r2
 800e388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e38c:	461a      	mov	r2, r3
 800e38e:	2320      	movs	r3, #32
 800e390:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800e392:	693b      	ldr	r3, [r7, #16]
 800e394:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d009      	beq.n	800e3b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800e39c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e39e:	015a      	lsls	r2, r3, #5
 800e3a0:	69fb      	ldr	r3, [r7, #28]
 800e3a2:	4413      	add	r3, r2
 800e3a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e3a8:	461a      	mov	r2, r3
 800e3aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e3ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800e3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3b2:	3301      	adds	r3, #1
 800e3b4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3b8:	085b      	lsrs	r3, r3, #1
 800e3ba:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800e3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	f47f af62 	bne.w	800e288 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f007 ff8f 	bl	80162ec <USB_ReadInterrupts>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e3d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e3d8:	f040 80a4 	bne.w	800e524 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f007 ffb0 	bl	8016346 <USB_ReadDevAllInEpInterrupt>
 800e3e6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800e3ec:	e096      	b.n	800e51c <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800e3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f0:	f003 0301 	and.w	r3, r3, #1
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	f000 808b 	beq.w	800e510 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e400:	b2d2      	uxtb	r2, r2
 800e402:	4611      	mov	r1, r2
 800e404:	4618      	mov	r0, r3
 800e406:	f007 ffd6 	bl	80163b6 <USB_ReadDevInEPInterrupt>
 800e40a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800e40c:	693b      	ldr	r3, [r7, #16]
 800e40e:	f003 0301 	and.w	r3, r3, #1
 800e412:	2b00      	cmp	r3, #0
 800e414:	d020      	beq.n	800e458 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800e416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e418:	f003 030f 	and.w	r3, r3, #15
 800e41c:	2201      	movs	r2, #1
 800e41e:	fa02 f303 	lsl.w	r3, r2, r3
 800e422:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e424:	69fb      	ldr	r3, [r7, #28]
 800e426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e42a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	43db      	mvns	r3, r3
 800e430:	69f9      	ldr	r1, [r7, #28]
 800e432:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e436:	4013      	ands	r3, r2
 800e438:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800e43a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e43c:	015a      	lsls	r2, r3, #5
 800e43e:	69fb      	ldr	r3, [r7, #28]
 800e440:	4413      	add	r3, r2
 800e442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e446:	461a      	mov	r2, r3
 800e448:	2301      	movs	r3, #1
 800e44a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800e44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e44e:	b2db      	uxtb	r3, r3
 800e450:	4619      	mov	r1, r3
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f009 ff99 	bl	801838a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800e458:	693b      	ldr	r3, [r7, #16]
 800e45a:	f003 0308 	and.w	r3, r3, #8
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d008      	beq.n	800e474 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800e462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e464:	015a      	lsls	r2, r3, #5
 800e466:	69fb      	ldr	r3, [r7, #28]
 800e468:	4413      	add	r3, r2
 800e46a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e46e:	461a      	mov	r2, r3
 800e470:	2308      	movs	r3, #8
 800e472:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800e474:	693b      	ldr	r3, [r7, #16]
 800e476:	f003 0310 	and.w	r3, r3, #16
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d008      	beq.n	800e490 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800e47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e480:	015a      	lsls	r2, r3, #5
 800e482:	69fb      	ldr	r3, [r7, #28]
 800e484:	4413      	add	r3, r2
 800e486:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e48a:	461a      	mov	r2, r3
 800e48c:	2310      	movs	r3, #16
 800e48e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800e490:	693b      	ldr	r3, [r7, #16]
 800e492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e496:	2b00      	cmp	r3, #0
 800e498:	d008      	beq.n	800e4ac <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800e49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e49c:	015a      	lsls	r2, r3, #5
 800e49e:	69fb      	ldr	r3, [r7, #28]
 800e4a0:	4413      	add	r3, r2
 800e4a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	2340      	movs	r3, #64	; 0x40
 800e4aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800e4ac:	693b      	ldr	r3, [r7, #16]
 800e4ae:	f003 0302 	and.w	r3, r3, #2
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d023      	beq.n	800e4fe <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800e4b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e4b8:	6a38      	ldr	r0, [r7, #32]
 800e4ba:	f006 ff9d 	bl	80153f8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800e4be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	00db      	lsls	r3, r3, #3
 800e4c4:	4413      	add	r3, r2
 800e4c6:	009b      	lsls	r3, r3, #2
 800e4c8:	3338      	adds	r3, #56	; 0x38
 800e4ca:	687a      	ldr	r2, [r7, #4]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	3304      	adds	r3, #4
 800e4d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	78db      	ldrb	r3, [r3, #3]
 800e4d6:	2b01      	cmp	r3, #1
 800e4d8:	d108      	bne.n	800e4ec <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800e4da:	697b      	ldr	r3, [r7, #20]
 800e4dc:	2200      	movs	r2, #0
 800e4de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800e4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e2:	b2db      	uxtb	r3, r3
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f009 fff6 	bl	80184d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800e4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ee:	015a      	lsls	r2, r3, #5
 800e4f0:	69fb      	ldr	r3, [r7, #28]
 800e4f2:	4413      	add	r3, r2
 800e4f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	2302      	movs	r3, #2
 800e4fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e504:	2b00      	cmp	r3, #0
 800e506:	d003      	beq.n	800e510 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800e508:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f000 fcea 	bl	800eee4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800e510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e512:	3301      	adds	r3, #1
 800e514:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e518:	085b      	lsrs	r3, r3, #1
 800e51a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800e51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e51e:	2b00      	cmp	r3, #0
 800e520:	f47f af65 	bne.w	800e3ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	4618      	mov	r0, r3
 800e52a:	f007 fedf 	bl	80162ec <USB_ReadInterrupts>
 800e52e:	4603      	mov	r3, r0
 800e530:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e534:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e538:	d122      	bne.n	800e580 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800e53a:	69fb      	ldr	r3, [r7, #28]
 800e53c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e540:	685b      	ldr	r3, [r3, #4]
 800e542:	69fa      	ldr	r2, [r7, #28]
 800e544:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e548:	f023 0301 	bic.w	r3, r3, #1
 800e54c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800e554:	2b01      	cmp	r3, #1
 800e556:	d108      	bne.n	800e56a <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2200      	movs	r2, #0
 800e55c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800e560:	2100      	movs	r1, #0
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f00a fa2a 	bl	80189bc <HAL_PCDEx_LPM_Callback>
 800e568:	e002      	b.n	800e570 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f009 ff7a 	bl	8018464 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	695a      	ldr	r2, [r3, #20]
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800e57e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4618      	mov	r0, r3
 800e586:	f007 feb1 	bl	80162ec <USB_ReadInterrupts>
 800e58a:	4603      	mov	r3, r0
 800e58c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e594:	d112      	bne.n	800e5bc <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800e596:	69fb      	ldr	r3, [r7, #28]
 800e598:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	f003 0301 	and.w	r3, r3, #1
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d102      	bne.n	800e5ac <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f009 ff36 	bl	8018418 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	695a      	ldr	r2, [r3, #20]
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800e5ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f007 fe93 	bl	80162ec <USB_ReadInterrupts>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e5cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e5d0:	d121      	bne.n	800e616 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	695a      	ldr	r2, [r3, #20]
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800e5e0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d111      	bne.n	800e610 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2201      	movs	r2, #1
 800e5f0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5fa:	089b      	lsrs	r3, r3, #2
 800e5fc:	f003 020f 	and.w	r2, r3, #15
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800e606:	2101      	movs	r1, #1
 800e608:	6878      	ldr	r0, [r7, #4]
 800e60a:	f00a f9d7 	bl	80189bc <HAL_PCDEx_LPM_Callback>
 800e60e:	e002      	b.n	800e616 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f009 ff01 	bl	8018418 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4618      	mov	r0, r3
 800e61c:	f007 fe66 	bl	80162ec <USB_ReadInterrupts>
 800e620:	4603      	mov	r3, r0
 800e622:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e62a:	f040 80b5 	bne.w	800e798 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800e62e:	69fb      	ldr	r3, [r7, #28]
 800e630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e634:	685b      	ldr	r3, [r3, #4]
 800e636:	69fa      	ldr	r2, [r7, #28]
 800e638:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e63c:	f023 0301 	bic.w	r3, r3, #1
 800e640:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	2110      	movs	r1, #16
 800e648:	4618      	mov	r0, r3
 800e64a:	f006 fed5 	bl	80153f8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e64e:	2300      	movs	r3, #0
 800e650:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e652:	e046      	b.n	800e6e2 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800e654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e656:	015a      	lsls	r2, r3, #5
 800e658:	69fb      	ldr	r3, [r7, #28]
 800e65a:	4413      	add	r3, r2
 800e65c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e660:	461a      	mov	r2, r3
 800e662:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e666:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e66a:	015a      	lsls	r2, r3, #5
 800e66c:	69fb      	ldr	r3, [r7, #28]
 800e66e:	4413      	add	r3, r2
 800e670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e678:	0151      	lsls	r1, r2, #5
 800e67a:	69fa      	ldr	r2, [r7, #28]
 800e67c:	440a      	add	r2, r1
 800e67e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e682:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e686:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800e688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e68a:	015a      	lsls	r2, r3, #5
 800e68c:	69fb      	ldr	r3, [r7, #28]
 800e68e:	4413      	add	r3, r2
 800e690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e694:	461a      	mov	r2, r3
 800e696:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e69a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e69c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e69e:	015a      	lsls	r2, r3, #5
 800e6a0:	69fb      	ldr	r3, [r7, #28]
 800e6a2:	4413      	add	r3, r2
 800e6a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6ac:	0151      	lsls	r1, r2, #5
 800e6ae:	69fa      	ldr	r2, [r7, #28]
 800e6b0:	440a      	add	r2, r1
 800e6b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e6b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e6ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6be:	015a      	lsls	r2, r3, #5
 800e6c0:	69fb      	ldr	r3, [r7, #28]
 800e6c2:	4413      	add	r3, r2
 800e6c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6cc:	0151      	lsls	r1, r2, #5
 800e6ce:	69fa      	ldr	r2, [r7, #28]
 800e6d0:	440a      	add	r2, r1
 800e6d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e6d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e6da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e6dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6de:	3301      	adds	r3, #1
 800e6e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	685b      	ldr	r3, [r3, #4]
 800e6e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d3b3      	bcc.n	800e654 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800e6ec:	69fb      	ldr	r3, [r7, #28]
 800e6ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e6f2:	69db      	ldr	r3, [r3, #28]
 800e6f4:	69fa      	ldr	r2, [r7, #28]
 800e6f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e6fa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800e6fe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e704:	2b00      	cmp	r3, #0
 800e706:	d016      	beq.n	800e736 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800e708:	69fb      	ldr	r3, [r7, #28]
 800e70a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e70e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e712:	69fa      	ldr	r2, [r7, #28]
 800e714:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e718:	f043 030b 	orr.w	r3, r3, #11
 800e71c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800e720:	69fb      	ldr	r3, [r7, #28]
 800e722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e728:	69fa      	ldr	r2, [r7, #28]
 800e72a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e72e:	f043 030b 	orr.w	r3, r3, #11
 800e732:	6453      	str	r3, [r2, #68]	; 0x44
 800e734:	e015      	b.n	800e762 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800e736:	69fb      	ldr	r3, [r7, #28]
 800e738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e73c:	695b      	ldr	r3, [r3, #20]
 800e73e:	69fa      	ldr	r2, [r7, #28]
 800e740:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e744:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e748:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800e74c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800e74e:	69fb      	ldr	r3, [r7, #28]
 800e750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e754:	691b      	ldr	r3, [r3, #16]
 800e756:	69fa      	ldr	r2, [r7, #28]
 800e758:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e75c:	f043 030b 	orr.w	r3, r3, #11
 800e760:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800e762:	69fb      	ldr	r3, [r7, #28]
 800e764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	69fa      	ldr	r2, [r7, #28]
 800e76c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e770:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e774:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681a      	ldr	r2, [r3, #0]
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e780:	4619      	mov	r1, r3
 800e782:	4610      	mov	r0, r2
 800e784:	f007 fe76 	bl	8016474 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	695a      	ldr	r2, [r3, #20]
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800e796:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	4618      	mov	r0, r3
 800e79e:	f007 fda5 	bl	80162ec <USB_ReadInterrupts>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e7a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e7ac:	d124      	bne.n	800e7f8 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f007 fe3b 	bl	801642e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f006 fe98 	bl	80154f2 <USB_GetDevSpeed>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	461a      	mov	r2, r3
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681c      	ldr	r4, [r3, #0]
 800e7ce:	f001 fc87 	bl	80100e0 <HAL_RCC_GetHCLKFreq>
 800e7d2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	461a      	mov	r2, r3
 800e7dc:	4620      	mov	r0, r4
 800e7de:	f006 fbb5 	bl	8014f4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f009 fdf9 	bl	80183da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	695a      	ldr	r2, [r3, #20]
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800e7f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f007 fd75 	bl	80162ec <USB_ReadInterrupts>
 800e802:	4603      	mov	r3, r0
 800e804:	f003 0308 	and.w	r3, r3, #8
 800e808:	2b08      	cmp	r3, #8
 800e80a:	d10a      	bne.n	800e822 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f009 fdd6 	bl	80183be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	695a      	ldr	r2, [r3, #20]
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f002 0208 	and.w	r2, r2, #8
 800e820:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	4618      	mov	r0, r3
 800e828:	f007 fd60 	bl	80162ec <USB_ReadInterrupts>
 800e82c:	4603      	mov	r3, r0
 800e82e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e832:	2b80      	cmp	r3, #128	; 0x80
 800e834:	d122      	bne.n	800e87c <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800e836:	6a3b      	ldr	r3, [r7, #32]
 800e838:	699b      	ldr	r3, [r3, #24]
 800e83a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e83e:	6a3b      	ldr	r3, [r7, #32]
 800e840:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e842:	2301      	movs	r3, #1
 800e844:	627b      	str	r3, [r7, #36]	; 0x24
 800e846:	e014      	b.n	800e872 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800e848:	6879      	ldr	r1, [r7, #4]
 800e84a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e84c:	4613      	mov	r3, r2
 800e84e:	00db      	lsls	r3, r3, #3
 800e850:	4413      	add	r3, r2
 800e852:	009b      	lsls	r3, r3, #2
 800e854:	440b      	add	r3, r1
 800e856:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	2b01      	cmp	r3, #1
 800e85e:	d105      	bne.n	800e86c <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800e860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e862:	b2db      	uxtb	r3, r3
 800e864:	4619      	mov	r1, r3
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 fb0b 	bl	800ee82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e86c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e86e:	3301      	adds	r3, #1
 800e870:	627b      	str	r3, [r7, #36]	; 0x24
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e878:	429a      	cmp	r2, r3
 800e87a:	d3e5      	bcc.n	800e848 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	4618      	mov	r0, r3
 800e882:	f007 fd33 	bl	80162ec <USB_ReadInterrupts>
 800e886:	4603      	mov	r3, r0
 800e888:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e88c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e890:	d13b      	bne.n	800e90a <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e892:	2301      	movs	r3, #1
 800e894:	627b      	str	r3, [r7, #36]	; 0x24
 800e896:	e02b      	b.n	800e8f0 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800e898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e89a:	015a      	lsls	r2, r3, #5
 800e89c:	69fb      	ldr	r3, [r7, #28]
 800e89e:	4413      	add	r3, r2
 800e8a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800e8a8:	6879      	ldr	r1, [r7, #4]
 800e8aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8ac:	4613      	mov	r3, r2
 800e8ae:	00db      	lsls	r3, r3, #3
 800e8b0:	4413      	add	r3, r2
 800e8b2:	009b      	lsls	r3, r3, #2
 800e8b4:	440b      	add	r3, r1
 800e8b6:	3340      	adds	r3, #64	; 0x40
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	2b01      	cmp	r3, #1
 800e8bc:	d115      	bne.n	800e8ea <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800e8be:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	da12      	bge.n	800e8ea <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800e8c4:	6879      	ldr	r1, [r7, #4]
 800e8c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8c8:	4613      	mov	r3, r2
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	4413      	add	r3, r2
 800e8ce:	009b      	lsls	r3, r3, #2
 800e8d0:	440b      	add	r3, r1
 800e8d2:	333f      	adds	r3, #63	; 0x3f
 800e8d4:	2201      	movs	r2, #1
 800e8d6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800e8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e8e0:	b2db      	uxtb	r3, r3
 800e8e2:	4619      	mov	r1, r3
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f000 facc 	bl	800ee82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ec:	3301      	adds	r3, #1
 800e8ee:	627b      	str	r3, [r7, #36]	; 0x24
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8f6:	429a      	cmp	r2, r3
 800e8f8:	d3ce      	bcc.n	800e898 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	695a      	ldr	r2, [r3, #20]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800e908:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	4618      	mov	r0, r3
 800e910:	f007 fcec 	bl	80162ec <USB_ReadInterrupts>
 800e914:	4603      	mov	r3, r0
 800e916:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e91a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e91e:	d155      	bne.n	800e9cc <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e920:	2301      	movs	r3, #1
 800e922:	627b      	str	r3, [r7, #36]	; 0x24
 800e924:	e045      	b.n	800e9b2 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800e926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e928:	015a      	lsls	r2, r3, #5
 800e92a:	69fb      	ldr	r3, [r7, #28]
 800e92c:	4413      	add	r3, r2
 800e92e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800e936:	6879      	ldr	r1, [r7, #4]
 800e938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e93a:	4613      	mov	r3, r2
 800e93c:	00db      	lsls	r3, r3, #3
 800e93e:	4413      	add	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	440b      	add	r3, r1
 800e944:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800e948:	781b      	ldrb	r3, [r3, #0]
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d12e      	bne.n	800e9ac <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800e94e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800e950:	2b00      	cmp	r3, #0
 800e952:	da2b      	bge.n	800e9ac <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800e954:	69bb      	ldr	r3, [r7, #24]
 800e956:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800e960:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800e964:	429a      	cmp	r2, r3
 800e966:	d121      	bne.n	800e9ac <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800e968:	6879      	ldr	r1, [r7, #4]
 800e96a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e96c:	4613      	mov	r3, r2
 800e96e:	00db      	lsls	r3, r3, #3
 800e970:	4413      	add	r3, r2
 800e972:	009b      	lsls	r3, r3, #2
 800e974:	440b      	add	r3, r1
 800e976:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800e97a:	2201      	movs	r2, #1
 800e97c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800e97e:	6a3b      	ldr	r3, [r7, #32]
 800e980:	699b      	ldr	r3, [r3, #24]
 800e982:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e986:	6a3b      	ldr	r3, [r7, #32]
 800e988:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800e98a:	6a3b      	ldr	r3, [r7, #32]
 800e98c:	695b      	ldr	r3, [r3, #20]
 800e98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e992:	2b00      	cmp	r3, #0
 800e994:	d10a      	bne.n	800e9ac <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800e996:	69fb      	ldr	r3, [r7, #28]
 800e998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	69fa      	ldr	r2, [r7, #28]
 800e9a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e9a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e9a8:	6053      	str	r3, [r2, #4]
            break;
 800e9aa:	e007      	b.n	800e9bc <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800e9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ae:	3301      	adds	r3, #1
 800e9b0:	627b      	str	r3, [r7, #36]	; 0x24
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	685b      	ldr	r3, [r3, #4]
 800e9b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d3b4      	bcc.n	800e926 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	695a      	ldr	r2, [r3, #20]
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800e9ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	f007 fc8b 	bl	80162ec <USB_ReadInterrupts>
 800e9d6:	4603      	mov	r3, r0
 800e9d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e9dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e9e0:	d10a      	bne.n	800e9f8 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f009 fd8a 	bl	80184fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	695a      	ldr	r2, [r3, #20]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800e9f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f007 fc75 	bl	80162ec <USB_ReadInterrupts>
 800ea02:	4603      	mov	r3, r0
 800ea04:	f003 0304 	and.w	r3, r3, #4
 800ea08:	2b04      	cmp	r3, #4
 800ea0a:	d115      	bne.n	800ea38 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	685b      	ldr	r3, [r3, #4]
 800ea12:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ea14:	69bb      	ldr	r3, [r7, #24]
 800ea16:	f003 0304 	and.w	r3, r3, #4
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d002      	beq.n	800ea24 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	f009 fd7a 	bl	8018518 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	6859      	ldr	r1, [r3, #4]
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	69ba      	ldr	r2, [r7, #24]
 800ea30:	430a      	orrs	r2, r1
 800ea32:	605a      	str	r2, [r3, #4]
 800ea34:	e000      	b.n	800ea38 <HAL_PCD_IRQHandler+0x920>
      return;
 800ea36:	bf00      	nop
    }
  }
}
 800ea38:	3734      	adds	r7, #52	; 0x34
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	bd90      	pop	{r4, r7, pc}

0800ea3e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ea3e:	b580      	push	{r7, lr}
 800ea40:	b082      	sub	sp, #8
 800ea42:	af00      	add	r7, sp, #0
 800ea44:	6078      	str	r0, [r7, #4]
 800ea46:	460b      	mov	r3, r1
 800ea48:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	d101      	bne.n	800ea58 <HAL_PCD_SetAddress+0x1a>
 800ea54:	2302      	movs	r3, #2
 800ea56:	e013      	b.n	800ea80 <HAL_PCD_SetAddress+0x42>
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	78fa      	ldrb	r2, [r7, #3]
 800ea64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	78fa      	ldrb	r2, [r7, #3]
 800ea6e:	4611      	mov	r1, r2
 800ea70:	4618      	mov	r0, r3
 800ea72:	f007 fbd3 	bl	801621c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800ea7e:	2300      	movs	r3, #0
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	3708      	adds	r7, #8
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}

0800ea88 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b084      	sub	sp, #16
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
 800ea90:	4608      	mov	r0, r1
 800ea92:	4611      	mov	r1, r2
 800ea94:	461a      	mov	r2, r3
 800ea96:	4603      	mov	r3, r0
 800ea98:	70fb      	strb	r3, [r7, #3]
 800ea9a:	460b      	mov	r3, r1
 800ea9c:	803b      	strh	r3, [r7, #0]
 800ea9e:	4613      	mov	r3, r2
 800eaa0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800eaa6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	da0f      	bge.n	800eace <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800eaae:	78fb      	ldrb	r3, [r7, #3]
 800eab0:	f003 020f 	and.w	r2, r3, #15
 800eab4:	4613      	mov	r3, r2
 800eab6:	00db      	lsls	r3, r3, #3
 800eab8:	4413      	add	r3, r2
 800eaba:	009b      	lsls	r3, r3, #2
 800eabc:	3338      	adds	r3, #56	; 0x38
 800eabe:	687a      	ldr	r2, [r7, #4]
 800eac0:	4413      	add	r3, r2
 800eac2:	3304      	adds	r3, #4
 800eac4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	2201      	movs	r2, #1
 800eaca:	705a      	strb	r2, [r3, #1]
 800eacc:	e00f      	b.n	800eaee <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800eace:	78fb      	ldrb	r3, [r7, #3]
 800ead0:	f003 020f 	and.w	r2, r3, #15
 800ead4:	4613      	mov	r3, r2
 800ead6:	00db      	lsls	r3, r3, #3
 800ead8:	4413      	add	r3, r2
 800eada:	009b      	lsls	r3, r3, #2
 800eadc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800eae0:	687a      	ldr	r2, [r7, #4]
 800eae2:	4413      	add	r3, r2
 800eae4:	3304      	adds	r3, #4
 800eae6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	2200      	movs	r2, #0
 800eaec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800eaee:	78fb      	ldrb	r3, [r7, #3]
 800eaf0:	f003 030f 	and.w	r3, r3, #15
 800eaf4:	b2da      	uxtb	r2, r3
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800eafa:	883a      	ldrh	r2, [r7, #0]
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	78ba      	ldrb	r2, [r7, #2]
 800eb04:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	785b      	ldrb	r3, [r3, #1]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d004      	beq.n	800eb18 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800eb18:	78bb      	ldrb	r3, [r7, #2]
 800eb1a:	2b02      	cmp	r3, #2
 800eb1c:	d102      	bne.n	800eb24 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2200      	movs	r2, #0
 800eb22:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800eb2a:	2b01      	cmp	r3, #1
 800eb2c:	d101      	bne.n	800eb32 <HAL_PCD_EP_Open+0xaa>
 800eb2e:	2302      	movs	r3, #2
 800eb30:	e00e      	b.n	800eb50 <HAL_PCD_EP_Open+0xc8>
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	2201      	movs	r2, #1
 800eb36:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	68f9      	ldr	r1, [r7, #12]
 800eb40:	4618      	mov	r0, r3
 800eb42:	f006 fcf5 	bl	8015530 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2200      	movs	r2, #0
 800eb4a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800eb4e:	7afb      	ldrb	r3, [r7, #11]
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	3710      	adds	r7, #16
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}

0800eb58 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b084      	sub	sp, #16
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
 800eb60:	460b      	mov	r3, r1
 800eb62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800eb64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	da0f      	bge.n	800eb8c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800eb6c:	78fb      	ldrb	r3, [r7, #3]
 800eb6e:	f003 020f 	and.w	r2, r3, #15
 800eb72:	4613      	mov	r3, r2
 800eb74:	00db      	lsls	r3, r3, #3
 800eb76:	4413      	add	r3, r2
 800eb78:	009b      	lsls	r3, r3, #2
 800eb7a:	3338      	adds	r3, #56	; 0x38
 800eb7c:	687a      	ldr	r2, [r7, #4]
 800eb7e:	4413      	add	r3, r2
 800eb80:	3304      	adds	r3, #4
 800eb82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	2201      	movs	r2, #1
 800eb88:	705a      	strb	r2, [r3, #1]
 800eb8a:	e00f      	b.n	800ebac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800eb8c:	78fb      	ldrb	r3, [r7, #3]
 800eb8e:	f003 020f 	and.w	r2, r3, #15
 800eb92:	4613      	mov	r3, r2
 800eb94:	00db      	lsls	r3, r3, #3
 800eb96:	4413      	add	r3, r2
 800eb98:	009b      	lsls	r3, r3, #2
 800eb9a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800eb9e:	687a      	ldr	r2, [r7, #4]
 800eba0:	4413      	add	r3, r2
 800eba2:	3304      	adds	r3, #4
 800eba4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	2200      	movs	r2, #0
 800ebaa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800ebac:	78fb      	ldrb	r3, [r7, #3]
 800ebae:	f003 030f 	and.w	r3, r3, #15
 800ebb2:	b2da      	uxtb	r2, r3
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ebbe:	2b01      	cmp	r3, #1
 800ebc0:	d101      	bne.n	800ebc6 <HAL_PCD_EP_Close+0x6e>
 800ebc2:	2302      	movs	r3, #2
 800ebc4:	e00e      	b.n	800ebe4 <HAL_PCD_EP_Close+0x8c>
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2201      	movs	r2, #1
 800ebca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	68f9      	ldr	r1, [r7, #12]
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f006 fd33 	bl	8015640 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800ebe2:	2300      	movs	r3, #0
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3710      	adds	r7, #16
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}

0800ebec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b086      	sub	sp, #24
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	60f8      	str	r0, [r7, #12]
 800ebf4:	607a      	str	r2, [r7, #4]
 800ebf6:	603b      	str	r3, [r7, #0]
 800ebf8:	460b      	mov	r3, r1
 800ebfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ebfc:	7afb      	ldrb	r3, [r7, #11]
 800ebfe:	f003 020f 	and.w	r2, r3, #15
 800ec02:	4613      	mov	r3, r2
 800ec04:	00db      	lsls	r3, r3, #3
 800ec06:	4413      	add	r3, r2
 800ec08:	009b      	lsls	r3, r3, #2
 800ec0a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800ec0e:	68fa      	ldr	r2, [r7, #12]
 800ec10:	4413      	add	r3, r2
 800ec12:	3304      	adds	r3, #4
 800ec14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	687a      	ldr	r2, [r7, #4]
 800ec1a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	683a      	ldr	r2, [r7, #0]
 800ec20:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ec22:	697b      	ldr	r3, [r7, #20]
 800ec24:	2200      	movs	r2, #0
 800ec26:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ec2e:	7afb      	ldrb	r3, [r7, #11]
 800ec30:	f003 030f 	and.w	r3, r3, #15
 800ec34:	b2da      	uxtb	r2, r3
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ec3a:	7afb      	ldrb	r3, [r7, #11]
 800ec3c:	f003 030f 	and.w	r3, r3, #15
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d106      	bne.n	800ec52 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	6979      	ldr	r1, [r7, #20]
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f006 ffb4 	bl	8015bb8 <USB_EP0StartXfer>
 800ec50:	e005      	b.n	800ec5e <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	6979      	ldr	r1, [r7, #20]
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f006 fdcd 	bl	80157f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ec5e:	2300      	movs	r3, #0
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3718      	adds	r7, #24
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}

0800ec68 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b083      	sub	sp, #12
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
 800ec70:	460b      	mov	r3, r1
 800ec72:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ec74:	78fb      	ldrb	r3, [r7, #3]
 800ec76:	f003 020f 	and.w	r2, r3, #15
 800ec7a:	6879      	ldr	r1, [r7, #4]
 800ec7c:	4613      	mov	r3, r2
 800ec7e:	00db      	lsls	r3, r3, #3
 800ec80:	4413      	add	r3, r2
 800ec82:	009b      	lsls	r3, r3, #2
 800ec84:	440b      	add	r3, r1
 800ec86:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800ec8a:	681b      	ldr	r3, [r3, #0]
}
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	370c      	adds	r7, #12
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b086      	sub	sp, #24
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	60f8      	str	r0, [r7, #12]
 800eca0:	607a      	str	r2, [r7, #4]
 800eca2:	603b      	str	r3, [r7, #0]
 800eca4:	460b      	mov	r3, r1
 800eca6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800eca8:	7afb      	ldrb	r3, [r7, #11]
 800ecaa:	f003 020f 	and.w	r2, r3, #15
 800ecae:	4613      	mov	r3, r2
 800ecb0:	00db      	lsls	r3, r3, #3
 800ecb2:	4413      	add	r3, r2
 800ecb4:	009b      	lsls	r3, r3, #2
 800ecb6:	3338      	adds	r3, #56	; 0x38
 800ecb8:	68fa      	ldr	r2, [r7, #12]
 800ecba:	4413      	add	r3, r2
 800ecbc:	3304      	adds	r3, #4
 800ecbe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	687a      	ldr	r2, [r7, #4]
 800ecc4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800ecc6:	697b      	ldr	r3, [r7, #20]
 800ecc8:	683a      	ldr	r2, [r7, #0]
 800ecca:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	2200      	movs	r2, #0
 800ecd0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800ecd2:	697b      	ldr	r3, [r7, #20]
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ecd8:	7afb      	ldrb	r3, [r7, #11]
 800ecda:	f003 030f 	and.w	r3, r3, #15
 800ecde:	b2da      	uxtb	r2, r3
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ece4:	7afb      	ldrb	r3, [r7, #11]
 800ece6:	f003 030f 	and.w	r3, r3, #15
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d106      	bne.n	800ecfc <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	6979      	ldr	r1, [r7, #20]
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f006 ff5f 	bl	8015bb8 <USB_EP0StartXfer>
 800ecfa:	e005      	b.n	800ed08 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	6979      	ldr	r1, [r7, #20]
 800ed02:	4618      	mov	r0, r3
 800ed04:	f006 fd78 	bl	80157f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ed08:	2300      	movs	r3, #0
}
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	3718      	adds	r7, #24
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd80      	pop	{r7, pc}

0800ed12 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ed12:	b580      	push	{r7, lr}
 800ed14:	b084      	sub	sp, #16
 800ed16:	af00      	add	r7, sp, #0
 800ed18:	6078      	str	r0, [r7, #4]
 800ed1a:	460b      	mov	r3, r1
 800ed1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ed1e:	78fb      	ldrb	r3, [r7, #3]
 800ed20:	f003 020f 	and.w	r2, r3, #15
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	685b      	ldr	r3, [r3, #4]
 800ed28:	429a      	cmp	r2, r3
 800ed2a:	d901      	bls.n	800ed30 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	e04e      	b.n	800edce <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ed30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	da0f      	bge.n	800ed58 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ed38:	78fb      	ldrb	r3, [r7, #3]
 800ed3a:	f003 020f 	and.w	r2, r3, #15
 800ed3e:	4613      	mov	r3, r2
 800ed40:	00db      	lsls	r3, r3, #3
 800ed42:	4413      	add	r3, r2
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	3338      	adds	r3, #56	; 0x38
 800ed48:	687a      	ldr	r2, [r7, #4]
 800ed4a:	4413      	add	r3, r2
 800ed4c:	3304      	adds	r3, #4
 800ed4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	2201      	movs	r2, #1
 800ed54:	705a      	strb	r2, [r3, #1]
 800ed56:	e00d      	b.n	800ed74 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ed58:	78fa      	ldrb	r2, [r7, #3]
 800ed5a:	4613      	mov	r3, r2
 800ed5c:	00db      	lsls	r3, r3, #3
 800ed5e:	4413      	add	r3, r2
 800ed60:	009b      	lsls	r3, r3, #2
 800ed62:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800ed66:	687a      	ldr	r2, [r7, #4]
 800ed68:	4413      	add	r3, r2
 800ed6a:	3304      	adds	r3, #4
 800ed6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	2200      	movs	r2, #0
 800ed72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	2201      	movs	r2, #1
 800ed78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ed7a:	78fb      	ldrb	r3, [r7, #3]
 800ed7c:	f003 030f 	and.w	r3, r3, #15
 800ed80:	b2da      	uxtb	r2, r3
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ed8c:	2b01      	cmp	r3, #1
 800ed8e:	d101      	bne.n	800ed94 <HAL_PCD_EP_SetStall+0x82>
 800ed90:	2302      	movs	r3, #2
 800ed92:	e01c      	b.n	800edce <HAL_PCD_EP_SetStall+0xbc>
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2201      	movs	r2, #1
 800ed98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	68f9      	ldr	r1, [r7, #12]
 800eda2:	4618      	mov	r0, r3
 800eda4:	f007 f966 	bl	8016074 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800eda8:	78fb      	ldrb	r3, [r7, #3]
 800edaa:	f003 030f 	and.w	r3, r3, #15
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d108      	bne.n	800edc4 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681a      	ldr	r2, [r3, #0]
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800edbc:	4619      	mov	r1, r3
 800edbe:	4610      	mov	r0, r2
 800edc0:	f007 fb58 	bl	8016474 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2200      	movs	r2, #0
 800edc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800edcc:	2300      	movs	r3, #0
}
 800edce:	4618      	mov	r0, r3
 800edd0:	3710      	adds	r7, #16
 800edd2:	46bd      	mov	sp, r7
 800edd4:	bd80      	pop	{r7, pc}

0800edd6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800edd6:	b580      	push	{r7, lr}
 800edd8:	b084      	sub	sp, #16
 800edda:	af00      	add	r7, sp, #0
 800eddc:	6078      	str	r0, [r7, #4]
 800edde:	460b      	mov	r3, r1
 800ede0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ede2:	78fb      	ldrb	r3, [r7, #3]
 800ede4:	f003 020f 	and.w	r2, r3, #15
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	685b      	ldr	r3, [r3, #4]
 800edec:	429a      	cmp	r2, r3
 800edee:	d901      	bls.n	800edf4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800edf0:	2301      	movs	r3, #1
 800edf2:	e042      	b.n	800ee7a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800edf4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	da0f      	bge.n	800ee1c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800edfc:	78fb      	ldrb	r3, [r7, #3]
 800edfe:	f003 020f 	and.w	r2, r3, #15
 800ee02:	4613      	mov	r3, r2
 800ee04:	00db      	lsls	r3, r3, #3
 800ee06:	4413      	add	r3, r2
 800ee08:	009b      	lsls	r3, r3, #2
 800ee0a:	3338      	adds	r3, #56	; 0x38
 800ee0c:	687a      	ldr	r2, [r7, #4]
 800ee0e:	4413      	add	r3, r2
 800ee10:	3304      	adds	r3, #4
 800ee12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	2201      	movs	r2, #1
 800ee18:	705a      	strb	r2, [r3, #1]
 800ee1a:	e00f      	b.n	800ee3c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ee1c:	78fb      	ldrb	r3, [r7, #3]
 800ee1e:	f003 020f 	and.w	r2, r3, #15
 800ee22:	4613      	mov	r3, r2
 800ee24:	00db      	lsls	r3, r3, #3
 800ee26:	4413      	add	r3, r2
 800ee28:	009b      	lsls	r3, r3, #2
 800ee2a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800ee2e:	687a      	ldr	r2, [r7, #4]
 800ee30:	4413      	add	r3, r2
 800ee32:	3304      	adds	r3, #4
 800ee34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ee42:	78fb      	ldrb	r3, [r7, #3]
 800ee44:	f003 030f 	and.w	r3, r3, #15
 800ee48:	b2da      	uxtb	r2, r3
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d101      	bne.n	800ee5c <HAL_PCD_EP_ClrStall+0x86>
 800ee58:	2302      	movs	r3, #2
 800ee5a:	e00e      	b.n	800ee7a <HAL_PCD_EP_ClrStall+0xa4>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2201      	movs	r2, #1
 800ee60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	68f9      	ldr	r1, [r7, #12]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f007 f970 	bl	8016150 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2200      	movs	r2, #0
 800ee74:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800ee78:	2300      	movs	r3, #0
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	3710      	adds	r7, #16
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}

0800ee82 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ee82:	b580      	push	{r7, lr}
 800ee84:	b084      	sub	sp, #16
 800ee86:	af00      	add	r7, sp, #0
 800ee88:	6078      	str	r0, [r7, #4]
 800ee8a:	460b      	mov	r3, r1
 800ee8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800ee8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	da0c      	bge.n	800eeb0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ee96:	78fb      	ldrb	r3, [r7, #3]
 800ee98:	f003 020f 	and.w	r2, r3, #15
 800ee9c:	4613      	mov	r3, r2
 800ee9e:	00db      	lsls	r3, r3, #3
 800eea0:	4413      	add	r3, r2
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	3338      	adds	r3, #56	; 0x38
 800eea6:	687a      	ldr	r2, [r7, #4]
 800eea8:	4413      	add	r3, r2
 800eeaa:	3304      	adds	r3, #4
 800eeac:	60fb      	str	r3, [r7, #12]
 800eeae:	e00c      	b.n	800eeca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800eeb0:	78fb      	ldrb	r3, [r7, #3]
 800eeb2:	f003 020f 	and.w	r2, r3, #15
 800eeb6:	4613      	mov	r3, r2
 800eeb8:	00db      	lsls	r3, r3, #3
 800eeba:	4413      	add	r3, r2
 800eebc:	009b      	lsls	r3, r3, #2
 800eebe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800eec2:	687a      	ldr	r2, [r7, #4]
 800eec4:	4413      	add	r3, r2
 800eec6:	3304      	adds	r3, #4
 800eec8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	68f9      	ldr	r1, [r7, #12]
 800eed0:	4618      	mov	r0, r3
 800eed2:	f006 ff93 	bl	8015dfc <USB_EPStopXfer>
 800eed6:	4603      	mov	r3, r0
 800eed8:	72fb      	strb	r3, [r7, #11]

  return ret;
 800eeda:	7afb      	ldrb	r3, [r7, #11]
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3710      	adds	r7, #16
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}

0800eee4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b088      	sub	sp, #32
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
 800eeec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800eef8:	683a      	ldr	r2, [r7, #0]
 800eefa:	4613      	mov	r3, r2
 800eefc:	00db      	lsls	r3, r3, #3
 800eefe:	4413      	add	r3, r2
 800ef00:	009b      	lsls	r3, r3, #2
 800ef02:	3338      	adds	r3, #56	; 0x38
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	4413      	add	r3, r2
 800ef08:	3304      	adds	r3, #4
 800ef0a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	6a1a      	ldr	r2, [r3, #32]
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	429a      	cmp	r2, r3
 800ef16:	d901      	bls.n	800ef1c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800ef18:	2301      	movs	r3, #1
 800ef1a:	e067      	b.n	800efec <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	699a      	ldr	r2, [r3, #24]
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	6a1b      	ldr	r3, [r3, #32]
 800ef24:	1ad3      	subs	r3, r2, r3
 800ef26:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	68db      	ldr	r3, [r3, #12]
 800ef2c:	69fa      	ldr	r2, [r7, #28]
 800ef2e:	429a      	cmp	r2, r3
 800ef30:	d902      	bls.n	800ef38 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	68db      	ldr	r3, [r3, #12]
 800ef36:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800ef38:	69fb      	ldr	r3, [r7, #28]
 800ef3a:	3303      	adds	r3, #3
 800ef3c:	089b      	lsrs	r3, r3, #2
 800ef3e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ef40:	e026      	b.n	800ef90 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	699a      	ldr	r2, [r3, #24]
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	6a1b      	ldr	r3, [r3, #32]
 800ef4a:	1ad3      	subs	r3, r2, r3
 800ef4c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	68db      	ldr	r3, [r3, #12]
 800ef52:	69fa      	ldr	r2, [r7, #28]
 800ef54:	429a      	cmp	r2, r3
 800ef56:	d902      	bls.n	800ef5e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	68db      	ldr	r3, [r3, #12]
 800ef5c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	3303      	adds	r3, #3
 800ef62:	089b      	lsrs	r3, r3, #2
 800ef64:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	6919      	ldr	r1, [r3, #16]
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	b2da      	uxtb	r2, r3
 800ef6e:	69fb      	ldr	r3, [r7, #28]
 800ef70:	b29b      	uxth	r3, r3
 800ef72:	6978      	ldr	r0, [r7, #20]
 800ef74:	f006 ffec 	bl	8015f50 <USB_WritePacket>

    ep->xfer_buff  += len;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	691a      	ldr	r2, [r3, #16]
 800ef7c:	69fb      	ldr	r3, [r7, #28]
 800ef7e:	441a      	add	r2, r3
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	6a1a      	ldr	r2, [r3, #32]
 800ef88:	69fb      	ldr	r3, [r7, #28]
 800ef8a:	441a      	add	r2, r3
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	015a      	lsls	r2, r3, #5
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	4413      	add	r3, r2
 800ef98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef9c:	699b      	ldr	r3, [r3, #24]
 800ef9e:	b29b      	uxth	r3, r3
 800efa0:	69ba      	ldr	r2, [r7, #24]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	d809      	bhi.n	800efba <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	6a1a      	ldr	r2, [r3, #32]
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800efae:	429a      	cmp	r2, r3
 800efb0:	d203      	bcs.n	800efba <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	699b      	ldr	r3, [r3, #24]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d1c3      	bne.n	800ef42 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	699a      	ldr	r2, [r3, #24]
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	6a1b      	ldr	r3, [r3, #32]
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d811      	bhi.n	800efea <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	f003 030f 	and.w	r3, r3, #15
 800efcc:	2201      	movs	r2, #1
 800efce:	fa02 f303 	lsl.w	r3, r2, r3
 800efd2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800efd4:	693b      	ldr	r3, [r7, #16]
 800efd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800efdc:	68bb      	ldr	r3, [r7, #8]
 800efde:	43db      	mvns	r3, r3
 800efe0:	6939      	ldr	r1, [r7, #16]
 800efe2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800efe6:	4013      	ands	r3, r2
 800efe8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800efea:	2300      	movs	r3, #0
}
 800efec:	4618      	mov	r0, r3
 800efee:	3720      	adds	r7, #32
 800eff0:	46bd      	mov	sp, r7
 800eff2:	bd80      	pop	{r7, pc}

0800eff4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800eff4:	b580      	push	{r7, lr}
 800eff6:	b086      	sub	sp, #24
 800eff8:	af00      	add	r7, sp, #0
 800effa:	6078      	str	r0, [r7, #4]
 800effc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	333c      	adds	r3, #60	; 0x3c
 800f00c:	3304      	adds	r3, #4
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	015a      	lsls	r2, r3, #5
 800f016:	693b      	ldr	r3, [r7, #16]
 800f018:	4413      	add	r3, r2
 800f01a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f01e:	689b      	ldr	r3, [r3, #8]
 800f020:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	4a19      	ldr	r2, [pc, #100]	; (800f08c <PCD_EP_OutXfrComplete_int+0x98>)
 800f026:	4293      	cmp	r3, r2
 800f028:	d124      	bne.n	800f074 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f030:	2b00      	cmp	r3, #0
 800f032:	d00a      	beq.n	800f04a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	015a      	lsls	r2, r3, #5
 800f038:	693b      	ldr	r3, [r7, #16]
 800f03a:	4413      	add	r3, r2
 800f03c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f040:	461a      	mov	r2, r3
 800f042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f046:	6093      	str	r3, [r2, #8]
 800f048:	e01a      	b.n	800f080 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	f003 0320 	and.w	r3, r3, #32
 800f050:	2b00      	cmp	r3, #0
 800f052:	d008      	beq.n	800f066 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	015a      	lsls	r2, r3, #5
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	4413      	add	r3, r2
 800f05c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f060:	461a      	mov	r2, r3
 800f062:	2320      	movs	r3, #32
 800f064:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	b2db      	uxtb	r3, r3
 800f06a:	4619      	mov	r1, r3
 800f06c:	6878      	ldr	r0, [r7, #4]
 800f06e:	f009 f971 	bl	8018354 <HAL_PCD_DataOutStageCallback>
 800f072:	e005      	b.n	800f080 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	b2db      	uxtb	r3, r3
 800f078:	4619      	mov	r1, r3
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	f009 f96a 	bl	8018354 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800f080:	2300      	movs	r3, #0
}
 800f082:	4618      	mov	r0, r3
 800f084:	3718      	adds	r7, #24
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	4f54310a 	.word	0x4f54310a

0800f090 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b086      	sub	sp, #24
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	333c      	adds	r3, #60	; 0x3c
 800f0a8:	3304      	adds	r3, #4
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	015a      	lsls	r2, r3, #5
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	4413      	add	r3, r2
 800f0b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0ba:	689b      	ldr	r3, [r3, #8]
 800f0bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	4a0c      	ldr	r2, [pc, #48]	; (800f0f4 <PCD_EP_OutSetupPacket_int+0x64>)
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	d90e      	bls.n	800f0e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d009      	beq.n	800f0e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	015a      	lsls	r2, r3, #5
 800f0d4:	693b      	ldr	r3, [r7, #16]
 800f0d6:	4413      	add	r3, r2
 800f0d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0dc:	461a      	mov	r2, r3
 800f0de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f0e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800f0e4:	6878      	ldr	r0, [r7, #4]
 800f0e6:	f009 f923 	bl	8018330 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800f0ea:	2300      	movs	r3, #0
}
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	3718      	adds	r7, #24
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	bd80      	pop	{r7, pc}
 800f0f4:	4f54300a 	.word	0x4f54300a

0800f0f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800f0f8:	b480      	push	{r7}
 800f0fa:	b085      	sub	sp, #20
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	460b      	mov	r3, r1
 800f102:	70fb      	strb	r3, [r7, #3]
 800f104:	4613      	mov	r3, r2
 800f106:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f10e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800f110:	78fb      	ldrb	r3, [r7, #3]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d107      	bne.n	800f126 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800f116:	883b      	ldrh	r3, [r7, #0]
 800f118:	0419      	lsls	r1, r3, #16
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	68ba      	ldr	r2, [r7, #8]
 800f120:	430a      	orrs	r2, r1
 800f122:	629a      	str	r2, [r3, #40]	; 0x28
 800f124:	e028      	b.n	800f178 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f12c:	0c1b      	lsrs	r3, r3, #16
 800f12e:	68ba      	ldr	r2, [r7, #8]
 800f130:	4413      	add	r3, r2
 800f132:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800f134:	2300      	movs	r3, #0
 800f136:	73fb      	strb	r3, [r7, #15]
 800f138:	e00d      	b.n	800f156 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681a      	ldr	r2, [r3, #0]
 800f13e:	7bfb      	ldrb	r3, [r7, #15]
 800f140:	3340      	adds	r3, #64	; 0x40
 800f142:	009b      	lsls	r3, r3, #2
 800f144:	4413      	add	r3, r2
 800f146:	685b      	ldr	r3, [r3, #4]
 800f148:	0c1b      	lsrs	r3, r3, #16
 800f14a:	68ba      	ldr	r2, [r7, #8]
 800f14c:	4413      	add	r3, r2
 800f14e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800f150:	7bfb      	ldrb	r3, [r7, #15]
 800f152:	3301      	adds	r3, #1
 800f154:	73fb      	strb	r3, [r7, #15]
 800f156:	7bfa      	ldrb	r2, [r7, #15]
 800f158:	78fb      	ldrb	r3, [r7, #3]
 800f15a:	3b01      	subs	r3, #1
 800f15c:	429a      	cmp	r2, r3
 800f15e:	d3ec      	bcc.n	800f13a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800f160:	883b      	ldrh	r3, [r7, #0]
 800f162:	0418      	lsls	r0, r3, #16
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6819      	ldr	r1, [r3, #0]
 800f168:	78fb      	ldrb	r3, [r7, #3]
 800f16a:	3b01      	subs	r3, #1
 800f16c:	68ba      	ldr	r2, [r7, #8]
 800f16e:	4302      	orrs	r2, r0
 800f170:	3340      	adds	r3, #64	; 0x40
 800f172:	009b      	lsls	r3, r3, #2
 800f174:	440b      	add	r3, r1
 800f176:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800f178:	2300      	movs	r3, #0
}
 800f17a:	4618      	mov	r0, r3
 800f17c:	3714      	adds	r7, #20
 800f17e:	46bd      	mov	sp, r7
 800f180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f184:	4770      	bx	lr

0800f186 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800f186:	b480      	push	{r7}
 800f188:	b083      	sub	sp, #12
 800f18a:	af00      	add	r7, sp, #0
 800f18c:	6078      	str	r0, [r7, #4]
 800f18e:	460b      	mov	r3, r1
 800f190:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	887a      	ldrh	r2, [r7, #2]
 800f198:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800f19a:	2300      	movs	r3, #0
}
 800f19c:	4618      	mov	r0, r3
 800f19e:	370c      	adds	r7, #12
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr

0800f1a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b085      	sub	sp, #20
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	2201      	movs	r2, #1
 800f1ba:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	699b      	ldr	r3, [r3, #24]
 800f1ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f1da:	f043 0303 	orr.w	r3, r3, #3
 800f1de:	68fa      	ldr	r2, [r7, #12]
 800f1e0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800f1e2:	2300      	movs	r3, #0
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	3714      	adds	r7, #20
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ee:	4770      	bx	lr

0800f1f0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800f1f0:	b480      	push	{r7}
 800f1f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f1f4:	4b05      	ldr	r3, [pc, #20]	; (800f20c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	4a04      	ldr	r2, [pc, #16]	; (800f20c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800f1fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f1fe:	6013      	str	r3, [r2, #0]
}
 800f200:	bf00      	nop
 800f202:	46bd      	mov	sp, r7
 800f204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f208:	4770      	bx	lr
 800f20a:	bf00      	nop
 800f20c:	40007000 	.word	0x40007000

0800f210 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b082      	sub	sp, #8
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
 800f218:	460b      	mov	r3, r1
 800f21a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d10c      	bne.n	800f23c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800f222:	4b13      	ldr	r3, [pc, #76]	; (800f270 <HAL_PWR_EnterSLEEPMode+0x60>)
 800f224:	695b      	ldr	r3, [r3, #20]
 800f226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f22a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f22e:	d10e      	bne.n	800f24e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800f230:	f000 f8b6 	bl	800f3a0 <HAL_PWREx_DisableLowPowerRunMode>
 800f234:	4603      	mov	r3, r0
 800f236:	2b00      	cmp	r3, #0
 800f238:	d009      	beq.n	800f24e <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800f23a:	e016      	b.n	800f26a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800f23c:	4b0c      	ldr	r3, [pc, #48]	; (800f270 <HAL_PWR_EnterSLEEPMode+0x60>)
 800f23e:	695b      	ldr	r3, [r3, #20]
 800f240:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f248:	d001      	beq.n	800f24e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800f24a:	f000 f899 	bl	800f380 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800f24e:	4b09      	ldr	r3, [pc, #36]	; (800f274 <HAL_PWR_EnterSLEEPMode+0x64>)
 800f250:	691b      	ldr	r3, [r3, #16]
 800f252:	4a08      	ldr	r2, [pc, #32]	; (800f274 <HAL_PWR_EnterSLEEPMode+0x64>)
 800f254:	f023 0304 	bic.w	r3, r3, #4
 800f258:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800f25a:	78fb      	ldrb	r3, [r7, #3]
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	d101      	bne.n	800f264 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800f260:	bf30      	wfi
 800f262:	e002      	b.n	800f26a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800f264:	bf40      	sev
    __WFE();
 800f266:	bf20      	wfe
    __WFE();
 800f268:	bf20      	wfe
  }

}
 800f26a:	3708      	adds	r7, #8
 800f26c:	46bd      	mov	sp, r7
 800f26e:	bd80      	pop	{r7, pc}
 800f270:	40007000 	.word	0x40007000
 800f274:	e000ed00 	.word	0xe000ed00

0800f278 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800f278:	b480      	push	{r7}
 800f27a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800f27c:	4b04      	ldr	r3, [pc, #16]	; (800f290 <HAL_PWREx_GetVoltageRange+0x18>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800f284:	4618      	mov	r0, r3
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr
 800f28e:	bf00      	nop
 800f290:	40007000 	.word	0x40007000

0800f294 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800f294:	b480      	push	{r7}
 800f296:	b085      	sub	sp, #20
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f2a2:	d130      	bne.n	800f306 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800f2a4:	4b23      	ldr	r3, [pc, #140]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f2ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f2b0:	d038      	beq.n	800f324 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800f2b2:	4b20      	ldr	r3, [pc, #128]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800f2ba:	4a1e      	ldr	r2, [pc, #120]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f2bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f2c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800f2c2:	4b1d      	ldr	r3, [pc, #116]	; (800f338 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	2232      	movs	r2, #50	; 0x32
 800f2c8:	fb02 f303 	mul.w	r3, r2, r3
 800f2cc:	4a1b      	ldr	r2, [pc, #108]	; (800f33c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800f2ce:	fba2 2303 	umull	r2, r3, r2, r3
 800f2d2:	0c9b      	lsrs	r3, r3, #18
 800f2d4:	3301      	adds	r3, #1
 800f2d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f2d8:	e002      	b.n	800f2e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	3b01      	subs	r3, #1
 800f2de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f2e0:	4b14      	ldr	r3, [pc, #80]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f2e2:	695b      	ldr	r3, [r3, #20]
 800f2e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f2e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f2ec:	d102      	bne.n	800f2f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d1f2      	bne.n	800f2da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800f2f4:	4b0f      	ldr	r3, [pc, #60]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f2f6:	695b      	ldr	r3, [r3, #20]
 800f2f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f2fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f300:	d110      	bne.n	800f324 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800f302:	2303      	movs	r3, #3
 800f304:	e00f      	b.n	800f326 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800f306:	4b0b      	ldr	r3, [pc, #44]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f30e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f312:	d007      	beq.n	800f324 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800f314:	4b07      	ldr	r3, [pc, #28]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800f31c:	4a05      	ldr	r2, [pc, #20]	; (800f334 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800f31e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f322:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800f324:	2300      	movs	r3, #0
}
 800f326:	4618      	mov	r0, r3
 800f328:	3714      	adds	r7, #20
 800f32a:	46bd      	mov	sp, r7
 800f32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f330:	4770      	bx	lr
 800f332:	bf00      	nop
 800f334:	40007000 	.word	0x40007000
 800f338:	20000194 	.word	0x20000194
 800f33c:	431bde83 	.word	0x431bde83

0800f340 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800f340:	b480      	push	{r7}
 800f342:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800f344:	4b05      	ldr	r3, [pc, #20]	; (800f35c <HAL_PWREx_EnableVddUSB+0x1c>)
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	4a04      	ldr	r2, [pc, #16]	; (800f35c <HAL_PWREx_EnableVddUSB+0x1c>)
 800f34a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f34e:	6053      	str	r3, [r2, #4]
}
 800f350:	bf00      	nop
 800f352:	46bd      	mov	sp, r7
 800f354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	40007000 	.word	0x40007000

0800f360 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800f360:	b480      	push	{r7}
 800f362:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800f364:	4b05      	ldr	r3, [pc, #20]	; (800f37c <HAL_PWREx_EnableVddIO2+0x1c>)
 800f366:	685b      	ldr	r3, [r3, #4]
 800f368:	4a04      	ldr	r2, [pc, #16]	; (800f37c <HAL_PWREx_EnableVddIO2+0x1c>)
 800f36a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f36e:	6053      	str	r3, [r2, #4]
}
 800f370:	bf00      	nop
 800f372:	46bd      	mov	sp, r7
 800f374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f378:	4770      	bx	lr
 800f37a:	bf00      	nop
 800f37c:	40007000 	.word	0x40007000

0800f380 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800f380:	b480      	push	{r7}
 800f382:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800f384:	4b05      	ldr	r3, [pc, #20]	; (800f39c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	4a04      	ldr	r2, [pc, #16]	; (800f39c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800f38a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f38e:	6013      	str	r3, [r2, #0]
}
 800f390:	bf00      	nop
 800f392:	46bd      	mov	sp, r7
 800f394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f398:	4770      	bx	lr
 800f39a:	bf00      	nop
 800f39c:	40007000 	.word	0x40007000

0800f3a0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b083      	sub	sp, #12
 800f3a4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800f3a6:	4b17      	ldr	r3, [pc, #92]	; (800f404 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	4a16      	ldr	r2, [pc, #88]	; (800f404 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800f3ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f3b0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800f3b2:	4b15      	ldr	r3, [pc, #84]	; (800f408 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	2232      	movs	r2, #50	; 0x32
 800f3b8:	fb02 f303 	mul.w	r3, r2, r3
 800f3bc:	4a13      	ldr	r2, [pc, #76]	; (800f40c <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800f3be:	fba2 2303 	umull	r2, r3, r2, r3
 800f3c2:	0c9b      	lsrs	r3, r3, #18
 800f3c4:	3301      	adds	r3, #1
 800f3c6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800f3c8:	e002      	b.n	800f3d0 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	3b01      	subs	r3, #1
 800f3ce:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800f3d0:	4b0c      	ldr	r3, [pc, #48]	; (800f404 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800f3d2:	695b      	ldr	r3, [r3, #20]
 800f3d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f3d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3dc:	d102      	bne.n	800f3e4 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d1f2      	bne.n	800f3ca <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800f3e4:	4b07      	ldr	r3, [pc, #28]	; (800f404 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800f3e6:	695b      	ldr	r3, [r3, #20]
 800f3e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f3ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3f0:	d101      	bne.n	800f3f6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800f3f2:	2303      	movs	r3, #3
 800f3f4:	e000      	b.n	800f3f8 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800f3f6:	2300      	movs	r3, #0
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	370c      	adds	r7, #12
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f402:	4770      	bx	lr
 800f404:	40007000 	.word	0x40007000
 800f408:	20000194 	.word	0x20000194
 800f40c:	431bde83 	.word	0x431bde83

0800f410 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b086      	sub	sp, #24
 800f414:	af02      	add	r7, sp, #8
 800f416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800f418:	f7fb fdd2 	bl	800afc0 <HAL_GetTick>
 800f41c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d101      	bne.n	800f428 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800f424:	2301      	movs	r3, #1
 800f426:	e069      	b.n	800f4fc <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f42e:	b2db      	uxtb	r3, r3
 800f430:	2b00      	cmp	r3, #0
 800f432:	d10b      	bne.n	800f44c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2200      	movs	r2, #0
 800f438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800f43c:	6878      	ldr	r0, [r7, #4]
 800f43e:	f7f2 fc9f 	bl	8001d80 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800f442:	f241 3188 	movw	r1, #5000	; 0x1388
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 f85e 	bl	800f508 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	689b      	ldr	r3, [r3, #8]
 800f45a:	3b01      	subs	r3, #1
 800f45c:	021a      	lsls	r2, r3, #8
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	430a      	orrs	r2, r1
 800f464:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f46a:	9300      	str	r3, [sp, #0]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	2200      	movs	r2, #0
 800f470:	2120      	movs	r1, #32
 800f472:	6878      	ldr	r0, [r7, #4]
 800f474:	f000 f856 	bl	800f524 <QSPI_WaitFlagStateUntilTimeout>
 800f478:	4603      	mov	r3, r0
 800f47a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800f47c:	7afb      	ldrb	r3, [r7, #11]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d137      	bne.n	800f4f2 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f48c:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	6852      	ldr	r2, [r2, #4]
 800f494:	0611      	lsls	r1, r2, #24
 800f496:	687a      	ldr	r2, [r7, #4]
 800f498:	68d2      	ldr	r2, [r2, #12]
 800f49a:	4311      	orrs	r1, r2
 800f49c:	687a      	ldr	r2, [r7, #4]
 800f49e:	69d2      	ldr	r2, [r2, #28]
 800f4a0:	4311      	orrs	r1, r2
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	6a12      	ldr	r2, [r2, #32]
 800f4a6:	4311      	orrs	r1, r2
 800f4a8:	687a      	ldr	r2, [r7, #4]
 800f4aa:	6812      	ldr	r2, [r2, #0]
 800f4ac:	430b      	orrs	r3, r1
 800f4ae:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	685a      	ldr	r2, [r3, #4]
 800f4b6:	4b13      	ldr	r3, [pc, #76]	; (800f504 <HAL_QSPI_Init+0xf4>)
 800f4b8:	4013      	ands	r3, r2
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	6912      	ldr	r2, [r2, #16]
 800f4be:	0411      	lsls	r1, r2, #16
 800f4c0:	687a      	ldr	r2, [r7, #4]
 800f4c2:	6952      	ldr	r2, [r2, #20]
 800f4c4:	4311      	orrs	r1, r2
 800f4c6:	687a      	ldr	r2, [r7, #4]
 800f4c8:	6992      	ldr	r2, [r2, #24]
 800f4ca:	4311      	orrs	r1, r2
 800f4cc:	687a      	ldr	r2, [r7, #4]
 800f4ce:	6812      	ldr	r2, [r2, #0]
 800f4d0:	430b      	orrs	r3, r1
 800f4d2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	681a      	ldr	r2, [r3, #0]
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	f042 0201 	orr.w	r2, r2, #1
 800f4e2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2201      	movs	r2, #1
 800f4ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800f4fa:	7afb      	ldrb	r3, [r7, #11]
}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	3710      	adds	r7, #16
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}
 800f504:	ffe0f8fe 	.word	0xffe0f8fe

0800f508 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800f508:	b480      	push	{r7}
 800f50a:	b083      	sub	sp, #12
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
 800f510:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	683a      	ldr	r2, [r7, #0]
 800f516:	649a      	str	r2, [r3, #72]	; 0x48
}
 800f518:	bf00      	nop
 800f51a:	370c      	adds	r7, #12
 800f51c:	46bd      	mov	sp, r7
 800f51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f522:	4770      	bx	lr

0800f524 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b084      	sub	sp, #16
 800f528:	af00      	add	r7, sp, #0
 800f52a:	60f8      	str	r0, [r7, #12]
 800f52c:	60b9      	str	r1, [r7, #8]
 800f52e:	603b      	str	r3, [r7, #0]
 800f530:	4613      	mov	r3, r2
 800f532:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800f534:	e01a      	b.n	800f56c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f536:	69bb      	ldr	r3, [r7, #24]
 800f538:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f53c:	d016      	beq.n	800f56c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f53e:	f7fb fd3f 	bl	800afc0 <HAL_GetTick>
 800f542:	4602      	mov	r2, r0
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	1ad3      	subs	r3, r2, r3
 800f548:	69ba      	ldr	r2, [r7, #24]
 800f54a:	429a      	cmp	r2, r3
 800f54c:	d302      	bcc.n	800f554 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800f54e:	69bb      	ldr	r3, [r7, #24]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d10b      	bne.n	800f56c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	2204      	movs	r2, #4
 800f558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f560:	f043 0201 	orr.w	r2, r3, #1
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800f568:	2301      	movs	r3, #1
 800f56a:	e00e      	b.n	800f58a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	689a      	ldr	r2, [r3, #8]
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	4013      	ands	r3, r2
 800f576:	2b00      	cmp	r3, #0
 800f578:	bf14      	ite	ne
 800f57a:	2301      	movne	r3, #1
 800f57c:	2300      	moveq	r3, #0
 800f57e:	b2db      	uxtb	r3, r3
 800f580:	461a      	mov	r2, r3
 800f582:	79fb      	ldrb	r3, [r7, #7]
 800f584:	429a      	cmp	r2, r3
 800f586:	d1d6      	bne.n	800f536 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f588:	2300      	movs	r3, #0
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3710      	adds	r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
	...

0800f594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b088      	sub	sp, #32
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d102      	bne.n	800f5a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800f5a2:	2301      	movs	r3, #1
 800f5a4:	f000 bc08 	b.w	800fdb8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800f5a8:	4b96      	ldr	r3, [pc, #600]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f5aa:	689b      	ldr	r3, [r3, #8]
 800f5ac:	f003 030c 	and.w	r3, r3, #12
 800f5b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800f5b2:	4b94      	ldr	r3, [pc, #592]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f5b4:	68db      	ldr	r3, [r3, #12]
 800f5b6:	f003 0303 	and.w	r3, r3, #3
 800f5ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	f003 0310 	and.w	r3, r3, #16
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	f000 80e4 	beq.w	800f792 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800f5ca:	69bb      	ldr	r3, [r7, #24]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d007      	beq.n	800f5e0 <HAL_RCC_OscConfig+0x4c>
 800f5d0:	69bb      	ldr	r3, [r7, #24]
 800f5d2:	2b0c      	cmp	r3, #12
 800f5d4:	f040 808b 	bne.w	800f6ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	f040 8087 	bne.w	800f6ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800f5e0:	4b88      	ldr	r3, [pc, #544]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	f003 0302 	and.w	r3, r3, #2
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d005      	beq.n	800f5f8 <HAL_RCC_OscConfig+0x64>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	699b      	ldr	r3, [r3, #24]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d101      	bne.n	800f5f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800f5f4:	2301      	movs	r3, #1
 800f5f6:	e3df      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	6a1a      	ldr	r2, [r3, #32]
 800f5fc:	4b81      	ldr	r3, [pc, #516]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	f003 0308 	and.w	r3, r3, #8
 800f604:	2b00      	cmp	r3, #0
 800f606:	d004      	beq.n	800f612 <HAL_RCC_OscConfig+0x7e>
 800f608:	4b7e      	ldr	r3, [pc, #504]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f610:	e005      	b.n	800f61e <HAL_RCC_OscConfig+0x8a>
 800f612:	4b7c      	ldr	r3, [pc, #496]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f614:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f618:	091b      	lsrs	r3, r3, #4
 800f61a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f61e:	4293      	cmp	r3, r2
 800f620:	d223      	bcs.n	800f66a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	6a1b      	ldr	r3, [r3, #32]
 800f626:	4618      	mov	r0, r3
 800f628:	f000 fd92 	bl	8010150 <RCC_SetFlashLatencyFromMSIRange>
 800f62c:	4603      	mov	r3, r0
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d001      	beq.n	800f636 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800f632:	2301      	movs	r3, #1
 800f634:	e3c0      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800f636:	4b73      	ldr	r3, [pc, #460]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	4a72      	ldr	r2, [pc, #456]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f63c:	f043 0308 	orr.w	r3, r3, #8
 800f640:	6013      	str	r3, [r2, #0]
 800f642:	4b70      	ldr	r3, [pc, #448]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	6a1b      	ldr	r3, [r3, #32]
 800f64e:	496d      	ldr	r1, [pc, #436]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f650:	4313      	orrs	r3, r2
 800f652:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800f654:	4b6b      	ldr	r3, [pc, #428]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f656:	685b      	ldr	r3, [r3, #4]
 800f658:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	69db      	ldr	r3, [r3, #28]
 800f660:	021b      	lsls	r3, r3, #8
 800f662:	4968      	ldr	r1, [pc, #416]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f664:	4313      	orrs	r3, r2
 800f666:	604b      	str	r3, [r1, #4]
 800f668:	e025      	b.n	800f6b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800f66a:	4b66      	ldr	r3, [pc, #408]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	4a65      	ldr	r2, [pc, #404]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f670:	f043 0308 	orr.w	r3, r3, #8
 800f674:	6013      	str	r3, [r2, #0]
 800f676:	4b63      	ldr	r3, [pc, #396]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	6a1b      	ldr	r3, [r3, #32]
 800f682:	4960      	ldr	r1, [pc, #384]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f684:	4313      	orrs	r3, r2
 800f686:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800f688:	4b5e      	ldr	r3, [pc, #376]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f68a:	685b      	ldr	r3, [r3, #4]
 800f68c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	69db      	ldr	r3, [r3, #28]
 800f694:	021b      	lsls	r3, r3, #8
 800f696:	495b      	ldr	r1, [pc, #364]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f698:	4313      	orrs	r3, r2
 800f69a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800f69c:	69bb      	ldr	r3, [r7, #24]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d109      	bne.n	800f6b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6a1b      	ldr	r3, [r3, #32]
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f000 fd52 	bl	8010150 <RCC_SetFlashLatencyFromMSIRange>
 800f6ac:	4603      	mov	r3, r0
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d001      	beq.n	800f6b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800f6b2:	2301      	movs	r3, #1
 800f6b4:	e380      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800f6b6:	f000 fc87 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 800f6ba:	4602      	mov	r2, r0
 800f6bc:	4b51      	ldr	r3, [pc, #324]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f6be:	689b      	ldr	r3, [r3, #8]
 800f6c0:	091b      	lsrs	r3, r3, #4
 800f6c2:	f003 030f 	and.w	r3, r3, #15
 800f6c6:	4950      	ldr	r1, [pc, #320]	; (800f808 <HAL_RCC_OscConfig+0x274>)
 800f6c8:	5ccb      	ldrb	r3, [r1, r3]
 800f6ca:	f003 031f 	and.w	r3, r3, #31
 800f6ce:	fa22 f303 	lsr.w	r3, r2, r3
 800f6d2:	4a4e      	ldr	r2, [pc, #312]	; (800f80c <HAL_RCC_OscConfig+0x278>)
 800f6d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800f6d6:	4b4e      	ldr	r3, [pc, #312]	; (800f810 <HAL_RCC_OscConfig+0x27c>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7fb fc20 	bl	800af20 <HAL_InitTick>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800f6e4:	7bfb      	ldrb	r3, [r7, #15]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d052      	beq.n	800f790 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800f6ea:	7bfb      	ldrb	r3, [r7, #15]
 800f6ec:	e364      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	699b      	ldr	r3, [r3, #24]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d032      	beq.n	800f75c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800f6f6:	4b43      	ldr	r3, [pc, #268]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	4a42      	ldr	r2, [pc, #264]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f6fc:	f043 0301 	orr.w	r3, r3, #1
 800f700:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800f702:	f7fb fc5d 	bl	800afc0 <HAL_GetTick>
 800f706:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800f708:	e008      	b.n	800f71c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800f70a:	f7fb fc59 	bl	800afc0 <HAL_GetTick>
 800f70e:	4602      	mov	r2, r0
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	1ad3      	subs	r3, r2, r3
 800f714:	2b02      	cmp	r3, #2
 800f716:	d901      	bls.n	800f71c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800f718:	2303      	movs	r3, #3
 800f71a:	e34d      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800f71c:	4b39      	ldr	r3, [pc, #228]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	f003 0302 	and.w	r3, r3, #2
 800f724:	2b00      	cmp	r3, #0
 800f726:	d0f0      	beq.n	800f70a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800f728:	4b36      	ldr	r3, [pc, #216]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	4a35      	ldr	r2, [pc, #212]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f72e:	f043 0308 	orr.w	r3, r3, #8
 800f732:	6013      	str	r3, [r2, #0]
 800f734:	4b33      	ldr	r3, [pc, #204]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	6a1b      	ldr	r3, [r3, #32]
 800f740:	4930      	ldr	r1, [pc, #192]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f742:	4313      	orrs	r3, r2
 800f744:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800f746:	4b2f      	ldr	r3, [pc, #188]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f748:	685b      	ldr	r3, [r3, #4]
 800f74a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	69db      	ldr	r3, [r3, #28]
 800f752:	021b      	lsls	r3, r3, #8
 800f754:	492b      	ldr	r1, [pc, #172]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f756:	4313      	orrs	r3, r2
 800f758:	604b      	str	r3, [r1, #4]
 800f75a:	e01a      	b.n	800f792 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800f75c:	4b29      	ldr	r3, [pc, #164]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	4a28      	ldr	r2, [pc, #160]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f762:	f023 0301 	bic.w	r3, r3, #1
 800f766:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800f768:	f7fb fc2a 	bl	800afc0 <HAL_GetTick>
 800f76c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800f76e:	e008      	b.n	800f782 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800f770:	f7fb fc26 	bl	800afc0 <HAL_GetTick>
 800f774:	4602      	mov	r2, r0
 800f776:	693b      	ldr	r3, [r7, #16]
 800f778:	1ad3      	subs	r3, r2, r3
 800f77a:	2b02      	cmp	r3, #2
 800f77c:	d901      	bls.n	800f782 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800f77e:	2303      	movs	r3, #3
 800f780:	e31a      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800f782:	4b20      	ldr	r3, [pc, #128]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	f003 0302 	and.w	r3, r3, #2
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d1f0      	bne.n	800f770 <HAL_RCC_OscConfig+0x1dc>
 800f78e:	e000      	b.n	800f792 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800f790:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	f003 0301 	and.w	r3, r3, #1
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d073      	beq.n	800f886 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800f79e:	69bb      	ldr	r3, [r7, #24]
 800f7a0:	2b08      	cmp	r3, #8
 800f7a2:	d005      	beq.n	800f7b0 <HAL_RCC_OscConfig+0x21c>
 800f7a4:	69bb      	ldr	r3, [r7, #24]
 800f7a6:	2b0c      	cmp	r3, #12
 800f7a8:	d10e      	bne.n	800f7c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800f7aa:	697b      	ldr	r3, [r7, #20]
 800f7ac:	2b03      	cmp	r3, #3
 800f7ae:	d10b      	bne.n	800f7c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f7b0:	4b14      	ldr	r3, [pc, #80]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d063      	beq.n	800f884 <HAL_RCC_OscConfig+0x2f0>
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	685b      	ldr	r3, [r3, #4]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d15f      	bne.n	800f884 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	e2f7      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	685b      	ldr	r3, [r3, #4]
 800f7cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f7d0:	d106      	bne.n	800f7e0 <HAL_RCC_OscConfig+0x24c>
 800f7d2:	4b0c      	ldr	r3, [pc, #48]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4a0b      	ldr	r2, [pc, #44]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f7dc:	6013      	str	r3, [r2, #0]
 800f7de:	e025      	b.n	800f82c <HAL_RCC_OscConfig+0x298>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	685b      	ldr	r3, [r3, #4]
 800f7e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f7e8:	d114      	bne.n	800f814 <HAL_RCC_OscConfig+0x280>
 800f7ea:	4b06      	ldr	r3, [pc, #24]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4a05      	ldr	r2, [pc, #20]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800f7f4:	6013      	str	r3, [r2, #0]
 800f7f6:	4b03      	ldr	r3, [pc, #12]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	4a02      	ldr	r2, [pc, #8]	; (800f804 <HAL_RCC_OscConfig+0x270>)
 800f7fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f800:	6013      	str	r3, [r2, #0]
 800f802:	e013      	b.n	800f82c <HAL_RCC_OscConfig+0x298>
 800f804:	40021000 	.word	0x40021000
 800f808:	08019c98 	.word	0x08019c98
 800f80c:	20000194 	.word	0x20000194
 800f810:	20000550 	.word	0x20000550
 800f814:	4ba0      	ldr	r3, [pc, #640]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	4a9f      	ldr	r2, [pc, #636]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f81a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f81e:	6013      	str	r3, [r2, #0]
 800f820:	4b9d      	ldr	r3, [pc, #628]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	4a9c      	ldr	r2, [pc, #624]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f82a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	685b      	ldr	r3, [r3, #4]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d013      	beq.n	800f85c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f834:	f7fb fbc4 	bl	800afc0 <HAL_GetTick>
 800f838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800f83a:	e008      	b.n	800f84e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800f83c:	f7fb fbc0 	bl	800afc0 <HAL_GetTick>
 800f840:	4602      	mov	r2, r0
 800f842:	693b      	ldr	r3, [r7, #16]
 800f844:	1ad3      	subs	r3, r2, r3
 800f846:	2b64      	cmp	r3, #100	; 0x64
 800f848:	d901      	bls.n	800f84e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800f84a:	2303      	movs	r3, #3
 800f84c:	e2b4      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800f84e:	4b92      	ldr	r3, [pc, #584]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f856:	2b00      	cmp	r3, #0
 800f858:	d0f0      	beq.n	800f83c <HAL_RCC_OscConfig+0x2a8>
 800f85a:	e014      	b.n	800f886 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f85c:	f7fb fbb0 	bl	800afc0 <HAL_GetTick>
 800f860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800f862:	e008      	b.n	800f876 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800f864:	f7fb fbac 	bl	800afc0 <HAL_GetTick>
 800f868:	4602      	mov	r2, r0
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	1ad3      	subs	r3, r2, r3
 800f86e:	2b64      	cmp	r3, #100	; 0x64
 800f870:	d901      	bls.n	800f876 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800f872:	2303      	movs	r3, #3
 800f874:	e2a0      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800f876:	4b88      	ldr	r3, [pc, #544]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d1f0      	bne.n	800f864 <HAL_RCC_OscConfig+0x2d0>
 800f882:	e000      	b.n	800f886 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	f003 0302 	and.w	r3, r3, #2
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d060      	beq.n	800f954 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800f892:	69bb      	ldr	r3, [r7, #24]
 800f894:	2b04      	cmp	r3, #4
 800f896:	d005      	beq.n	800f8a4 <HAL_RCC_OscConfig+0x310>
 800f898:	69bb      	ldr	r3, [r7, #24]
 800f89a:	2b0c      	cmp	r3, #12
 800f89c:	d119      	bne.n	800f8d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800f89e:	697b      	ldr	r3, [r7, #20]
 800f8a0:	2b02      	cmp	r3, #2
 800f8a2:	d116      	bne.n	800f8d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800f8a4:	4b7c      	ldr	r3, [pc, #496]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d005      	beq.n	800f8bc <HAL_RCC_OscConfig+0x328>
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	68db      	ldr	r3, [r3, #12]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d101      	bne.n	800f8bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800f8b8:	2301      	movs	r3, #1
 800f8ba:	e27d      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f8bc:	4b76      	ldr	r3, [pc, #472]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f8be:	685b      	ldr	r3, [r3, #4]
 800f8c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	691b      	ldr	r3, [r3, #16]
 800f8c8:	061b      	lsls	r3, r3, #24
 800f8ca:	4973      	ldr	r1, [pc, #460]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f8cc:	4313      	orrs	r3, r2
 800f8ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800f8d0:	e040      	b.n	800f954 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	68db      	ldr	r3, [r3, #12]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d023      	beq.n	800f922 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f8da:	4b6f      	ldr	r3, [pc, #444]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a6e      	ldr	r2, [pc, #440]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f8e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f8e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f8e6:	f7fb fb6b 	bl	800afc0 <HAL_GetTick>
 800f8ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800f8ec:	e008      	b.n	800f900 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800f8ee:	f7fb fb67 	bl	800afc0 <HAL_GetTick>
 800f8f2:	4602      	mov	r2, r0
 800f8f4:	693b      	ldr	r3, [r7, #16]
 800f8f6:	1ad3      	subs	r3, r2, r3
 800f8f8:	2b02      	cmp	r3, #2
 800f8fa:	d901      	bls.n	800f900 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800f8fc:	2303      	movs	r3, #3
 800f8fe:	e25b      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800f900:	4b65      	ldr	r3, [pc, #404]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d0f0      	beq.n	800f8ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f90c:	4b62      	ldr	r3, [pc, #392]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f90e:	685b      	ldr	r3, [r3, #4]
 800f910:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	691b      	ldr	r3, [r3, #16]
 800f918:	061b      	lsls	r3, r3, #24
 800f91a:	495f      	ldr	r1, [pc, #380]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f91c:	4313      	orrs	r3, r2
 800f91e:	604b      	str	r3, [r1, #4]
 800f920:	e018      	b.n	800f954 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f922:	4b5d      	ldr	r3, [pc, #372]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	4a5c      	ldr	r2, [pc, #368]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f92c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f92e:	f7fb fb47 	bl	800afc0 <HAL_GetTick>
 800f932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800f934:	e008      	b.n	800f948 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800f936:	f7fb fb43 	bl	800afc0 <HAL_GetTick>
 800f93a:	4602      	mov	r2, r0
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	1ad3      	subs	r3, r2, r3
 800f940:	2b02      	cmp	r3, #2
 800f942:	d901      	bls.n	800f948 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800f944:	2303      	movs	r3, #3
 800f946:	e237      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800f948:	4b53      	ldr	r3, [pc, #332]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f950:	2b00      	cmp	r3, #0
 800f952:	d1f0      	bne.n	800f936 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	f003 0308 	and.w	r3, r3, #8
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d03c      	beq.n	800f9da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	695b      	ldr	r3, [r3, #20]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d01c      	beq.n	800f9a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f968:	4b4b      	ldr	r3, [pc, #300]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f96a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f96e:	4a4a      	ldr	r2, [pc, #296]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f970:	f043 0301 	orr.w	r3, r3, #1
 800f974:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f978:	f7fb fb22 	bl	800afc0 <HAL_GetTick>
 800f97c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800f97e:	e008      	b.n	800f992 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800f980:	f7fb fb1e 	bl	800afc0 <HAL_GetTick>
 800f984:	4602      	mov	r2, r0
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	1ad3      	subs	r3, r2, r3
 800f98a:	2b02      	cmp	r3, #2
 800f98c:	d901      	bls.n	800f992 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800f98e:	2303      	movs	r3, #3
 800f990:	e212      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800f992:	4b41      	ldr	r3, [pc, #260]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f994:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f998:	f003 0302 	and.w	r3, r3, #2
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d0ef      	beq.n	800f980 <HAL_RCC_OscConfig+0x3ec>
 800f9a0:	e01b      	b.n	800f9da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f9a2:	4b3d      	ldr	r3, [pc, #244]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f9a8:	4a3b      	ldr	r2, [pc, #236]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9aa:	f023 0301 	bic.w	r3, r3, #1
 800f9ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f9b2:	f7fb fb05 	bl	800afc0 <HAL_GetTick>
 800f9b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800f9b8:	e008      	b.n	800f9cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800f9ba:	f7fb fb01 	bl	800afc0 <HAL_GetTick>
 800f9be:	4602      	mov	r2, r0
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	1ad3      	subs	r3, r2, r3
 800f9c4:	2b02      	cmp	r3, #2
 800f9c6:	d901      	bls.n	800f9cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800f9c8:	2303      	movs	r3, #3
 800f9ca:	e1f5      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800f9cc:	4b32      	ldr	r3, [pc, #200]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f9d2:	f003 0302 	and.w	r3, r3, #2
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d1ef      	bne.n	800f9ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	f003 0304 	and.w	r3, r3, #4
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	f000 80a6 	beq.w	800fb34 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800f9ec:	4b2a      	ldr	r3, [pc, #168]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d10d      	bne.n	800fa14 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f9f8:	4b27      	ldr	r3, [pc, #156]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9fc:	4a26      	ldr	r2, [pc, #152]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800f9fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fa02:	6593      	str	r3, [r2, #88]	; 0x58
 800fa04:	4b24      	ldr	r3, [pc, #144]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fa0c:	60bb      	str	r3, [r7, #8]
 800fa0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800fa10:	2301      	movs	r3, #1
 800fa12:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800fa14:	4b21      	ldr	r3, [pc, #132]	; (800fa9c <HAL_RCC_OscConfig+0x508>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d118      	bne.n	800fa52 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fa20:	4b1e      	ldr	r3, [pc, #120]	; (800fa9c <HAL_RCC_OscConfig+0x508>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	4a1d      	ldr	r2, [pc, #116]	; (800fa9c <HAL_RCC_OscConfig+0x508>)
 800fa26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fa2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800fa2c:	f7fb fac8 	bl	800afc0 <HAL_GetTick>
 800fa30:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800fa32:	e008      	b.n	800fa46 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fa34:	f7fb fac4 	bl	800afc0 <HAL_GetTick>
 800fa38:	4602      	mov	r2, r0
 800fa3a:	693b      	ldr	r3, [r7, #16]
 800fa3c:	1ad3      	subs	r3, r2, r3
 800fa3e:	2b02      	cmp	r3, #2
 800fa40:	d901      	bls.n	800fa46 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800fa42:	2303      	movs	r3, #3
 800fa44:	e1b8      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800fa46:	4b15      	ldr	r3, [pc, #84]	; (800fa9c <HAL_RCC_OscConfig+0x508>)
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d0f0      	beq.n	800fa34 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	689b      	ldr	r3, [r3, #8]
 800fa56:	2b01      	cmp	r3, #1
 800fa58:	d108      	bne.n	800fa6c <HAL_RCC_OscConfig+0x4d8>
 800fa5a:	4b0f      	ldr	r3, [pc, #60]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fa60:	4a0d      	ldr	r2, [pc, #52]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa62:	f043 0301 	orr.w	r3, r3, #1
 800fa66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800fa6a:	e029      	b.n	800fac0 <HAL_RCC_OscConfig+0x52c>
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	689b      	ldr	r3, [r3, #8]
 800fa70:	2b05      	cmp	r3, #5
 800fa72:	d115      	bne.n	800faa0 <HAL_RCC_OscConfig+0x50c>
 800fa74:	4b08      	ldr	r3, [pc, #32]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fa7a:	4a07      	ldr	r2, [pc, #28]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa7c:	f043 0304 	orr.w	r3, r3, #4
 800fa80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800fa84:	4b04      	ldr	r3, [pc, #16]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fa8a:	4a03      	ldr	r2, [pc, #12]	; (800fa98 <HAL_RCC_OscConfig+0x504>)
 800fa8c:	f043 0301 	orr.w	r3, r3, #1
 800fa90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800fa94:	e014      	b.n	800fac0 <HAL_RCC_OscConfig+0x52c>
 800fa96:	bf00      	nop
 800fa98:	40021000 	.word	0x40021000
 800fa9c:	40007000 	.word	0x40007000
 800faa0:	4b9d      	ldr	r3, [pc, #628]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800faa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800faa6:	4a9c      	ldr	r2, [pc, #624]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800faa8:	f023 0301 	bic.w	r3, r3, #1
 800faac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800fab0:	4b99      	ldr	r3, [pc, #612]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fab6:	4a98      	ldr	r2, [pc, #608]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fab8:	f023 0304 	bic.w	r3, r3, #4
 800fabc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	689b      	ldr	r3, [r3, #8]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d016      	beq.n	800faf6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800fac8:	f7fb fa7a 	bl	800afc0 <HAL_GetTick>
 800facc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800face:	e00a      	b.n	800fae6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fad0:	f7fb fa76 	bl	800afc0 <HAL_GetTick>
 800fad4:	4602      	mov	r2, r0
 800fad6:	693b      	ldr	r3, [r7, #16]
 800fad8:	1ad3      	subs	r3, r2, r3
 800fada:	f241 3288 	movw	r2, #5000	; 0x1388
 800fade:	4293      	cmp	r3, r2
 800fae0:	d901      	bls.n	800fae6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800fae2:	2303      	movs	r3, #3
 800fae4:	e168      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800fae6:	4b8c      	ldr	r3, [pc, #560]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800faec:	f003 0302 	and.w	r3, r3, #2
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d0ed      	beq.n	800fad0 <HAL_RCC_OscConfig+0x53c>
 800faf4:	e015      	b.n	800fb22 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800faf6:	f7fb fa63 	bl	800afc0 <HAL_GetTick>
 800fafa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800fafc:	e00a      	b.n	800fb14 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fafe:	f7fb fa5f 	bl	800afc0 <HAL_GetTick>
 800fb02:	4602      	mov	r2, r0
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	1ad3      	subs	r3, r2, r3
 800fb08:	f241 3288 	movw	r2, #5000	; 0x1388
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d901      	bls.n	800fb14 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800fb10:	2303      	movs	r3, #3
 800fb12:	e151      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800fb14:	4b80      	ldr	r3, [pc, #512]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb1a:	f003 0302 	and.w	r3, r3, #2
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d1ed      	bne.n	800fafe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800fb22:	7ffb      	ldrb	r3, [r7, #31]
 800fb24:	2b01      	cmp	r3, #1
 800fb26:	d105      	bne.n	800fb34 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800fb28:	4b7b      	ldr	r3, [pc, #492]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb2c:	4a7a      	ldr	r2, [pc, #488]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fb32:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	f003 0320 	and.w	r3, r3, #32
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d03c      	beq.n	800fbba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d01c      	beq.n	800fb82 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800fb48:	4b73      	ldr	r3, [pc, #460]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fb4e:	4a72      	ldr	r2, [pc, #456]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb50:	f043 0301 	orr.w	r3, r3, #1
 800fb54:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800fb58:	f7fb fa32 	bl	800afc0 <HAL_GetTick>
 800fb5c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800fb5e:	e008      	b.n	800fb72 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800fb60:	f7fb fa2e 	bl	800afc0 <HAL_GetTick>
 800fb64:	4602      	mov	r2, r0
 800fb66:	693b      	ldr	r3, [r7, #16]
 800fb68:	1ad3      	subs	r3, r2, r3
 800fb6a:	2b02      	cmp	r3, #2
 800fb6c:	d901      	bls.n	800fb72 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800fb6e:	2303      	movs	r3, #3
 800fb70:	e122      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800fb72:	4b69      	ldr	r3, [pc, #420]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fb78:	f003 0302 	and.w	r3, r3, #2
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d0ef      	beq.n	800fb60 <HAL_RCC_OscConfig+0x5cc>
 800fb80:	e01b      	b.n	800fbba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800fb82:	4b65      	ldr	r3, [pc, #404]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fb88:	4a63      	ldr	r2, [pc, #396]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fb8a:	f023 0301 	bic.w	r3, r3, #1
 800fb8e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800fb92:	f7fb fa15 	bl	800afc0 <HAL_GetTick>
 800fb96:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800fb98:	e008      	b.n	800fbac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800fb9a:	f7fb fa11 	bl	800afc0 <HAL_GetTick>
 800fb9e:	4602      	mov	r2, r0
 800fba0:	693b      	ldr	r3, [r7, #16]
 800fba2:	1ad3      	subs	r3, r2, r3
 800fba4:	2b02      	cmp	r3, #2
 800fba6:	d901      	bls.n	800fbac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800fba8:	2303      	movs	r3, #3
 800fbaa:	e105      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800fbac:	4b5a      	ldr	r3, [pc, #360]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fbae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fbb2:	f003 0302 	and.w	r3, r3, #2
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d1ef      	bne.n	800fb9a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	f000 80f9 	beq.w	800fdb6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbc8:	2b02      	cmp	r3, #2
 800fbca:	f040 80cf 	bne.w	800fd6c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800fbce:	4b52      	ldr	r3, [pc, #328]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fbd0:	68db      	ldr	r3, [r3, #12]
 800fbd2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800fbd4:	697b      	ldr	r3, [r7, #20]
 800fbd6:	f003 0203 	and.w	r2, r3, #3
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	d12c      	bne.n	800fc3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbec:	3b01      	subs	r3, #1
 800fbee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800fbf0:	429a      	cmp	r2, r3
 800fbf2:	d123      	bne.n	800fc3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fbfe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800fc00:	429a      	cmp	r2, r3
 800fc02:	d11b      	bne.n	800fc3c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc0e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800fc10:	429a      	cmp	r2, r3
 800fc12:	d113      	bne.n	800fc3c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc1e:	085b      	lsrs	r3, r3, #1
 800fc20:	3b01      	subs	r3, #1
 800fc22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800fc24:	429a      	cmp	r2, r3
 800fc26:	d109      	bne.n	800fc3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc32:	085b      	lsrs	r3, r3, #1
 800fc34:	3b01      	subs	r3, #1
 800fc36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d071      	beq.n	800fd20 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800fc3c:	69bb      	ldr	r3, [r7, #24]
 800fc3e:	2b0c      	cmp	r3, #12
 800fc40:	d068      	beq.n	800fd14 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800fc42:	4b35      	ldr	r3, [pc, #212]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d105      	bne.n	800fc5a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800fc4e:	4b32      	ldr	r3, [pc, #200]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d001      	beq.n	800fc5e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	e0ac      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800fc5e:	4b2e      	ldr	r3, [pc, #184]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	4a2d      	ldr	r2, [pc, #180]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fc68:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800fc6a:	f7fb f9a9 	bl	800afc0 <HAL_GetTick>
 800fc6e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fc70:	e008      	b.n	800fc84 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fc72:	f7fb f9a5 	bl	800afc0 <HAL_GetTick>
 800fc76:	4602      	mov	r2, r0
 800fc78:	693b      	ldr	r3, [r7, #16]
 800fc7a:	1ad3      	subs	r3, r2, r3
 800fc7c:	2b02      	cmp	r3, #2
 800fc7e:	d901      	bls.n	800fc84 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800fc80:	2303      	movs	r3, #3
 800fc82:	e099      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fc84:	4b24      	ldr	r3, [pc, #144]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d1f0      	bne.n	800fc72 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800fc90:	4b21      	ldr	r3, [pc, #132]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fc92:	68da      	ldr	r2, [r3, #12]
 800fc94:	4b21      	ldr	r3, [pc, #132]	; (800fd1c <HAL_RCC_OscConfig+0x788>)
 800fc96:	4013      	ands	r3, r2
 800fc98:	687a      	ldr	r2, [r7, #4]
 800fc9a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800fc9c:	687a      	ldr	r2, [r7, #4]
 800fc9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800fca0:	3a01      	subs	r2, #1
 800fca2:	0112      	lsls	r2, r2, #4
 800fca4:	4311      	orrs	r1, r2
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800fcaa:	0212      	lsls	r2, r2, #8
 800fcac:	4311      	orrs	r1, r2
 800fcae:	687a      	ldr	r2, [r7, #4]
 800fcb0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800fcb2:	0852      	lsrs	r2, r2, #1
 800fcb4:	3a01      	subs	r2, #1
 800fcb6:	0552      	lsls	r2, r2, #21
 800fcb8:	4311      	orrs	r1, r2
 800fcba:	687a      	ldr	r2, [r7, #4]
 800fcbc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800fcbe:	0852      	lsrs	r2, r2, #1
 800fcc0:	3a01      	subs	r2, #1
 800fcc2:	0652      	lsls	r2, r2, #25
 800fcc4:	4311      	orrs	r1, r2
 800fcc6:	687a      	ldr	r2, [r7, #4]
 800fcc8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800fcca:	06d2      	lsls	r2, r2, #27
 800fccc:	430a      	orrs	r2, r1
 800fcce:	4912      	ldr	r1, [pc, #72]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fcd0:	4313      	orrs	r3, r2
 800fcd2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800fcd4:	4b10      	ldr	r3, [pc, #64]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4a0f      	ldr	r2, [pc, #60]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fcda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800fcde:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800fce0:	4b0d      	ldr	r3, [pc, #52]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fce2:	68db      	ldr	r3, [r3, #12]
 800fce4:	4a0c      	ldr	r2, [pc, #48]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fce6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800fcea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800fcec:	f7fb f968 	bl	800afc0 <HAL_GetTick>
 800fcf0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fcf2:	e008      	b.n	800fd06 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fcf4:	f7fb f964 	bl	800afc0 <HAL_GetTick>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	693b      	ldr	r3, [r7, #16]
 800fcfc:	1ad3      	subs	r3, r2, r3
 800fcfe:	2b02      	cmp	r3, #2
 800fd00:	d901      	bls.n	800fd06 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800fd02:	2303      	movs	r3, #3
 800fd04:	e058      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fd06:	4b04      	ldr	r3, [pc, #16]	; (800fd18 <HAL_RCC_OscConfig+0x784>)
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d0f0      	beq.n	800fcf4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800fd12:	e050      	b.n	800fdb6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800fd14:	2301      	movs	r3, #1
 800fd16:	e04f      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
 800fd18:	40021000 	.word	0x40021000
 800fd1c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fd20:	4b27      	ldr	r3, [pc, #156]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d144      	bne.n	800fdb6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800fd2c:	4b24      	ldr	r3, [pc, #144]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	4a23      	ldr	r2, [pc, #140]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800fd36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800fd38:	4b21      	ldr	r3, [pc, #132]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd3a:	68db      	ldr	r3, [r3, #12]
 800fd3c:	4a20      	ldr	r2, [pc, #128]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800fd42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800fd44:	f7fb f93c 	bl	800afc0 <HAL_GetTick>
 800fd48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fd4a:	e008      	b.n	800fd5e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fd4c:	f7fb f938 	bl	800afc0 <HAL_GetTick>
 800fd50:	4602      	mov	r2, r0
 800fd52:	693b      	ldr	r3, [r7, #16]
 800fd54:	1ad3      	subs	r3, r2, r3
 800fd56:	2b02      	cmp	r3, #2
 800fd58:	d901      	bls.n	800fd5e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800fd5a:	2303      	movs	r3, #3
 800fd5c:	e02c      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fd5e:	4b18      	ldr	r3, [pc, #96]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d0f0      	beq.n	800fd4c <HAL_RCC_OscConfig+0x7b8>
 800fd6a:	e024      	b.n	800fdb6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	2b0c      	cmp	r3, #12
 800fd70:	d01f      	beq.n	800fdb2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800fd72:	4b13      	ldr	r3, [pc, #76]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	4a12      	ldr	r2, [pc, #72]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fd7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fd7e:	f7fb f91f 	bl	800afc0 <HAL_GetTick>
 800fd82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fd84:	e008      	b.n	800fd98 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fd86:	f7fb f91b 	bl	800afc0 <HAL_GetTick>
 800fd8a:	4602      	mov	r2, r0
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	1ad3      	subs	r3, r2, r3
 800fd90:	2b02      	cmp	r3, #2
 800fd92:	d901      	bls.n	800fd98 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800fd94:	2303      	movs	r3, #3
 800fd96:	e00f      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fd98:	4b09      	ldr	r3, [pc, #36]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d1f0      	bne.n	800fd86 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800fda4:	4b06      	ldr	r3, [pc, #24]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fda6:	68da      	ldr	r2, [r3, #12]
 800fda8:	4905      	ldr	r1, [pc, #20]	; (800fdc0 <HAL_RCC_OscConfig+0x82c>)
 800fdaa:	4b06      	ldr	r3, [pc, #24]	; (800fdc4 <HAL_RCC_OscConfig+0x830>)
 800fdac:	4013      	ands	r3, r2
 800fdae:	60cb      	str	r3, [r1, #12]
 800fdb0:	e001      	b.n	800fdb6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	e000      	b.n	800fdb8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800fdb6:	2300      	movs	r3, #0
}
 800fdb8:	4618      	mov	r0, r3
 800fdba:	3720      	adds	r7, #32
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}
 800fdc0:	40021000 	.word	0x40021000
 800fdc4:	feeefffc 	.word	0xfeeefffc

0800fdc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b084      	sub	sp, #16
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
 800fdd0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d101      	bne.n	800fddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800fdd8:	2301      	movs	r3, #1
 800fdda:	e0e7      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800fddc:	4b75      	ldr	r3, [pc, #468]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	f003 0307 	and.w	r3, r3, #7
 800fde4:	683a      	ldr	r2, [r7, #0]
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d910      	bls.n	800fe0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800fdea:	4b72      	ldr	r3, [pc, #456]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	f023 0207 	bic.w	r2, r3, #7
 800fdf2:	4970      	ldr	r1, [pc, #448]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	4313      	orrs	r3, r2
 800fdf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800fdfa:	4b6e      	ldr	r3, [pc, #440]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	f003 0307 	and.w	r3, r3, #7
 800fe02:	683a      	ldr	r2, [r7, #0]
 800fe04:	429a      	cmp	r2, r3
 800fe06:	d001      	beq.n	800fe0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800fe08:	2301      	movs	r3, #1
 800fe0a:	e0cf      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	f003 0302 	and.w	r3, r3, #2
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d010      	beq.n	800fe3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	689a      	ldr	r2, [r3, #8]
 800fe1c:	4b66      	ldr	r3, [pc, #408]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe1e:	689b      	ldr	r3, [r3, #8]
 800fe20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fe24:	429a      	cmp	r2, r3
 800fe26:	d908      	bls.n	800fe3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800fe28:	4b63      	ldr	r3, [pc, #396]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	689b      	ldr	r3, [r3, #8]
 800fe34:	4960      	ldr	r1, [pc, #384]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe36:	4313      	orrs	r3, r2
 800fe38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f003 0301 	and.w	r3, r3, #1
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d04c      	beq.n	800fee0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	685b      	ldr	r3, [r3, #4]
 800fe4a:	2b03      	cmp	r3, #3
 800fe4c:	d107      	bne.n	800fe5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800fe4e:	4b5a      	ldr	r3, [pc, #360]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d121      	bne.n	800fe9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800fe5a:	2301      	movs	r3, #1
 800fe5c:	e0a6      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	685b      	ldr	r3, [r3, #4]
 800fe62:	2b02      	cmp	r3, #2
 800fe64:	d107      	bne.n	800fe76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800fe66:	4b54      	ldr	r3, [pc, #336]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d115      	bne.n	800fe9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800fe72:	2301      	movs	r3, #1
 800fe74:	e09a      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	685b      	ldr	r3, [r3, #4]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d107      	bne.n	800fe8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800fe7e:	4b4e      	ldr	r3, [pc, #312]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f003 0302 	and.w	r3, r3, #2
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d109      	bne.n	800fe9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	e08e      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800fe8e:	4b4a      	ldr	r3, [pc, #296]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d101      	bne.n	800fe9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800fe9a:	2301      	movs	r3, #1
 800fe9c:	e086      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800fe9e:	4b46      	ldr	r3, [pc, #280]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fea0:	689b      	ldr	r3, [r3, #8]
 800fea2:	f023 0203 	bic.w	r2, r3, #3
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	685b      	ldr	r3, [r3, #4]
 800feaa:	4943      	ldr	r1, [pc, #268]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800feac:	4313      	orrs	r3, r2
 800feae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800feb0:	f7fb f886 	bl	800afc0 <HAL_GetTick>
 800feb4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800feb6:	e00a      	b.n	800fece <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800feb8:	f7fb f882 	bl	800afc0 <HAL_GetTick>
 800febc:	4602      	mov	r2, r0
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	1ad3      	subs	r3, r2, r3
 800fec2:	f241 3288 	movw	r2, #5000	; 0x1388
 800fec6:	4293      	cmp	r3, r2
 800fec8:	d901      	bls.n	800fece <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800feca:	2303      	movs	r3, #3
 800fecc:	e06e      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800fece:	4b3a      	ldr	r3, [pc, #232]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fed0:	689b      	ldr	r3, [r3, #8]
 800fed2:	f003 020c 	and.w	r2, r3, #12
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	685b      	ldr	r3, [r3, #4]
 800feda:	009b      	lsls	r3, r3, #2
 800fedc:	429a      	cmp	r2, r3
 800fede:	d1eb      	bne.n	800feb8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	f003 0302 	and.w	r3, r3, #2
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d010      	beq.n	800ff0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	689a      	ldr	r2, [r3, #8]
 800fef0:	4b31      	ldr	r3, [pc, #196]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fef2:	689b      	ldr	r3, [r3, #8]
 800fef4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fef8:	429a      	cmp	r2, r3
 800fefa:	d208      	bcs.n	800ff0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800fefc:	4b2e      	ldr	r3, [pc, #184]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800fefe:	689b      	ldr	r3, [r3, #8]
 800ff00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	689b      	ldr	r3, [r3, #8]
 800ff08:	492b      	ldr	r1, [pc, #172]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff0a:	4313      	orrs	r3, r2
 800ff0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ff0e:	4b29      	ldr	r3, [pc, #164]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	f003 0307 	and.w	r3, r3, #7
 800ff16:	683a      	ldr	r2, [r7, #0]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d210      	bcs.n	800ff3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ff1c:	4b25      	ldr	r3, [pc, #148]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	f023 0207 	bic.w	r2, r3, #7
 800ff24:	4923      	ldr	r1, [pc, #140]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800ff26:	683b      	ldr	r3, [r7, #0]
 800ff28:	4313      	orrs	r3, r2
 800ff2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ff2c:	4b21      	ldr	r3, [pc, #132]	; (800ffb4 <HAL_RCC_ClockConfig+0x1ec>)
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	f003 0307 	and.w	r3, r3, #7
 800ff34:	683a      	ldr	r2, [r7, #0]
 800ff36:	429a      	cmp	r2, r3
 800ff38:	d001      	beq.n	800ff3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	e036      	b.n	800ffac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	f003 0304 	and.w	r3, r3, #4
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d008      	beq.n	800ff5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ff4a:	4b1b      	ldr	r3, [pc, #108]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff4c:	689b      	ldr	r3, [r3, #8]
 800ff4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	68db      	ldr	r3, [r3, #12]
 800ff56:	4918      	ldr	r1, [pc, #96]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff58:	4313      	orrs	r3, r2
 800ff5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f003 0308 	and.w	r3, r3, #8
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d009      	beq.n	800ff7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ff68:	4b13      	ldr	r3, [pc, #76]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff6a:	689b      	ldr	r3, [r3, #8]
 800ff6c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	691b      	ldr	r3, [r3, #16]
 800ff74:	00db      	lsls	r3, r3, #3
 800ff76:	4910      	ldr	r1, [pc, #64]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff78:	4313      	orrs	r3, r2
 800ff7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ff7c:	f000 f824 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 800ff80:	4602      	mov	r2, r0
 800ff82:	4b0d      	ldr	r3, [pc, #52]	; (800ffb8 <HAL_RCC_ClockConfig+0x1f0>)
 800ff84:	689b      	ldr	r3, [r3, #8]
 800ff86:	091b      	lsrs	r3, r3, #4
 800ff88:	f003 030f 	and.w	r3, r3, #15
 800ff8c:	490b      	ldr	r1, [pc, #44]	; (800ffbc <HAL_RCC_ClockConfig+0x1f4>)
 800ff8e:	5ccb      	ldrb	r3, [r1, r3]
 800ff90:	f003 031f 	and.w	r3, r3, #31
 800ff94:	fa22 f303 	lsr.w	r3, r2, r3
 800ff98:	4a09      	ldr	r2, [pc, #36]	; (800ffc0 <HAL_RCC_ClockConfig+0x1f8>)
 800ff9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ff9c:	4b09      	ldr	r3, [pc, #36]	; (800ffc4 <HAL_RCC_ClockConfig+0x1fc>)
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7fa ffbd 	bl	800af20 <HAL_InitTick>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	72fb      	strb	r3, [r7, #11]

  return status;
 800ffaa:	7afb      	ldrb	r3, [r7, #11]
}
 800ffac:	4618      	mov	r0, r3
 800ffae:	3710      	adds	r7, #16
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	bd80      	pop	{r7, pc}
 800ffb4:	40022000 	.word	0x40022000
 800ffb8:	40021000 	.word	0x40021000
 800ffbc:	08019c98 	.word	0x08019c98
 800ffc0:	20000194 	.word	0x20000194
 800ffc4:	20000550 	.word	0x20000550

0800ffc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ffc8:	b480      	push	{r7}
 800ffca:	b089      	sub	sp, #36	; 0x24
 800ffcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ffce:	2300      	movs	r3, #0
 800ffd0:	61fb      	str	r3, [r7, #28]
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ffd6:	4b3e      	ldr	r3, [pc, #248]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ffd8:	689b      	ldr	r3, [r3, #8]
 800ffda:	f003 030c 	and.w	r3, r3, #12
 800ffde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ffe0:	4b3b      	ldr	r3, [pc, #236]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800ffe2:	68db      	ldr	r3, [r3, #12]
 800ffe4:	f003 0303 	and.w	r3, r3, #3
 800ffe8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d005      	beq.n	800fffc <HAL_RCC_GetSysClockFreq+0x34>
 800fff0:	693b      	ldr	r3, [r7, #16]
 800fff2:	2b0c      	cmp	r3, #12
 800fff4:	d121      	bne.n	801003a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	2b01      	cmp	r3, #1
 800fffa:	d11e      	bne.n	801003a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800fffc:	4b34      	ldr	r3, [pc, #208]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	f003 0308 	and.w	r3, r3, #8
 8010004:	2b00      	cmp	r3, #0
 8010006:	d107      	bne.n	8010018 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8010008:	4b31      	ldr	r3, [pc, #196]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 801000a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801000e:	0a1b      	lsrs	r3, r3, #8
 8010010:	f003 030f 	and.w	r3, r3, #15
 8010014:	61fb      	str	r3, [r7, #28]
 8010016:	e005      	b.n	8010024 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8010018:	4b2d      	ldr	r3, [pc, #180]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	091b      	lsrs	r3, r3, #4
 801001e:	f003 030f 	and.w	r3, r3, #15
 8010022:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8010024:	4a2b      	ldr	r2, [pc, #172]	; (80100d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8010026:	69fb      	ldr	r3, [r7, #28]
 8010028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801002c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 801002e:	693b      	ldr	r3, [r7, #16]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d10d      	bne.n	8010050 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8010034:	69fb      	ldr	r3, [r7, #28]
 8010036:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8010038:	e00a      	b.n	8010050 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 801003a:	693b      	ldr	r3, [r7, #16]
 801003c:	2b04      	cmp	r3, #4
 801003e:	d102      	bne.n	8010046 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8010040:	4b25      	ldr	r3, [pc, #148]	; (80100d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8010042:	61bb      	str	r3, [r7, #24]
 8010044:	e004      	b.n	8010050 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8010046:	693b      	ldr	r3, [r7, #16]
 8010048:	2b08      	cmp	r3, #8
 801004a:	d101      	bne.n	8010050 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 801004c:	4b23      	ldr	r3, [pc, #140]	; (80100dc <HAL_RCC_GetSysClockFreq+0x114>)
 801004e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8010050:	693b      	ldr	r3, [r7, #16]
 8010052:	2b0c      	cmp	r3, #12
 8010054:	d134      	bne.n	80100c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8010056:	4b1e      	ldr	r3, [pc, #120]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8010058:	68db      	ldr	r3, [r3, #12]
 801005a:	f003 0303 	and.w	r3, r3, #3
 801005e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	2b02      	cmp	r3, #2
 8010064:	d003      	beq.n	801006e <HAL_RCC_GetSysClockFreq+0xa6>
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	2b03      	cmp	r3, #3
 801006a:	d003      	beq.n	8010074 <HAL_RCC_GetSysClockFreq+0xac>
 801006c:	e005      	b.n	801007a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 801006e:	4b1a      	ldr	r3, [pc, #104]	; (80100d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8010070:	617b      	str	r3, [r7, #20]
      break;
 8010072:	e005      	b.n	8010080 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8010074:	4b19      	ldr	r3, [pc, #100]	; (80100dc <HAL_RCC_GetSysClockFreq+0x114>)
 8010076:	617b      	str	r3, [r7, #20]
      break;
 8010078:	e002      	b.n	8010080 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 801007a:	69fb      	ldr	r3, [r7, #28]
 801007c:	617b      	str	r3, [r7, #20]
      break;
 801007e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010080:	4b13      	ldr	r3, [pc, #76]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8010082:	68db      	ldr	r3, [r3, #12]
 8010084:	091b      	lsrs	r3, r3, #4
 8010086:	f003 0307 	and.w	r3, r3, #7
 801008a:	3301      	adds	r3, #1
 801008c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801008e:	4b10      	ldr	r3, [pc, #64]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8010090:	68db      	ldr	r3, [r3, #12]
 8010092:	0a1b      	lsrs	r3, r3, #8
 8010094:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010098:	697a      	ldr	r2, [r7, #20]
 801009a:	fb03 f202 	mul.w	r2, r3, r2
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80100a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80100a6:	4b0a      	ldr	r3, [pc, #40]	; (80100d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80100a8:	68db      	ldr	r3, [r3, #12]
 80100aa:	0e5b      	lsrs	r3, r3, #25
 80100ac:	f003 0303 	and.w	r3, r3, #3
 80100b0:	3301      	adds	r3, #1
 80100b2:	005b      	lsls	r3, r3, #1
 80100b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80100b6:	697a      	ldr	r2, [r7, #20]
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80100be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80100c0:	69bb      	ldr	r3, [r7, #24]
}
 80100c2:	4618      	mov	r0, r3
 80100c4:	3724      	adds	r7, #36	; 0x24
 80100c6:	46bd      	mov	sp, r7
 80100c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100cc:	4770      	bx	lr
 80100ce:	bf00      	nop
 80100d0:	40021000 	.word	0x40021000
 80100d4:	08019cb0 	.word	0x08019cb0
 80100d8:	00f42400 	.word	0x00f42400
 80100dc:	007a1200 	.word	0x007a1200

080100e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80100e0:	b480      	push	{r7}
 80100e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80100e4:	4b03      	ldr	r3, [pc, #12]	; (80100f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80100e6:	681b      	ldr	r3, [r3, #0]
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	46bd      	mov	sp, r7
 80100ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f0:	4770      	bx	lr
 80100f2:	bf00      	nop
 80100f4:	20000194 	.word	0x20000194

080100f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80100fc:	f7ff fff0 	bl	80100e0 <HAL_RCC_GetHCLKFreq>
 8010100:	4602      	mov	r2, r0
 8010102:	4b06      	ldr	r3, [pc, #24]	; (801011c <HAL_RCC_GetPCLK1Freq+0x24>)
 8010104:	689b      	ldr	r3, [r3, #8]
 8010106:	0a1b      	lsrs	r3, r3, #8
 8010108:	f003 0307 	and.w	r3, r3, #7
 801010c:	4904      	ldr	r1, [pc, #16]	; (8010120 <HAL_RCC_GetPCLK1Freq+0x28>)
 801010e:	5ccb      	ldrb	r3, [r1, r3]
 8010110:	f003 031f 	and.w	r3, r3, #31
 8010114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010118:	4618      	mov	r0, r3
 801011a:	bd80      	pop	{r7, pc}
 801011c:	40021000 	.word	0x40021000
 8010120:	08019ca8 	.word	0x08019ca8

08010124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8010128:	f7ff ffda 	bl	80100e0 <HAL_RCC_GetHCLKFreq>
 801012c:	4602      	mov	r2, r0
 801012e:	4b06      	ldr	r3, [pc, #24]	; (8010148 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010130:	689b      	ldr	r3, [r3, #8]
 8010132:	0adb      	lsrs	r3, r3, #11
 8010134:	f003 0307 	and.w	r3, r3, #7
 8010138:	4904      	ldr	r1, [pc, #16]	; (801014c <HAL_RCC_GetPCLK2Freq+0x28>)
 801013a:	5ccb      	ldrb	r3, [r1, r3]
 801013c:	f003 031f 	and.w	r3, r3, #31
 8010140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010144:	4618      	mov	r0, r3
 8010146:	bd80      	pop	{r7, pc}
 8010148:	40021000 	.word	0x40021000
 801014c:	08019ca8 	.word	0x08019ca8

08010150 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b086      	sub	sp, #24
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8010158:	2300      	movs	r3, #0
 801015a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 801015c:	4b2a      	ldr	r3, [pc, #168]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801015e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010164:	2b00      	cmp	r3, #0
 8010166:	d003      	beq.n	8010170 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8010168:	f7ff f886 	bl	800f278 <HAL_PWREx_GetVoltageRange>
 801016c:	6178      	str	r0, [r7, #20]
 801016e:	e014      	b.n	801019a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8010170:	4b25      	ldr	r3, [pc, #148]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010174:	4a24      	ldr	r2, [pc, #144]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010176:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801017a:	6593      	str	r3, [r2, #88]	; 0x58
 801017c:	4b22      	ldr	r3, [pc, #136]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801017e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010184:	60fb      	str	r3, [r7, #12]
 8010186:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8010188:	f7ff f876 	bl	800f278 <HAL_PWREx_GetVoltageRange>
 801018c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801018e:	4b1e      	ldr	r3, [pc, #120]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010192:	4a1d      	ldr	r2, [pc, #116]	; (8010208 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8010194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010198:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80101a0:	d10b      	bne.n	80101ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2b80      	cmp	r3, #128	; 0x80
 80101a6:	d919      	bls.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	2ba0      	cmp	r3, #160	; 0xa0
 80101ac:	d902      	bls.n	80101b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80101ae:	2302      	movs	r3, #2
 80101b0:	613b      	str	r3, [r7, #16]
 80101b2:	e013      	b.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80101b4:	2301      	movs	r3, #1
 80101b6:	613b      	str	r3, [r7, #16]
 80101b8:	e010      	b.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2b80      	cmp	r3, #128	; 0x80
 80101be:	d902      	bls.n	80101c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80101c0:	2303      	movs	r3, #3
 80101c2:	613b      	str	r3, [r7, #16]
 80101c4:	e00a      	b.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	2b80      	cmp	r3, #128	; 0x80
 80101ca:	d102      	bne.n	80101d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80101cc:	2302      	movs	r3, #2
 80101ce:	613b      	str	r3, [r7, #16]
 80101d0:	e004      	b.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	2b70      	cmp	r3, #112	; 0x70
 80101d6:	d101      	bne.n	80101dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80101d8:	2301      	movs	r3, #1
 80101da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80101dc:	4b0b      	ldr	r3, [pc, #44]	; (801020c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f023 0207 	bic.w	r2, r3, #7
 80101e4:	4909      	ldr	r1, [pc, #36]	; (801020c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80101e6:	693b      	ldr	r3, [r7, #16]
 80101e8:	4313      	orrs	r3, r2
 80101ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80101ec:	4b07      	ldr	r3, [pc, #28]	; (801020c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	f003 0307 	and.w	r3, r3, #7
 80101f4:	693a      	ldr	r2, [r7, #16]
 80101f6:	429a      	cmp	r2, r3
 80101f8:	d001      	beq.n	80101fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80101fa:	2301      	movs	r3, #1
 80101fc:	e000      	b.n	8010200 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80101fe:	2300      	movs	r3, #0
}
 8010200:	4618      	mov	r0, r3
 8010202:	3718      	adds	r7, #24
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	40021000 	.word	0x40021000
 801020c:	40022000 	.word	0x40022000

08010210 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010210:	b580      	push	{r7, lr}
 8010212:	b086      	sub	sp, #24
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8010218:	2300      	movs	r3, #0
 801021a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801021c:	2300      	movs	r3, #0
 801021e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010228:	2b00      	cmp	r3, #0
 801022a:	d041      	beq.n	80102b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010230:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8010234:	d02a      	beq.n	801028c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8010236:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 801023a:	d824      	bhi.n	8010286 <HAL_RCCEx_PeriphCLKConfig+0x76>
 801023c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010240:	d008      	beq.n	8010254 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8010242:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010246:	d81e      	bhi.n	8010286 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8010248:	2b00      	cmp	r3, #0
 801024a:	d00a      	beq.n	8010262 <HAL_RCCEx_PeriphCLKConfig+0x52>
 801024c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010250:	d010      	beq.n	8010274 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8010252:	e018      	b.n	8010286 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8010254:	4b86      	ldr	r3, [pc, #536]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010256:	68db      	ldr	r3, [r3, #12]
 8010258:	4a85      	ldr	r2, [pc, #532]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801025a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801025e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8010260:	e015      	b.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	3304      	adds	r3, #4
 8010266:	2100      	movs	r1, #0
 8010268:	4618      	mov	r0, r3
 801026a:	f001 f895 	bl	8011398 <RCCEx_PLLSAI1_Config>
 801026e:	4603      	mov	r3, r0
 8010270:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8010272:	e00c      	b.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	3320      	adds	r3, #32
 8010278:	2100      	movs	r1, #0
 801027a:	4618      	mov	r0, r3
 801027c:	f001 f97e 	bl	801157c <RCCEx_PLLSAI2_Config>
 8010280:	4603      	mov	r3, r0
 8010282:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8010284:	e003      	b.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8010286:	2301      	movs	r3, #1
 8010288:	74fb      	strb	r3, [r7, #19]
      break;
 801028a:	e000      	b.n	801028e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 801028c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801028e:	7cfb      	ldrb	r3, [r7, #19]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d10b      	bne.n	80102ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8010294:	4b76      	ldr	r3, [pc, #472]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801029a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80102a2:	4973      	ldr	r1, [pc, #460]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80102a4:	4313      	orrs	r3, r2
 80102a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80102aa:	e001      	b.n	80102b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102ac:	7cfb      	ldrb	r3, [r7, #19]
 80102ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d041      	beq.n	8010340 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80102c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80102c4:	d02a      	beq.n	801031c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80102c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80102ca:	d824      	bhi.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80102cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80102d0:	d008      	beq.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80102d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80102d6:	d81e      	bhi.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d00a      	beq.n	80102f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80102dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80102e0:	d010      	beq.n	8010304 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80102e2:	e018      	b.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80102e4:	4b62      	ldr	r3, [pc, #392]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80102e6:	68db      	ldr	r3, [r3, #12]
 80102e8:	4a61      	ldr	r2, [pc, #388]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80102ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80102ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80102f0:	e015      	b.n	801031e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	3304      	adds	r3, #4
 80102f6:	2100      	movs	r1, #0
 80102f8:	4618      	mov	r0, r3
 80102fa:	f001 f84d 	bl	8011398 <RCCEx_PLLSAI1_Config>
 80102fe:	4603      	mov	r3, r0
 8010300:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8010302:	e00c      	b.n	801031e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	3320      	adds	r3, #32
 8010308:	2100      	movs	r1, #0
 801030a:	4618      	mov	r0, r3
 801030c:	f001 f936 	bl	801157c <RCCEx_PLLSAI2_Config>
 8010310:	4603      	mov	r3, r0
 8010312:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8010314:	e003      	b.n	801031e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8010316:	2301      	movs	r3, #1
 8010318:	74fb      	strb	r3, [r7, #19]
      break;
 801031a:	e000      	b.n	801031e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 801031c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801031e:	7cfb      	ldrb	r3, [r7, #19]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d10b      	bne.n	801033c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8010324:	4b52      	ldr	r3, [pc, #328]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801032a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010332:	494f      	ldr	r1, [pc, #316]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010334:	4313      	orrs	r3, r2
 8010336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 801033a:	e001      	b.n	8010340 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801033c:	7cfb      	ldrb	r3, [r7, #19]
 801033e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010348:	2b00      	cmp	r3, #0
 801034a:	f000 80a0 	beq.w	801048e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 801034e:	2300      	movs	r3, #0
 8010350:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010352:	4b47      	ldr	r3, [pc, #284]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801035a:	2b00      	cmp	r3, #0
 801035c:	d101      	bne.n	8010362 <HAL_RCCEx_PeriphCLKConfig+0x152>
 801035e:	2301      	movs	r3, #1
 8010360:	e000      	b.n	8010364 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8010362:	2300      	movs	r3, #0
 8010364:	2b00      	cmp	r3, #0
 8010366:	d00d      	beq.n	8010384 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010368:	4b41      	ldr	r3, [pc, #260]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801036a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801036c:	4a40      	ldr	r2, [pc, #256]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801036e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010372:	6593      	str	r3, [r2, #88]	; 0x58
 8010374:	4b3e      	ldr	r3, [pc, #248]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801037c:	60bb      	str	r3, [r7, #8]
 801037e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010380:	2301      	movs	r3, #1
 8010382:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010384:	4b3b      	ldr	r3, [pc, #236]	; (8010474 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	4a3a      	ldr	r2, [pc, #232]	; (8010474 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 801038a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801038e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8010390:	f7fa fe16 	bl	800afc0 <HAL_GetTick>
 8010394:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8010396:	e009      	b.n	80103ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010398:	f7fa fe12 	bl	800afc0 <HAL_GetTick>
 801039c:	4602      	mov	r2, r0
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	1ad3      	subs	r3, r2, r3
 80103a2:	2b02      	cmp	r3, #2
 80103a4:	d902      	bls.n	80103ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80103a6:	2303      	movs	r3, #3
 80103a8:	74fb      	strb	r3, [r7, #19]
        break;
 80103aa:	e005      	b.n	80103b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80103ac:	4b31      	ldr	r3, [pc, #196]	; (8010474 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d0ef      	beq.n	8010398 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80103b8:	7cfb      	ldrb	r3, [r7, #19]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d15c      	bne.n	8010478 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80103be:	4b2c      	ldr	r3, [pc, #176]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80103c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80103c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d01f      	beq.n	8010410 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80103d6:	697a      	ldr	r2, [r7, #20]
 80103d8:	429a      	cmp	r2, r3
 80103da:	d019      	beq.n	8010410 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80103dc:	4b24      	ldr	r3, [pc, #144]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80103de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80103e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80103e8:	4b21      	ldr	r3, [pc, #132]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80103ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103ee:	4a20      	ldr	r2, [pc, #128]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80103f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80103f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80103f8:	4b1d      	ldr	r3, [pc, #116]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80103fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103fe:	4a1c      	ldr	r2, [pc, #112]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010400:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8010408:	4a19      	ldr	r2, [pc, #100]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801040a:	697b      	ldr	r3, [r7, #20]
 801040c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8010410:	697b      	ldr	r3, [r7, #20]
 8010412:	f003 0301 	and.w	r3, r3, #1
 8010416:	2b00      	cmp	r3, #0
 8010418:	d016      	beq.n	8010448 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801041a:	f7fa fdd1 	bl	800afc0 <HAL_GetTick>
 801041e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010420:	e00b      	b.n	801043a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010422:	f7fa fdcd 	bl	800afc0 <HAL_GetTick>
 8010426:	4602      	mov	r2, r0
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	1ad3      	subs	r3, r2, r3
 801042c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010430:	4293      	cmp	r3, r2
 8010432:	d902      	bls.n	801043a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8010434:	2303      	movs	r3, #3
 8010436:	74fb      	strb	r3, [r7, #19]
            break;
 8010438:	e006      	b.n	8010448 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801043a:	4b0d      	ldr	r3, [pc, #52]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801043c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010440:	f003 0302 	and.w	r3, r3, #2
 8010444:	2b00      	cmp	r3, #0
 8010446:	d0ec      	beq.n	8010422 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8010448:	7cfb      	ldrb	r3, [r7, #19]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d10c      	bne.n	8010468 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801044e:	4b08      	ldr	r3, [pc, #32]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010454:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801045e:	4904      	ldr	r1, [pc, #16]	; (8010470 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8010460:	4313      	orrs	r3, r2
 8010462:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8010466:	e009      	b.n	801047c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8010468:	7cfb      	ldrb	r3, [r7, #19]
 801046a:	74bb      	strb	r3, [r7, #18]
 801046c:	e006      	b.n	801047c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 801046e:	bf00      	nop
 8010470:	40021000 	.word	0x40021000
 8010474:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010478:	7cfb      	ldrb	r3, [r7, #19]
 801047a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801047c:	7c7b      	ldrb	r3, [r7, #17]
 801047e:	2b01      	cmp	r3, #1
 8010480:	d105      	bne.n	801048e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010482:	4ba6      	ldr	r3, [pc, #664]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010486:	4aa5      	ldr	r2, [pc, #660]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010488:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801048c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	f003 0301 	and.w	r3, r3, #1
 8010496:	2b00      	cmp	r3, #0
 8010498:	d00a      	beq.n	80104b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801049a:	4ba0      	ldr	r3, [pc, #640]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801049c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80104a0:	f023 0203 	bic.w	r2, r3, #3
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104a8:	499c      	ldr	r1, [pc, #624]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80104aa:	4313      	orrs	r3, r2
 80104ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	f003 0302 	and.w	r3, r3, #2
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d00a      	beq.n	80104d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80104bc:	4b97      	ldr	r3, [pc, #604]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80104be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80104c2:	f023 020c 	bic.w	r2, r3, #12
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104ca:	4994      	ldr	r1, [pc, #592]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80104cc:	4313      	orrs	r3, r2
 80104ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	f003 0304 	and.w	r3, r3, #4
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d00a      	beq.n	80104f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80104de:	4b8f      	ldr	r3, [pc, #572]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80104e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80104e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104ec:	498b      	ldr	r1, [pc, #556]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80104ee:	4313      	orrs	r3, r2
 80104f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	f003 0308 	and.w	r3, r3, #8
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d00a      	beq.n	8010516 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8010500:	4b86      	ldr	r3, [pc, #536]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010506:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801050e:	4983      	ldr	r1, [pc, #524]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010510:	4313      	orrs	r3, r2
 8010512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	f003 0310 	and.w	r3, r3, #16
 801051e:	2b00      	cmp	r3, #0
 8010520:	d00a      	beq.n	8010538 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8010522:	4b7e      	ldr	r3, [pc, #504]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010528:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010530:	497a      	ldr	r1, [pc, #488]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010532:	4313      	orrs	r3, r2
 8010534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	f003 0320 	and.w	r3, r3, #32
 8010540:	2b00      	cmp	r3, #0
 8010542:	d00a      	beq.n	801055a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8010544:	4b75      	ldr	r3, [pc, #468]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801054a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010552:	4972      	ldr	r1, [pc, #456]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010554:	4313      	orrs	r3, r2
 8010556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010562:	2b00      	cmp	r3, #0
 8010564:	d00a      	beq.n	801057c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8010566:	4b6d      	ldr	r3, [pc, #436]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801056c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010574:	4969      	ldr	r1, [pc, #420]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010576:	4313      	orrs	r3, r2
 8010578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010584:	2b00      	cmp	r3, #0
 8010586:	d00a      	beq.n	801059e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8010588:	4b64      	ldr	r3, [pc, #400]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801058a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801058e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010596:	4961      	ldr	r1, [pc, #388]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010598:	4313      	orrs	r3, r2
 801059a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d00a      	beq.n	80105c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80105aa:	4b5c      	ldr	r3, [pc, #368]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80105b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80105b8:	4958      	ldr	r1, [pc, #352]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105ba:	4313      	orrs	r3, r2
 80105bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d00a      	beq.n	80105e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80105cc:	4b53      	ldr	r3, [pc, #332]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80105d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80105da:	4950      	ldr	r1, [pc, #320]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105dc:	4313      	orrs	r3, r2
 80105de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d00a      	beq.n	8010604 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80105ee:	4b4b      	ldr	r3, [pc, #300]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80105f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80105fc:	4947      	ldr	r1, [pc, #284]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80105fe:	4313      	orrs	r3, r2
 8010600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801060c:	2b00      	cmp	r3, #0
 801060e:	d00a      	beq.n	8010626 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8010610:	4b42      	ldr	r3, [pc, #264]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010612:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8010616:	f023 0203 	bic.w	r2, r3, #3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801061e:	493f      	ldr	r1, [pc, #252]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010620:	4313      	orrs	r3, r2
 8010622:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801062e:	2b00      	cmp	r3, #0
 8010630:	d028      	beq.n	8010684 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8010632:	4b3a      	ldr	r3, [pc, #232]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010638:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010640:	4936      	ldr	r1, [pc, #216]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010642:	4313      	orrs	r3, r2
 8010644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801064c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010650:	d106      	bne.n	8010660 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8010652:	4b32      	ldr	r3, [pc, #200]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010654:	68db      	ldr	r3, [r3, #12]
 8010656:	4a31      	ldr	r2, [pc, #196]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010658:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801065c:	60d3      	str	r3, [r2, #12]
 801065e:	e011      	b.n	8010684 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010664:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8010668:	d10c      	bne.n	8010684 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	3304      	adds	r3, #4
 801066e:	2101      	movs	r1, #1
 8010670:	4618      	mov	r0, r3
 8010672:	f000 fe91 	bl	8011398 <RCCEx_PLLSAI1_Config>
 8010676:	4603      	mov	r3, r0
 8010678:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 801067a:	7cfb      	ldrb	r3, [r7, #19]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d001      	beq.n	8010684 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8010680:	7cfb      	ldrb	r3, [r7, #19]
 8010682:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801068c:	2b00      	cmp	r3, #0
 801068e:	d028      	beq.n	80106e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8010690:	4b22      	ldr	r3, [pc, #136]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010696:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801069e:	491f      	ldr	r1, [pc, #124]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80106a0:	4313      	orrs	r3, r2
 80106a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80106aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80106ae:	d106      	bne.n	80106be <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80106b0:	4b1a      	ldr	r3, [pc, #104]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80106b2:	68db      	ldr	r3, [r3, #12]
 80106b4:	4a19      	ldr	r2, [pc, #100]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80106b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80106ba:	60d3      	str	r3, [r2, #12]
 80106bc:	e011      	b.n	80106e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80106c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80106c6:	d10c      	bne.n	80106e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	3304      	adds	r3, #4
 80106cc:	2101      	movs	r1, #1
 80106ce:	4618      	mov	r0, r3
 80106d0:	f000 fe62 	bl	8011398 <RCCEx_PLLSAI1_Config>
 80106d4:	4603      	mov	r3, r0
 80106d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80106d8:	7cfb      	ldrb	r3, [r7, #19]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d001      	beq.n	80106e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80106de:	7cfb      	ldrb	r3, [r7, #19]
 80106e0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d02a      	beq.n	8010744 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80106ee:	4b0b      	ldr	r3, [pc, #44]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80106f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80106f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80106fc:	4907      	ldr	r1, [pc, #28]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80106fe:	4313      	orrs	r3, r2
 8010700:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010708:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801070c:	d108      	bne.n	8010720 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801070e:	4b03      	ldr	r3, [pc, #12]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010710:	68db      	ldr	r3, [r3, #12]
 8010712:	4a02      	ldr	r2, [pc, #8]	; (801071c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8010714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010718:	60d3      	str	r3, [r2, #12]
 801071a:	e013      	b.n	8010744 <HAL_RCCEx_PeriphCLKConfig+0x534>
 801071c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010724:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8010728:	d10c      	bne.n	8010744 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	3304      	adds	r3, #4
 801072e:	2101      	movs	r1, #1
 8010730:	4618      	mov	r0, r3
 8010732:	f000 fe31 	bl	8011398 <RCCEx_PLLSAI1_Config>
 8010736:	4603      	mov	r3, r0
 8010738:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801073a:	7cfb      	ldrb	r3, [r7, #19]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d001      	beq.n	8010744 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8010740:	7cfb      	ldrb	r3, [r7, #19]
 8010742:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801074c:	2b00      	cmp	r3, #0
 801074e:	d02f      	beq.n	80107b0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010750:	4b2c      	ldr	r3, [pc, #176]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8010752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010756:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801075e:	4929      	ldr	r1, [pc, #164]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8010760:	4313      	orrs	r3, r2
 8010762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801076a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801076e:	d10d      	bne.n	801078c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	3304      	adds	r3, #4
 8010774:	2102      	movs	r1, #2
 8010776:	4618      	mov	r0, r3
 8010778:	f000 fe0e 	bl	8011398 <RCCEx_PLLSAI1_Config>
 801077c:	4603      	mov	r3, r0
 801077e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8010780:	7cfb      	ldrb	r3, [r7, #19]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d014      	beq.n	80107b0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8010786:	7cfb      	ldrb	r3, [r7, #19]
 8010788:	74bb      	strb	r3, [r7, #18]
 801078a:	e011      	b.n	80107b0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010790:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010794:	d10c      	bne.n	80107b0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	3320      	adds	r3, #32
 801079a:	2102      	movs	r1, #2
 801079c:	4618      	mov	r0, r3
 801079e:	f000 feed 	bl	801157c <RCCEx_PLLSAI2_Config>
 80107a2:	4603      	mov	r3, r0
 80107a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80107a6:	7cfb      	ldrb	r3, [r7, #19]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d001      	beq.n	80107b0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80107ac:	7cfb      	ldrb	r3, [r7, #19]
 80107ae:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d00b      	beq.n	80107d4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80107bc:	4b11      	ldr	r3, [pc, #68]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80107be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80107c2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107cc:	490d      	ldr	r1, [pc, #52]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80107ce:	4313      	orrs	r3, r2
 80107d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d00b      	beq.n	80107f8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80107e0:	4b08      	ldr	r3, [pc, #32]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80107e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80107e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80107f0:	4904      	ldr	r1, [pc, #16]	; (8010804 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80107f2:	4313      	orrs	r3, r2
 80107f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80107f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80107fa:	4618      	mov	r0, r3
 80107fc:	3718      	adds	r7, #24
 80107fe:	46bd      	mov	sp, r7
 8010800:	bd80      	pop	{r7, pc}
 8010802:	bf00      	nop
 8010804:	40021000 	.word	0x40021000

08010808 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b088      	sub	sp, #32
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8010810:	2300      	movs	r3, #0
 8010812:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801081a:	d13e      	bne.n	801089a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 801081c:	4bb4      	ldr	r3, [pc, #720]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 801081e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010826:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8010828:	693b      	ldr	r3, [r7, #16]
 801082a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801082e:	d028      	beq.n	8010882 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8010830:	693b      	ldr	r3, [r7, #16]
 8010832:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010836:	f200 858c 	bhi.w	8011352 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 801083a:	693b      	ldr	r3, [r7, #16]
 801083c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010840:	d005      	beq.n	801084e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010848:	d00e      	beq.n	8010868 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 801084a:	f000 bd82 	b.w	8011352 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 801084e:	4ba8      	ldr	r3, [pc, #672]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8010850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010854:	f003 0302 	and.w	r3, r3, #2
 8010858:	2b02      	cmp	r3, #2
 801085a:	f040 857c 	bne.w	8011356 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
        frequency = LSE_VALUE;
 801085e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010862:	61fb      	str	r3, [r7, #28]
      break;
 8010864:	f000 bd77 	b.w	8011356 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8010868:	4ba1      	ldr	r3, [pc, #644]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 801086a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801086e:	f003 0302 	and.w	r3, r3, #2
 8010872:	2b02      	cmp	r3, #2
 8010874:	f040 8571 	bne.w	801135a <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
          frequency = LSI_VALUE;
 8010878:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 801087c:	61fb      	str	r3, [r7, #28]
      break;
 801087e:	f000 bd6c 	b.w	801135a <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010882:	4b9b      	ldr	r3, [pc, #620]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801088a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801088e:	f040 8566 	bne.w	801135e <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
        frequency = HSE_VALUE / 32U;
 8010892:	4b98      	ldr	r3, [pc, #608]	; (8010af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8010894:	61fb      	str	r3, [r7, #28]
      break;
 8010896:	f000 bd62 	b.w	801135e <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801089a:	4b95      	ldr	r3, [pc, #596]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 801089c:	68db      	ldr	r3, [r3, #12]
 801089e:	f003 0303 	and.w	r3, r3, #3
 80108a2:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80108a4:	697b      	ldr	r3, [r7, #20]
 80108a6:	2b03      	cmp	r3, #3
 80108a8:	d036      	beq.n	8010918 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	2b03      	cmp	r3, #3
 80108ae:	d840      	bhi.n	8010932 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80108b0:	697b      	ldr	r3, [r7, #20]
 80108b2:	2b01      	cmp	r3, #1
 80108b4:	d003      	beq.n	80108be <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	2b02      	cmp	r3, #2
 80108ba:	d020      	beq.n	80108fe <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80108bc:	e039      	b.n	8010932 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80108be:	4b8c      	ldr	r3, [pc, #560]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	f003 0302 	and.w	r3, r3, #2
 80108c6:	2b02      	cmp	r3, #2
 80108c8:	d116      	bne.n	80108f8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80108ca:	4b89      	ldr	r3, [pc, #548]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f003 0308 	and.w	r3, r3, #8
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d005      	beq.n	80108e2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80108d6:	4b86      	ldr	r3, [pc, #536]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	091b      	lsrs	r3, r3, #4
 80108dc:	f003 030f 	and.w	r3, r3, #15
 80108e0:	e005      	b.n	80108ee <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80108e2:	4b83      	ldr	r3, [pc, #524]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80108e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80108e8:	0a1b      	lsrs	r3, r3, #8
 80108ea:	f003 030f 	and.w	r3, r3, #15
 80108ee:	4a82      	ldr	r2, [pc, #520]	; (8010af8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80108f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80108f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80108f6:	e01f      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80108f8:	2300      	movs	r3, #0
 80108fa:	61bb      	str	r3, [r7, #24]
      break;
 80108fc:	e01c      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80108fe:	4b7c      	ldr	r3, [pc, #496]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801090a:	d102      	bne.n	8010912 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 801090c:	4b7b      	ldr	r3, [pc, #492]	; (8010afc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 801090e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8010910:	e012      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8010912:	2300      	movs	r3, #0
 8010914:	61bb      	str	r3, [r7, #24]
      break;
 8010916:	e00f      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010918:	4b75      	ldr	r3, [pc, #468]	; (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010920:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010924:	d102      	bne.n	801092c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8010926:	4b76      	ldr	r3, [pc, #472]	; (8010b00 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8010928:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 801092a:	e005      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 801092c:	2300      	movs	r3, #0
 801092e:	61bb      	str	r3, [r7, #24]
      break;
 8010930:	e002      	b.n	8010938 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8010932:	2300      	movs	r3, #0
 8010934:	61bb      	str	r3, [r7, #24]
      break;
 8010936:	bf00      	nop
    }

    switch(PeriphClk)
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801093e:	f000 842a 	beq.w	8011196 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010948:	f200 850b 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8010952:	f000 80df 	beq.w	8010b14 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 801095c:	f200 8501 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010966:	f000 80d5 	beq.w	8010b14 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010970:	f200 84f7 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801097a:	f000 8377 	beq.w	801106c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010984:	f200 84ed 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801098e:	f000 84c3 	beq.w	8011318 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010998:	f200 84e3 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80109a2:	f000 82e6 	beq.w	8010f72 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80109ac:	f200 84d9 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80109b6:	f000 80ad 	beq.w	8010b14 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80109c0:	f200 84cf 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80109ca:	f000 809b 	beq.w	8010b04 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80109d4:	f200 84c5 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80109de:	d07f      	beq.n	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80109e6:	f200 84bc 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80109f0:	f000 8448 	beq.w	8011284 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80109fa:	f200 84b2 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a04:	f000 83f0 	beq.w	80111e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a0e:	f200 84a8 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a18:	f000 8391 	beq.w	801113e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a22:	f200 849e 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	2b80      	cmp	r3, #128	; 0x80
 8010a2a:	f000 835c 	beq.w	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	2b80      	cmp	r3, #128	; 0x80
 8010a32:	f200 8496 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	2b20      	cmp	r3, #32
 8010a3a:	d84b      	bhi.n	8010ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	f000 848f 	beq.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	3b01      	subs	r3, #1
 8010a48:	2b1f      	cmp	r3, #31
 8010a4a:	f200 848a 	bhi.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8010a4e:	a201      	add	r2, pc, #4	; (adr r2, 8010a54 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 8010a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a54:	08010c6b 	.word	0x08010c6b
 8010a58:	08010cdb 	.word	0x08010cdb
 8010a5c:	08011363 	.word	0x08011363
 8010a60:	08010d6f 	.word	0x08010d6f
 8010a64:	08011363 	.word	0x08011363
 8010a68:	08011363 	.word	0x08011363
 8010a6c:	08011363 	.word	0x08011363
 8010a70:	08010df7 	.word	0x08010df7
 8010a74:	08011363 	.word	0x08011363
 8010a78:	08011363 	.word	0x08011363
 8010a7c:	08011363 	.word	0x08011363
 8010a80:	08011363 	.word	0x08011363
 8010a84:	08011363 	.word	0x08011363
 8010a88:	08011363 	.word	0x08011363
 8010a8c:	08011363 	.word	0x08011363
 8010a90:	08010e6f 	.word	0x08010e6f
 8010a94:	08011363 	.word	0x08011363
 8010a98:	08011363 	.word	0x08011363
 8010a9c:	08011363 	.word	0x08011363
 8010aa0:	08011363 	.word	0x08011363
 8010aa4:	08011363 	.word	0x08011363
 8010aa8:	08011363 	.word	0x08011363
 8010aac:	08011363 	.word	0x08011363
 8010ab0:	08011363 	.word	0x08011363
 8010ab4:	08011363 	.word	0x08011363
 8010ab8:	08011363 	.word	0x08011363
 8010abc:	08011363 	.word	0x08011363
 8010ac0:	08011363 	.word	0x08011363
 8010ac4:	08011363 	.word	0x08011363
 8010ac8:	08011363 	.word	0x08011363
 8010acc:	08011363 	.word	0x08011363
 8010ad0:	08010ef1 	.word	0x08010ef1
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2b40      	cmp	r3, #64	; 0x40
 8010ad8:	f000 82d9 	beq.w	801108e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8010adc:	f000 bc41 	b.w	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8010ae0:	69b9      	ldr	r1, [r7, #24]
 8010ae2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8010ae6:	f000 fe25 	bl	8011734 <RCCEx_GetSAIxPeriphCLKFreq>
 8010aea:	61f8      	str	r0, [r7, #28]
      break;
 8010aec:	f000 bc3a 	b.w	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8010af0:	40021000 	.word	0x40021000
 8010af4:	0003d090 	.word	0x0003d090
 8010af8:	08019cb0 	.word	0x08019cb0
 8010afc:	00f42400 	.word	0x00f42400
 8010b00:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8010b04:	69b9      	ldr	r1, [r7, #24]
 8010b06:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010b0a:	f000 fe13 	bl	8011734 <RCCEx_GetSAIxPeriphCLKFreq>
 8010b0e:	61f8      	str	r0, [r7, #28]
      break;
 8010b10:	f000 bc28 	b.w	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8010b14:	4ba6      	ldr	r3, [pc, #664]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010b1a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8010b1e:	613b      	str	r3, [r7, #16]
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8010b26:	d015      	beq.n	8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8010b28:	693b      	ldr	r3, [r7, #16]
 8010b2a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8010b2e:	f200 8092 	bhi.w	8010c56 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8010b32:	693b      	ldr	r3, [r7, #16]
 8010b34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010b38:	d029      	beq.n	8010b8e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010b40:	f200 8089 	bhi.w	8010c56 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8010b44:	693b      	ldr	r3, [r7, #16]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d07b      	beq.n	8010c42 <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 8010b4a:	693b      	ldr	r3, [r7, #16]
 8010b4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8010b50:	d04a      	beq.n	8010be8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 8010b52:	e080      	b.n	8010c56 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8010b54:	4b96      	ldr	r3, [pc, #600]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	f003 0302 	and.w	r3, r3, #2
 8010b5c:	2b02      	cmp	r3, #2
 8010b5e:	d17c      	bne.n	8010c5a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8010b60:	4b93      	ldr	r3, [pc, #588]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	f003 0308 	and.w	r3, r3, #8
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d005      	beq.n	8010b78 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8010b6c:	4b90      	ldr	r3, [pc, #576]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	091b      	lsrs	r3, r3, #4
 8010b72:	f003 030f 	and.w	r3, r3, #15
 8010b76:	e005      	b.n	8010b84 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8010b78:	4b8d      	ldr	r3, [pc, #564]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8010b7e:	0a1b      	lsrs	r3, r3, #8
 8010b80:	f003 030f 	and.w	r3, r3, #15
 8010b84:	4a8b      	ldr	r2, [pc, #556]	; (8010db4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8010b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010b8a:	61fb      	str	r3, [r7, #28]
          break;
 8010b8c:	e065      	b.n	8010c5a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8010b8e:	4b88      	ldr	r3, [pc, #544]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010b96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010b9a:	d160      	bne.n	8010c5e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8010b9c:	4b84      	ldr	r3, [pc, #528]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010b9e:	68db      	ldr	r3, [r3, #12]
 8010ba0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010ba4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010ba8:	d159      	bne.n	8010c5e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8010baa:	4b81      	ldr	r3, [pc, #516]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010bac:	68db      	ldr	r3, [r3, #12]
 8010bae:	0a1b      	lsrs	r3, r3, #8
 8010bb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010bb4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8010bb6:	69bb      	ldr	r3, [r7, #24]
 8010bb8:	68fa      	ldr	r2, [r7, #12]
 8010bba:	fb03 f202 	mul.w	r2, r3, r2
 8010bbe:	4b7c      	ldr	r3, [pc, #496]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010bc0:	68db      	ldr	r3, [r3, #12]
 8010bc2:	091b      	lsrs	r3, r3, #4
 8010bc4:	f003 0307 	and.w	r3, r3, #7
 8010bc8:	3301      	adds	r3, #1
 8010bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8010bce:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8010bd0:	4b77      	ldr	r3, [pc, #476]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010bd2:	68db      	ldr	r3, [r3, #12]
 8010bd4:	0d5b      	lsrs	r3, r3, #21
 8010bd6:	f003 0303 	and.w	r3, r3, #3
 8010bda:	3301      	adds	r3, #1
 8010bdc:	005b      	lsls	r3, r3, #1
 8010bde:	69ba      	ldr	r2, [r7, #24]
 8010be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8010be4:	61fb      	str	r3, [r7, #28]
          break;
 8010be6:	e03a      	b.n	8010c5e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8010be8:	4b71      	ldr	r3, [pc, #452]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010bf0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010bf4:	d135      	bne.n	8010c62 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8010bf6:	4b6e      	ldr	r3, [pc, #440]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010bf8:	691b      	ldr	r3, [r3, #16]
 8010bfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010bfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010c02:	d12e      	bne.n	8010c62 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8010c04:	4b6a      	ldr	r3, [pc, #424]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010c06:	691b      	ldr	r3, [r3, #16]
 8010c08:	0a1b      	lsrs	r3, r3, #8
 8010c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c0e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8010c10:	69bb      	ldr	r3, [r7, #24]
 8010c12:	68fa      	ldr	r2, [r7, #12]
 8010c14:	fb03 f202 	mul.w	r2, r3, r2
 8010c18:	4b65      	ldr	r3, [pc, #404]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010c1a:	68db      	ldr	r3, [r3, #12]
 8010c1c:	091b      	lsrs	r3, r3, #4
 8010c1e:	f003 0307 	and.w	r3, r3, #7
 8010c22:	3301      	adds	r3, #1
 8010c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c28:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8010c2a:	4b61      	ldr	r3, [pc, #388]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010c2c:	691b      	ldr	r3, [r3, #16]
 8010c2e:	0d5b      	lsrs	r3, r3, #21
 8010c30:	f003 0303 	and.w	r3, r3, #3
 8010c34:	3301      	adds	r3, #1
 8010c36:	005b      	lsls	r3, r3, #1
 8010c38:	69ba      	ldr	r2, [r7, #24]
 8010c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c3e:	61fb      	str	r3, [r7, #28]
          break;
 8010c40:	e00f      	b.n	8010c62 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8010c42:	4b5b      	ldr	r3, [pc, #364]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010c44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8010c48:	f003 0302 	and.w	r3, r3, #2
 8010c4c:	2b02      	cmp	r3, #2
 8010c4e:	d10a      	bne.n	8010c66 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 8010c50:	4b59      	ldr	r3, [pc, #356]	; (8010db8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8010c52:	61fb      	str	r3, [r7, #28]
          break;
 8010c54:	e007      	b.n	8010c66 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 8010c56:	bf00      	nop
 8010c58:	e384      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010c5a:	bf00      	nop
 8010c5c:	e382      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010c5e:	bf00      	nop
 8010c60:	e380      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010c62:	bf00      	nop
 8010c64:	e37e      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010c66:	bf00      	nop
        break;
 8010c68:	e37c      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8010c6a:	4b51      	ldr	r3, [pc, #324]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010c70:	f003 0303 	and.w	r3, r3, #3
 8010c74:	613b      	str	r3, [r7, #16]
 8010c76:	693b      	ldr	r3, [r7, #16]
 8010c78:	2b03      	cmp	r3, #3
 8010c7a:	d828      	bhi.n	8010cce <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8010c7c:	a201      	add	r2, pc, #4	; (adr r2, 8010c84 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8010c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c82:	bf00      	nop
 8010c84:	08010c95 	.word	0x08010c95
 8010c88:	08010c9d 	.word	0x08010c9d
 8010c8c:	08010ca5 	.word	0x08010ca5
 8010c90:	08010cb9 	.word	0x08010cb9
          frequency = HAL_RCC_GetPCLK2Freq();
 8010c94:	f7ff fa46 	bl	8010124 <HAL_RCC_GetPCLK2Freq>
 8010c98:	61f8      	str	r0, [r7, #28]
          break;
 8010c9a:	e01d      	b.n	8010cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 8010c9c:	f7ff f994 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010ca0:	61f8      	str	r0, [r7, #28]
          break;
 8010ca2:	e019      	b.n	8010cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010ca4:	4b42      	ldr	r3, [pc, #264]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010cb0:	d10f      	bne.n	8010cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 8010cb2:	4b42      	ldr	r3, [pc, #264]	; (8010dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8010cb4:	61fb      	str	r3, [r7, #28]
          break;
 8010cb6:	e00c      	b.n	8010cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010cb8:	4b3d      	ldr	r3, [pc, #244]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010cbe:	f003 0302 	and.w	r3, r3, #2
 8010cc2:	2b02      	cmp	r3, #2
 8010cc4:	d107      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 8010cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010cca:	61fb      	str	r3, [r7, #28]
          break;
 8010ccc:	e003      	b.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 8010cce:	bf00      	nop
 8010cd0:	e348      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010cd2:	bf00      	nop
 8010cd4:	e346      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010cd6:	bf00      	nop
        break;
 8010cd8:	e344      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8010cda:	4b35      	ldr	r3, [pc, #212]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010ce0:	f003 030c 	and.w	r3, r3, #12
 8010ce4:	613b      	str	r3, [r7, #16]
 8010ce6:	693b      	ldr	r3, [r7, #16]
 8010ce8:	2b0c      	cmp	r3, #12
 8010cea:	d83a      	bhi.n	8010d62 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 8010cec:	a201      	add	r2, pc, #4	; (adr r2, 8010cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8010cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cf2:	bf00      	nop
 8010cf4:	08010d29 	.word	0x08010d29
 8010cf8:	08010d63 	.word	0x08010d63
 8010cfc:	08010d63 	.word	0x08010d63
 8010d00:	08010d63 	.word	0x08010d63
 8010d04:	08010d31 	.word	0x08010d31
 8010d08:	08010d63 	.word	0x08010d63
 8010d0c:	08010d63 	.word	0x08010d63
 8010d10:	08010d63 	.word	0x08010d63
 8010d14:	08010d39 	.word	0x08010d39
 8010d18:	08010d63 	.word	0x08010d63
 8010d1c:	08010d63 	.word	0x08010d63
 8010d20:	08010d63 	.word	0x08010d63
 8010d24:	08010d4d 	.word	0x08010d4d
          frequency = HAL_RCC_GetPCLK1Freq();
 8010d28:	f7ff f9e6 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8010d2c:	61f8      	str	r0, [r7, #28]
          break;
 8010d2e:	e01d      	b.n	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 8010d30:	f7ff f94a 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010d34:	61f8      	str	r0, [r7, #28]
          break;
 8010d36:	e019      	b.n	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010d38:	4b1d      	ldr	r3, [pc, #116]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010d44:	d10f      	bne.n	8010d66 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 8010d46:	4b1d      	ldr	r3, [pc, #116]	; (8010dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8010d48:	61fb      	str	r3, [r7, #28]
          break;
 8010d4a:	e00c      	b.n	8010d66 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010d4c:	4b18      	ldr	r3, [pc, #96]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010d52:	f003 0302 	and.w	r3, r3, #2
 8010d56:	2b02      	cmp	r3, #2
 8010d58:	d107      	bne.n	8010d6a <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 8010d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010d5e:	61fb      	str	r3, [r7, #28]
          break;
 8010d60:	e003      	b.n	8010d6a <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 8010d62:	bf00      	nop
 8010d64:	e2fe      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010d66:	bf00      	nop
 8010d68:	e2fc      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010d6a:	bf00      	nop
        break;
 8010d6c:	e2fa      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8010d6e:	4b10      	ldr	r3, [pc, #64]	; (8010db0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8010d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010d74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010d78:	613b      	str	r3, [r7, #16]
 8010d7a:	693b      	ldr	r3, [r7, #16]
 8010d7c:	2b30      	cmp	r3, #48	; 0x30
 8010d7e:	d029      	beq.n	8010dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	2b30      	cmp	r3, #48	; 0x30
 8010d84:	d831      	bhi.n	8010dea <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	2b20      	cmp	r3, #32
 8010d8a:	d019      	beq.n	8010dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
 8010d8c:	693b      	ldr	r3, [r7, #16]
 8010d8e:	2b20      	cmp	r3, #32
 8010d90:	d82b      	bhi.n	8010dea <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d003      	beq.n	8010da0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8010d98:	693b      	ldr	r3, [r7, #16]
 8010d9a:	2b10      	cmp	r3, #16
 8010d9c:	d004      	beq.n	8010da8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 8010d9e:	e024      	b.n	8010dea <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8010da0:	f7ff f9aa 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8010da4:	61f8      	str	r0, [r7, #28]
          break;
 8010da6:	e025      	b.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8010da8:	f7ff f90e 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010dac:	61f8      	str	r0, [r7, #28]
          break;
 8010dae:	e021      	b.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8010db0:	40021000 	.word	0x40021000
 8010db4:	08019cb0 	.word	0x08019cb0
 8010db8:	02dc6c00 	.word	0x02dc6c00
 8010dbc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010dc0:	4b8f      	ldr	r3, [pc, #572]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010dcc:	d10f      	bne.n	8010dee <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
            frequency = HSI_VALUE;
 8010dce:	4b8d      	ldr	r3, [pc, #564]	; (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8010dd0:	61fb      	str	r3, [r7, #28]
          break;
 8010dd2:	e00c      	b.n	8010dee <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010dd4:	4b8a      	ldr	r3, [pc, #552]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010dda:	f003 0302 	and.w	r3, r3, #2
 8010dde:	2b02      	cmp	r3, #2
 8010de0:	d107      	bne.n	8010df2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
            frequency = LSE_VALUE;
 8010de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010de6:	61fb      	str	r3, [r7, #28]
          break;
 8010de8:	e003      	b.n	8010df2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
          break;
 8010dea:	bf00      	nop
 8010dec:	e2ba      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010dee:	bf00      	nop
 8010df0:	e2b8      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010df2:	bf00      	nop
        break;
 8010df4:	e2b6      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8010df6:	4b82      	ldr	r3, [pc, #520]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010dfc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8010e00:	613b      	str	r3, [r7, #16]
 8010e02:	693b      	ldr	r3, [r7, #16]
 8010e04:	2bc0      	cmp	r3, #192	; 0xc0
 8010e06:	d021      	beq.n	8010e4c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	2bc0      	cmp	r3, #192	; 0xc0
 8010e0c:	d829      	bhi.n	8010e62 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8010e0e:	693b      	ldr	r3, [r7, #16]
 8010e10:	2b80      	cmp	r3, #128	; 0x80
 8010e12:	d011      	beq.n	8010e38 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	2b80      	cmp	r3, #128	; 0x80
 8010e18:	d823      	bhi.n	8010e62 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d003      	beq.n	8010e28 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 8010e20:	693b      	ldr	r3, [r7, #16]
 8010e22:	2b40      	cmp	r3, #64	; 0x40
 8010e24:	d004      	beq.n	8010e30 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
          break;
 8010e26:	e01c      	b.n	8010e62 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8010e28:	f7ff f966 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8010e2c:	61f8      	str	r0, [r7, #28]
          break;
 8010e2e:	e01d      	b.n	8010e6c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HAL_RCC_GetSysClockFreq();
 8010e30:	f7ff f8ca 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010e34:	61f8      	str	r0, [r7, #28]
          break;
 8010e36:	e019      	b.n	8010e6c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010e38:	4b71      	ldr	r3, [pc, #452]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010e44:	d10f      	bne.n	8010e66 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = HSI_VALUE;
 8010e46:	4b6f      	ldr	r3, [pc, #444]	; (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8010e48:	61fb      	str	r3, [r7, #28]
          break;
 8010e4a:	e00c      	b.n	8010e66 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010e4c:	4b6c      	ldr	r3, [pc, #432]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010e52:	f003 0302 	and.w	r3, r3, #2
 8010e56:	2b02      	cmp	r3, #2
 8010e58:	d107      	bne.n	8010e6a <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            frequency = LSE_VALUE;
 8010e5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010e5e:	61fb      	str	r3, [r7, #28]
          break;
 8010e60:	e003      	b.n	8010e6a <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          break;
 8010e62:	bf00      	nop
 8010e64:	e27e      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010e66:	bf00      	nop
 8010e68:	e27c      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010e6a:	bf00      	nop
        break;
 8010e6c:	e27a      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8010e6e:	4b64      	ldr	r3, [pc, #400]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010e74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010e78:	613b      	str	r3, [r7, #16]
 8010e7a:	693b      	ldr	r3, [r7, #16]
 8010e7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010e80:	d025      	beq.n	8010ece <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
 8010e82:	693b      	ldr	r3, [r7, #16]
 8010e84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010e88:	d82c      	bhi.n	8010ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e90:	d013      	beq.n	8010eba <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e98:	d824      	bhi.n	8010ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8010e9a:	693b      	ldr	r3, [r7, #16]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d004      	beq.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010ea6:	d004      	beq.n	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          break;
 8010ea8:	e01c      	b.n	8010ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8010eaa:	f7ff f925 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8010eae:	61f8      	str	r0, [r7, #28]
          break;
 8010eb0:	e01d      	b.n	8010eee <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          frequency = HAL_RCC_GetSysClockFreq();
 8010eb2:	f7ff f889 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010eb6:	61f8      	str	r0, [r7, #28]
          break;
 8010eb8:	e019      	b.n	8010eee <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010eba:	4b51      	ldr	r3, [pc, #324]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010ec6:	d10f      	bne.n	8010ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            frequency = HSI_VALUE;
 8010ec8:	4b4e      	ldr	r3, [pc, #312]	; (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8010eca:	61fb      	str	r3, [r7, #28]
          break;
 8010ecc:	e00c      	b.n	8010ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010ece:	4b4c      	ldr	r3, [pc, #304]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010ed4:	f003 0302 	and.w	r3, r3, #2
 8010ed8:	2b02      	cmp	r3, #2
 8010eda:	d107      	bne.n	8010eec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
            frequency = LSE_VALUE;
 8010edc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010ee0:	61fb      	str	r3, [r7, #28]
          break;
 8010ee2:	e003      	b.n	8010eec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          break;
 8010ee4:	bf00      	nop
 8010ee6:	e23d      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010ee8:	bf00      	nop
 8010eea:	e23b      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010eec:	bf00      	nop
        break;
 8010eee:	e239      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8010ef0:	4b43      	ldr	r3, [pc, #268]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010ef6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010efa:	613b      	str	r3, [r7, #16]
 8010efc:	693b      	ldr	r3, [r7, #16]
 8010efe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010f02:	d025      	beq.n	8010f50 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8010f04:	693b      	ldr	r3, [r7, #16]
 8010f06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010f0a:	d82c      	bhi.n	8010f66 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8010f0c:	693b      	ldr	r3, [r7, #16]
 8010f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010f12:	d013      	beq.n	8010f3c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8010f14:	693b      	ldr	r3, [r7, #16]
 8010f16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010f1a:	d824      	bhi.n	8010f66 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d004      	beq.n	8010f2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8010f22:	693b      	ldr	r3, [r7, #16]
 8010f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010f28:	d004      	beq.n	8010f34 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8010f2a:	e01c      	b.n	8010f66 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8010f2c:	f7ff f8e4 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8010f30:	61f8      	str	r0, [r7, #28]
          break;
 8010f32:	e01d      	b.n	8010f70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          frequency = HAL_RCC_GetSysClockFreq();
 8010f34:	f7ff f848 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010f38:	61f8      	str	r0, [r7, #28]
          break;
 8010f3a:	e019      	b.n	8010f70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010f3c:	4b30      	ldr	r3, [pc, #192]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010f48:	d10f      	bne.n	8010f6a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
            frequency = HSI_VALUE;
 8010f4a:	4b2e      	ldr	r3, [pc, #184]	; (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8010f4c:	61fb      	str	r3, [r7, #28]
          break;
 8010f4e:	e00c      	b.n	8010f6a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010f50:	4b2b      	ldr	r3, [pc, #172]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010f56:	f003 0302 	and.w	r3, r3, #2
 8010f5a:	2b02      	cmp	r3, #2
 8010f5c:	d107      	bne.n	8010f6e <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            frequency = LSE_VALUE;
 8010f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010f62:	61fb      	str	r3, [r7, #28]
          break;
 8010f64:	e003      	b.n	8010f6e <HAL_RCCEx_GetPeriphCLKFreq+0x766>
          break;
 8010f66:	bf00      	nop
 8010f68:	e1fc      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010f6a:	bf00      	nop
 8010f6c:	e1fa      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8010f6e:	bf00      	nop
        break;
 8010f70:	e1f8      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010f72:	4b23      	ldr	r3, [pc, #140]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010f78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010f7c:	613b      	str	r3, [r7, #16]
 8010f7e:	693b      	ldr	r3, [r7, #16]
 8010f80:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010f84:	d00c      	beq.n	8010fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010f8c:	d868      	bhi.n	8011060 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8010f8e:	693b      	ldr	r3, [r7, #16]
 8010f90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010f94:	d008      	beq.n	8010fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8010f96:	693b      	ldr	r3, [r7, #16]
 8010f98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010f9c:	d034      	beq.n	8011008 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          break;
 8010f9e:	e05f      	b.n	8011060 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          frequency = HAL_RCC_GetSysClockFreq();
 8010fa0:	f7ff f812 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8010fa4:	61f8      	str	r0, [r7, #28]
          break;
 8010fa6:	e060      	b.n	801106a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8010fa8:	4b15      	ldr	r3, [pc, #84]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010fb4:	d156      	bne.n	8011064 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8010fb6:	4b12      	ldr	r3, [pc, #72]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010fb8:	691b      	ldr	r3, [r3, #16]
 8010fba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d050      	beq.n	8011064 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8010fc2:	4b0f      	ldr	r3, [pc, #60]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010fc4:	691b      	ldr	r3, [r3, #16]
 8010fc6:	0a1b      	lsrs	r3, r3, #8
 8010fc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010fcc:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8010fce:	69bb      	ldr	r3, [r7, #24]
 8010fd0:	68fa      	ldr	r2, [r7, #12]
 8010fd2:	fb03 f202 	mul.w	r2, r3, r2
 8010fd6:	4b0a      	ldr	r3, [pc, #40]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010fd8:	68db      	ldr	r3, [r3, #12]
 8010fda:	091b      	lsrs	r3, r3, #4
 8010fdc:	f003 0307 	and.w	r3, r3, #7
 8010fe0:	3301      	adds	r3, #1
 8010fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010fe6:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8010fe8:	4b05      	ldr	r3, [pc, #20]	; (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8010fea:	691b      	ldr	r3, [r3, #16]
 8010fec:	0e5b      	lsrs	r3, r3, #25
 8010fee:	f003 0303 	and.w	r3, r3, #3
 8010ff2:	3301      	adds	r3, #1
 8010ff4:	005b      	lsls	r3, r3, #1
 8010ff6:	69ba      	ldr	r2, [r7, #24]
 8010ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ffc:	61fb      	str	r3, [r7, #28]
          break;
 8010ffe:	e031      	b.n	8011064 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8011000:	40021000 	.word	0x40021000
 8011004:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8011008:	4b9c      	ldr	r3, [pc, #624]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011010:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011014:	d128      	bne.n	8011068 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 8011016:	4b99      	ldr	r3, [pc, #612]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011018:	695b      	ldr	r3, [r3, #20]
 801101a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801101e:	2b00      	cmp	r3, #0
 8011020:	d022      	beq.n	8011068 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8011022:	4b96      	ldr	r3, [pc, #600]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011024:	695b      	ldr	r3, [r3, #20]
 8011026:	0a1b      	lsrs	r3, r3, #8
 8011028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801102c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	68fa      	ldr	r2, [r7, #12]
 8011032:	fb03 f202 	mul.w	r2, r3, r2
 8011036:	4b91      	ldr	r3, [pc, #580]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011038:	68db      	ldr	r3, [r3, #12]
 801103a:	091b      	lsrs	r3, r3, #4
 801103c:	f003 0307 	and.w	r3, r3, #7
 8011040:	3301      	adds	r3, #1
 8011042:	fbb2 f3f3 	udiv	r3, r2, r3
 8011046:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8011048:	4b8c      	ldr	r3, [pc, #560]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 801104a:	695b      	ldr	r3, [r3, #20]
 801104c:	0e5b      	lsrs	r3, r3, #25
 801104e:	f003 0303 	and.w	r3, r3, #3
 8011052:	3301      	adds	r3, #1
 8011054:	005b      	lsls	r3, r3, #1
 8011056:	69ba      	ldr	r2, [r7, #24]
 8011058:	fbb2 f3f3 	udiv	r3, r2, r3
 801105c:	61fb      	str	r3, [r7, #28]
          break;
 801105e:	e003      	b.n	8011068 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 8011060:	bf00      	nop
 8011062:	e17f      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011064:	bf00      	nop
 8011066:	e17d      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011068:	bf00      	nop
        break;
 801106a:	e17b      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 801106c:	4b83      	ldr	r3, [pc, #524]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 801106e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011072:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011076:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d103      	bne.n	8011086 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
          frequency = HAL_RCC_GetPCLK2Freq();
 801107e:	f7ff f851 	bl	8010124 <HAL_RCC_GetPCLK2Freq>
 8011082:	61f8      	str	r0, [r7, #28]
        break;
 8011084:	e16e      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          frequency = HAL_RCC_GetSysClockFreq();
 8011086:	f7fe ff9f 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 801108a:	61f8      	str	r0, [r7, #28]
        break;
 801108c:	e16a      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 801108e:	4b7b      	ldr	r3, [pc, #492]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011094:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8011098:	613b      	str	r3, [r7, #16]
 801109a:	693b      	ldr	r3, [r7, #16]
 801109c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80110a0:	d013      	beq.n	80110ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 80110a2:	693b      	ldr	r3, [r7, #16]
 80110a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80110a8:	d819      	bhi.n	80110de <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d004      	beq.n	80110ba <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 80110b0:	693b      	ldr	r3, [r7, #16]
 80110b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80110b6:	d004      	beq.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 80110b8:	e011      	b.n	80110de <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
          frequency = HAL_RCC_GetPCLK1Freq();
 80110ba:	f7ff f81d 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 80110be:	61f8      	str	r0, [r7, #28]
          break;
 80110c0:	e010      	b.n	80110e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          frequency = HAL_RCC_GetSysClockFreq();
 80110c2:	f7fe ff81 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 80110c6:	61f8      	str	r0, [r7, #28]
          break;
 80110c8:	e00c      	b.n	80110e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80110ca:	4b6c      	ldr	r3, [pc, #432]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80110d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80110d6:	d104      	bne.n	80110e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
            frequency = HSI_VALUE;
 80110d8:	4b69      	ldr	r3, [pc, #420]	; (8011280 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 80110da:	61fb      	str	r3, [r7, #28]
          break;
 80110dc:	e001      	b.n	80110e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
 80110de:	bf00      	nop
 80110e0:	e140      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80110e2:	bf00      	nop
        break;
 80110e4:	e13e      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80110e6:	4b65      	ldr	r3, [pc, #404]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80110e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80110ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80110f0:	613b      	str	r3, [r7, #16]
 80110f2:	693b      	ldr	r3, [r7, #16]
 80110f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80110f8:	d013      	beq.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011100:	d819      	bhi.n	8011136 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8011102:	693b      	ldr	r3, [r7, #16]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d004      	beq.n	8011112 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801110e:	d004      	beq.n	801111a <HAL_RCCEx_GetPeriphCLKFreq+0x912>
          break;
 8011110:	e011      	b.n	8011136 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8011112:	f7fe fff1 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8011116:	61f8      	str	r0, [r7, #28]
          break;
 8011118:	e010      	b.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetSysClockFreq();
 801111a:	f7fe ff55 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 801111e:	61f8      	str	r0, [r7, #28]
          break;
 8011120:	e00c      	b.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011122:	4b56      	ldr	r3, [pc, #344]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801112a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801112e:	d104      	bne.n	801113a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = HSI_VALUE;
 8011130:	4b53      	ldr	r3, [pc, #332]	; (8011280 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8011132:	61fb      	str	r3, [r7, #28]
          break;
 8011134:	e001      	b.n	801113a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 8011136:	bf00      	nop
 8011138:	e114      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801113a:	bf00      	nop
        break;
 801113c:	e112      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 801113e:	4b4f      	ldr	r3, [pc, #316]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011144:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8011148:	613b      	str	r3, [r7, #16]
 801114a:	693b      	ldr	r3, [r7, #16]
 801114c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011150:	d013      	beq.n	801117a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8011152:	693b      	ldr	r3, [r7, #16]
 8011154:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011158:	d819      	bhi.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 801115a:	693b      	ldr	r3, [r7, #16]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d004      	beq.n	801116a <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 8011160:	693b      	ldr	r3, [r7, #16]
 8011162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011166:	d004      	beq.n	8011172 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          break;
 8011168:	e011      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
          frequency = HAL_RCC_GetPCLK1Freq();
 801116a:	f7fe ffc5 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 801116e:	61f8      	str	r0, [r7, #28]
          break;
 8011170:	e010      	b.n	8011194 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = HAL_RCC_GetSysClockFreq();
 8011172:	f7fe ff29 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8011176:	61f8      	str	r0, [r7, #28]
          break;
 8011178:	e00c      	b.n	8011194 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801117a:	4b40      	ldr	r3, [pc, #256]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011186:	d104      	bne.n	8011192 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
            frequency = HSI_VALUE;
 8011188:	4b3d      	ldr	r3, [pc, #244]	; (8011280 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 801118a:	61fb      	str	r3, [r7, #28]
          break;
 801118c:	e001      	b.n	8011192 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
 801118e:	bf00      	nop
 8011190:	e0e8      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011192:	bf00      	nop
        break;
 8011194:	e0e6      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8011196:	4b39      	ldr	r3, [pc, #228]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011198:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801119c:	f003 0303 	and.w	r3, r3, #3
 80111a0:	613b      	str	r3, [r7, #16]
 80111a2:	693b      	ldr	r3, [r7, #16]
 80111a4:	2b02      	cmp	r3, #2
 80111a6:	d011      	beq.n	80111cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80111a8:	693b      	ldr	r3, [r7, #16]
 80111aa:	2b02      	cmp	r3, #2
 80111ac:	d818      	bhi.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 80111ae:	693b      	ldr	r3, [r7, #16]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80111b4:	693b      	ldr	r3, [r7, #16]
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	d004      	beq.n	80111c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          break;
 80111ba:	e011      	b.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80111bc:	f7fe ff9c 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 80111c0:	61f8      	str	r0, [r7, #28]
          break;
 80111c2:	e010      	b.n	80111e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          frequency = HAL_RCC_GetSysClockFreq();
 80111c4:	f7fe ff00 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 80111c8:	61f8      	str	r0, [r7, #28]
          break;
 80111ca:	e00c      	b.n	80111e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80111cc:	4b2b      	ldr	r3, [pc, #172]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80111d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80111d8:	d104      	bne.n	80111e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = HSI_VALUE;
 80111da:	4b29      	ldr	r3, [pc, #164]	; (8011280 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 80111dc:	61fb      	str	r3, [r7, #28]
          break;
 80111de:	e001      	b.n	80111e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 80111e0:	bf00      	nop
 80111e2:	e0bf      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80111e4:	bf00      	nop
        break;
 80111e6:	e0bd      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80111e8:	4b24      	ldr	r3, [pc, #144]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80111ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80111ee:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80111f2:	613b      	str	r3, [r7, #16]
 80111f4:	693b      	ldr	r3, [r7, #16]
 80111f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80111fa:	d02c      	beq.n	8011256 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8011202:	d833      	bhi.n	801126c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8011204:	693b      	ldr	r3, [r7, #16]
 8011206:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 801120a:	d01a      	beq.n	8011242 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8011212:	d82b      	bhi.n	801126c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8011214:	693b      	ldr	r3, [r7, #16]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d004      	beq.n	8011224 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 801121a:	693b      	ldr	r3, [r7, #16]
 801121c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011220:	d004      	beq.n	801122c <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8011222:	e023      	b.n	801126c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8011224:	f7fe ff68 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8011228:	61f8      	str	r0, [r7, #28]
          break;
 801122a:	e026      	b.n	801127a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 801122c:	4b13      	ldr	r3, [pc, #76]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 801122e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011232:	f003 0302 	and.w	r3, r3, #2
 8011236:	2b02      	cmp	r3, #2
 8011238:	d11a      	bne.n	8011270 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 801123a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 801123e:	61fb      	str	r3, [r7, #28]
          break;
 8011240:	e016      	b.n	8011270 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011242:	4b0e      	ldr	r3, [pc, #56]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801124a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801124e:	d111      	bne.n	8011274 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 8011250:	4b0b      	ldr	r3, [pc, #44]	; (8011280 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8011252:	61fb      	str	r3, [r7, #28]
          break;
 8011254:	e00e      	b.n	8011274 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8011256:	4b09      	ldr	r3, [pc, #36]	; (801127c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8011258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801125c:	f003 0302 	and.w	r3, r3, #2
 8011260:	2b02      	cmp	r3, #2
 8011262:	d109      	bne.n	8011278 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 8011264:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011268:	61fb      	str	r3, [r7, #28]
          break;
 801126a:	e005      	b.n	8011278 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 801126c:	bf00      	nop
 801126e:	e079      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011270:	bf00      	nop
 8011272:	e077      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011274:	bf00      	nop
 8011276:	e075      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011278:	bf00      	nop
        break;
 801127a:	e073      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 801127c:	40021000 	.word	0x40021000
 8011280:	00f42400 	.word	0x00f42400
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8011284:	4b3a      	ldr	r3, [pc, #232]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8011286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801128a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 801128e:	613b      	str	r3, [r7, #16]
 8011290:	693b      	ldr	r3, [r7, #16]
 8011292:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8011296:	d02c      	beq.n	80112f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
 8011298:	693b      	ldr	r3, [r7, #16]
 801129a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 801129e:	d833      	bhi.n	8011308 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 80112a0:	693b      	ldr	r3, [r7, #16]
 80112a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80112a6:	d01a      	beq.n	80112de <HAL_RCCEx_GetPeriphCLKFreq+0xad6>
 80112a8:	693b      	ldr	r3, [r7, #16]
 80112aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80112ae:	d82b      	bhi.n	8011308 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d004      	beq.n	80112c0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
 80112b6:	693b      	ldr	r3, [r7, #16]
 80112b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80112bc:	d004      	beq.n	80112c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80112be:	e023      	b.n	8011308 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = HAL_RCC_GetPCLK1Freq();
 80112c0:	f7fe ff1a 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 80112c4:	61f8      	str	r0, [r7, #28]
          break;
 80112c6:	e026      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80112c8:	4b29      	ldr	r3, [pc, #164]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80112ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80112ce:	f003 0302 	and.w	r3, r3, #2
 80112d2:	2b02      	cmp	r3, #2
 80112d4:	d11a      	bne.n	801130c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
              frequency = LSI_VALUE;
 80112d6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80112da:	61fb      	str	r3, [r7, #28]
          break;
 80112dc:	e016      	b.n	801130c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80112de:	4b24      	ldr	r3, [pc, #144]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80112e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80112ea:	d111      	bne.n	8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
            frequency = HSI_VALUE;
 80112ec:	4b21      	ldr	r3, [pc, #132]	; (8011374 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 80112ee:	61fb      	str	r3, [r7, #28]
          break;
 80112f0:	e00e      	b.n	8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80112f2:	4b1f      	ldr	r3, [pc, #124]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80112f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80112f8:	f003 0302 	and.w	r3, r3, #2
 80112fc:	2b02      	cmp	r3, #2
 80112fe:	d109      	bne.n	8011314 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = LSE_VALUE;
 8011300:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011304:	61fb      	str	r3, [r7, #28]
          break;
 8011306:	e005      	b.n	8011314 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8011308:	bf00      	nop
 801130a:	e02b      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801130c:	bf00      	nop
 801130e:	e029      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011310:	bf00      	nop
 8011312:	e027      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8011314:	bf00      	nop
        break;
 8011316:	e025      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8011318:	4b15      	ldr	r3, [pc, #84]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 801131a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801131e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011322:	613b      	str	r3, [r7, #16]
 8011324:	693b      	ldr	r3, [r7, #16]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d004      	beq.n	8011334 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 801132a:	693b      	ldr	r3, [r7, #16]
 801132c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011330:	d004      	beq.n	801133c <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 8011332:	e00d      	b.n	8011350 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          frequency = HAL_RCC_GetPCLK1Freq();
 8011334:	f7fe fee0 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8011338:	61f8      	str	r0, [r7, #28]
          break;
 801133a:	e009      	b.n	8011350 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801133c:	4b0c      	ldr	r3, [pc, #48]	; (8011370 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011348:	d101      	bne.n	801134e <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
            frequency = HSI_VALUE;
 801134a:	4b0a      	ldr	r3, [pc, #40]	; (8011374 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 801134c:	61fb      	str	r3, [r7, #28]
          break;
 801134e:	bf00      	nop
        break;
 8011350:	e008      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8011352:	bf00      	nop
 8011354:	e006      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8011356:	bf00      	nop
 8011358:	e004      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 801135a:	bf00      	nop
 801135c:	e002      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 801135e:	bf00      	nop
 8011360:	e000      	b.n	8011364 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8011362:	bf00      	nop
    }
  }

  return(frequency);
 8011364:	69fb      	ldr	r3, [r7, #28]
}
 8011366:	4618      	mov	r0, r3
 8011368:	3720      	adds	r7, #32
 801136a:	46bd      	mov	sp, r7
 801136c:	bd80      	pop	{r7, pc}
 801136e:	bf00      	nop
 8011370:	40021000 	.word	0x40021000
 8011374:	00f42400 	.word	0x00f42400

08011378 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8011378:	b480      	push	{r7}
 801137a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 801137c:	4b05      	ldr	r3, [pc, #20]	; (8011394 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	4a04      	ldr	r2, [pc, #16]	; (8011394 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8011382:	f043 0304 	orr.w	r3, r3, #4
 8011386:	6013      	str	r3, [r2, #0]
}
 8011388:	bf00      	nop
 801138a:	46bd      	mov	sp, r7
 801138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop
 8011394:	40021000 	.word	0x40021000

08011398 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b084      	sub	sp, #16
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
 80113a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80113a2:	2300      	movs	r3, #0
 80113a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80113a6:	4b74      	ldr	r3, [pc, #464]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80113a8:	68db      	ldr	r3, [r3, #12]
 80113aa:	f003 0303 	and.w	r3, r3, #3
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d018      	beq.n	80113e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80113b2:	4b71      	ldr	r3, [pc, #452]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80113b4:	68db      	ldr	r3, [r3, #12]
 80113b6:	f003 0203 	and.w	r2, r3, #3
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	429a      	cmp	r2, r3
 80113c0:	d10d      	bne.n	80113de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	681b      	ldr	r3, [r3, #0]
       ||
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d009      	beq.n	80113de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80113ca:	4b6b      	ldr	r3, [pc, #428]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80113cc:	68db      	ldr	r3, [r3, #12]
 80113ce:	091b      	lsrs	r3, r3, #4
 80113d0:	f003 0307 	and.w	r3, r3, #7
 80113d4:	1c5a      	adds	r2, r3, #1
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	685b      	ldr	r3, [r3, #4]
       ||
 80113da:	429a      	cmp	r2, r3
 80113dc:	d047      	beq.n	801146e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80113de:	2301      	movs	r3, #1
 80113e0:	73fb      	strb	r3, [r7, #15]
 80113e2:	e044      	b.n	801146e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	2b03      	cmp	r3, #3
 80113ea:	d018      	beq.n	801141e <RCCEx_PLLSAI1_Config+0x86>
 80113ec:	2b03      	cmp	r3, #3
 80113ee:	d825      	bhi.n	801143c <RCCEx_PLLSAI1_Config+0xa4>
 80113f0:	2b01      	cmp	r3, #1
 80113f2:	d002      	beq.n	80113fa <RCCEx_PLLSAI1_Config+0x62>
 80113f4:	2b02      	cmp	r3, #2
 80113f6:	d009      	beq.n	801140c <RCCEx_PLLSAI1_Config+0x74>
 80113f8:	e020      	b.n	801143c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80113fa:	4b5f      	ldr	r3, [pc, #380]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	f003 0302 	and.w	r3, r3, #2
 8011402:	2b00      	cmp	r3, #0
 8011404:	d11d      	bne.n	8011442 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8011406:	2301      	movs	r3, #1
 8011408:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801140a:	e01a      	b.n	8011442 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 801140c:	4b5a      	ldr	r3, [pc, #360]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011414:	2b00      	cmp	r3, #0
 8011416:	d116      	bne.n	8011446 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8011418:	2301      	movs	r3, #1
 801141a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801141c:	e013      	b.n	8011446 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 801141e:	4b56      	ldr	r3, [pc, #344]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011426:	2b00      	cmp	r3, #0
 8011428:	d10f      	bne.n	801144a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801142a:	4b53      	ldr	r3, [pc, #332]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011432:	2b00      	cmp	r3, #0
 8011434:	d109      	bne.n	801144a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8011436:	2301      	movs	r3, #1
 8011438:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801143a:	e006      	b.n	801144a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 801143c:	2301      	movs	r3, #1
 801143e:	73fb      	strb	r3, [r7, #15]
      break;
 8011440:	e004      	b.n	801144c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011442:	bf00      	nop
 8011444:	e002      	b.n	801144c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011446:	bf00      	nop
 8011448:	e000      	b.n	801144c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801144a:	bf00      	nop
    }

    if(status == HAL_OK)
 801144c:	7bfb      	ldrb	r3, [r7, #15]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d10d      	bne.n	801146e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8011452:	4b49      	ldr	r3, [pc, #292]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011454:	68db      	ldr	r3, [r3, #12]
 8011456:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	6819      	ldr	r1, [r3, #0]
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	685b      	ldr	r3, [r3, #4]
 8011462:	3b01      	subs	r3, #1
 8011464:	011b      	lsls	r3, r3, #4
 8011466:	430b      	orrs	r3, r1
 8011468:	4943      	ldr	r1, [pc, #268]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801146a:	4313      	orrs	r3, r2
 801146c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801146e:	7bfb      	ldrb	r3, [r7, #15]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d17c      	bne.n	801156e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8011474:	4b40      	ldr	r3, [pc, #256]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	4a3f      	ldr	r2, [pc, #252]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801147a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801147e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011480:	f7f9 fd9e 	bl	800afc0 <HAL_GetTick>
 8011484:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8011486:	e009      	b.n	801149c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8011488:	f7f9 fd9a 	bl	800afc0 <HAL_GetTick>
 801148c:	4602      	mov	r2, r0
 801148e:	68bb      	ldr	r3, [r7, #8]
 8011490:	1ad3      	subs	r3, r2, r3
 8011492:	2b02      	cmp	r3, #2
 8011494:	d902      	bls.n	801149c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8011496:	2303      	movs	r3, #3
 8011498:	73fb      	strb	r3, [r7, #15]
        break;
 801149a:	e005      	b.n	80114a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801149c:	4b36      	ldr	r3, [pc, #216]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d1ef      	bne.n	8011488 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80114a8:	7bfb      	ldrb	r3, [r7, #15]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d15f      	bne.n	801156e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80114ae:	683b      	ldr	r3, [r7, #0]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d110      	bne.n	80114d6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80114b4:	4b30      	ldr	r3, [pc, #192]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80114b6:	691b      	ldr	r3, [r3, #16]
 80114b8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80114bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80114c0:	687a      	ldr	r2, [r7, #4]
 80114c2:	6892      	ldr	r2, [r2, #8]
 80114c4:	0211      	lsls	r1, r2, #8
 80114c6:	687a      	ldr	r2, [r7, #4]
 80114c8:	68d2      	ldr	r2, [r2, #12]
 80114ca:	06d2      	lsls	r2, r2, #27
 80114cc:	430a      	orrs	r2, r1
 80114ce:	492a      	ldr	r1, [pc, #168]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80114d0:	4313      	orrs	r3, r2
 80114d2:	610b      	str	r3, [r1, #16]
 80114d4:	e027      	b.n	8011526 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80114d6:	683b      	ldr	r3, [r7, #0]
 80114d8:	2b01      	cmp	r3, #1
 80114da:	d112      	bne.n	8011502 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80114dc:	4b26      	ldr	r3, [pc, #152]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80114de:	691b      	ldr	r3, [r3, #16]
 80114e0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80114e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80114e8:	687a      	ldr	r2, [r7, #4]
 80114ea:	6892      	ldr	r2, [r2, #8]
 80114ec:	0211      	lsls	r1, r2, #8
 80114ee:	687a      	ldr	r2, [r7, #4]
 80114f0:	6912      	ldr	r2, [r2, #16]
 80114f2:	0852      	lsrs	r2, r2, #1
 80114f4:	3a01      	subs	r2, #1
 80114f6:	0552      	lsls	r2, r2, #21
 80114f8:	430a      	orrs	r2, r1
 80114fa:	491f      	ldr	r1, [pc, #124]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 80114fc:	4313      	orrs	r3, r2
 80114fe:	610b      	str	r3, [r1, #16]
 8011500:	e011      	b.n	8011526 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8011502:	4b1d      	ldr	r3, [pc, #116]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011504:	691b      	ldr	r3, [r3, #16]
 8011506:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801150a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 801150e:	687a      	ldr	r2, [r7, #4]
 8011510:	6892      	ldr	r2, [r2, #8]
 8011512:	0211      	lsls	r1, r2, #8
 8011514:	687a      	ldr	r2, [r7, #4]
 8011516:	6952      	ldr	r2, [r2, #20]
 8011518:	0852      	lsrs	r2, r2, #1
 801151a:	3a01      	subs	r2, #1
 801151c:	0652      	lsls	r2, r2, #25
 801151e:	430a      	orrs	r2, r1
 8011520:	4915      	ldr	r1, [pc, #84]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011522:	4313      	orrs	r3, r2
 8011524:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8011526:	4b14      	ldr	r3, [pc, #80]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	4a13      	ldr	r2, [pc, #76]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801152c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8011530:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011532:	f7f9 fd45 	bl	800afc0 <HAL_GetTick>
 8011536:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8011538:	e009      	b.n	801154e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 801153a:	f7f9 fd41 	bl	800afc0 <HAL_GetTick>
 801153e:	4602      	mov	r2, r0
 8011540:	68bb      	ldr	r3, [r7, #8]
 8011542:	1ad3      	subs	r3, r2, r3
 8011544:	2b02      	cmp	r3, #2
 8011546:	d902      	bls.n	801154e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8011548:	2303      	movs	r3, #3
 801154a:	73fb      	strb	r3, [r7, #15]
          break;
 801154c:	e005      	b.n	801155a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801154e:	4b0a      	ldr	r3, [pc, #40]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011556:	2b00      	cmp	r3, #0
 8011558:	d0ef      	beq.n	801153a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 801155a:	7bfb      	ldrb	r3, [r7, #15]
 801155c:	2b00      	cmp	r3, #0
 801155e:	d106      	bne.n	801156e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8011560:	4b05      	ldr	r3, [pc, #20]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 8011562:	691a      	ldr	r2, [r3, #16]
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	699b      	ldr	r3, [r3, #24]
 8011568:	4903      	ldr	r1, [pc, #12]	; (8011578 <RCCEx_PLLSAI1_Config+0x1e0>)
 801156a:	4313      	orrs	r3, r2
 801156c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 801156e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011570:	4618      	mov	r0, r3
 8011572:	3710      	adds	r7, #16
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}
 8011578:	40021000 	.word	0x40021000

0801157c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b084      	sub	sp, #16
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011586:	2300      	movs	r3, #0
 8011588:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801158a:	4b69      	ldr	r3, [pc, #420]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801158c:	68db      	ldr	r3, [r3, #12]
 801158e:	f003 0303 	and.w	r3, r3, #3
 8011592:	2b00      	cmp	r3, #0
 8011594:	d018      	beq.n	80115c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8011596:	4b66      	ldr	r3, [pc, #408]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011598:	68db      	ldr	r3, [r3, #12]
 801159a:	f003 0203 	and.w	r2, r3, #3
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	429a      	cmp	r2, r3
 80115a4:	d10d      	bne.n	80115c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	681b      	ldr	r3, [r3, #0]
       ||
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d009      	beq.n	80115c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80115ae:	4b60      	ldr	r3, [pc, #384]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80115b0:	68db      	ldr	r3, [r3, #12]
 80115b2:	091b      	lsrs	r3, r3, #4
 80115b4:	f003 0307 	and.w	r3, r3, #7
 80115b8:	1c5a      	adds	r2, r3, #1
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	685b      	ldr	r3, [r3, #4]
       ||
 80115be:	429a      	cmp	r2, r3
 80115c0:	d047      	beq.n	8011652 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80115c2:	2301      	movs	r3, #1
 80115c4:	73fb      	strb	r3, [r7, #15]
 80115c6:	e044      	b.n	8011652 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	2b03      	cmp	r3, #3
 80115ce:	d018      	beq.n	8011602 <RCCEx_PLLSAI2_Config+0x86>
 80115d0:	2b03      	cmp	r3, #3
 80115d2:	d825      	bhi.n	8011620 <RCCEx_PLLSAI2_Config+0xa4>
 80115d4:	2b01      	cmp	r3, #1
 80115d6:	d002      	beq.n	80115de <RCCEx_PLLSAI2_Config+0x62>
 80115d8:	2b02      	cmp	r3, #2
 80115da:	d009      	beq.n	80115f0 <RCCEx_PLLSAI2_Config+0x74>
 80115dc:	e020      	b.n	8011620 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80115de:	4b54      	ldr	r3, [pc, #336]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	f003 0302 	and.w	r3, r3, #2
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d11d      	bne.n	8011626 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80115ea:	2301      	movs	r3, #1
 80115ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80115ee:	e01a      	b.n	8011626 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80115f0:	4b4f      	ldr	r3, [pc, #316]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d116      	bne.n	801162a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80115fc:	2301      	movs	r3, #1
 80115fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011600:	e013      	b.n	801162a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8011602:	4b4b      	ldr	r3, [pc, #300]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801160a:	2b00      	cmp	r3, #0
 801160c:	d10f      	bne.n	801162e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801160e:	4b48      	ldr	r3, [pc, #288]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011616:	2b00      	cmp	r3, #0
 8011618:	d109      	bne.n	801162e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 801161a:	2301      	movs	r3, #1
 801161c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801161e:	e006      	b.n	801162e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8011620:	2301      	movs	r3, #1
 8011622:	73fb      	strb	r3, [r7, #15]
      break;
 8011624:	e004      	b.n	8011630 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8011626:	bf00      	nop
 8011628:	e002      	b.n	8011630 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 801162a:	bf00      	nop
 801162c:	e000      	b.n	8011630 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 801162e:	bf00      	nop
    }

    if(status == HAL_OK)
 8011630:	7bfb      	ldrb	r3, [r7, #15]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10d      	bne.n	8011652 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8011636:	4b3e      	ldr	r3, [pc, #248]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011638:	68db      	ldr	r3, [r3, #12]
 801163a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	6819      	ldr	r1, [r3, #0]
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	685b      	ldr	r3, [r3, #4]
 8011646:	3b01      	subs	r3, #1
 8011648:	011b      	lsls	r3, r3, #4
 801164a:	430b      	orrs	r3, r1
 801164c:	4938      	ldr	r1, [pc, #224]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801164e:	4313      	orrs	r3, r2
 8011650:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8011652:	7bfb      	ldrb	r3, [r7, #15]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d166      	bne.n	8011726 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8011658:	4b35      	ldr	r3, [pc, #212]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	4a34      	ldr	r2, [pc, #208]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801165e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011662:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011664:	f7f9 fcac 	bl	800afc0 <HAL_GetTick>
 8011668:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 801166a:	e009      	b.n	8011680 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 801166c:	f7f9 fca8 	bl	800afc0 <HAL_GetTick>
 8011670:	4602      	mov	r2, r0
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	1ad3      	subs	r3, r2, r3
 8011676:	2b02      	cmp	r3, #2
 8011678:	d902      	bls.n	8011680 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 801167a:	2303      	movs	r3, #3
 801167c:	73fb      	strb	r3, [r7, #15]
        break;
 801167e:	e005      	b.n	801168c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8011680:	4b2b      	ldr	r3, [pc, #172]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011688:	2b00      	cmp	r3, #0
 801168a:	d1ef      	bne.n	801166c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 801168c:	7bfb      	ldrb	r3, [r7, #15]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d149      	bne.n	8011726 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d110      	bne.n	80116ba <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8011698:	4b25      	ldr	r3, [pc, #148]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801169a:	695b      	ldr	r3, [r3, #20]
 801169c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80116a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	6892      	ldr	r2, [r2, #8]
 80116a8:	0211      	lsls	r1, r2, #8
 80116aa:	687a      	ldr	r2, [r7, #4]
 80116ac:	68d2      	ldr	r2, [r2, #12]
 80116ae:	06d2      	lsls	r2, r2, #27
 80116b0:	430a      	orrs	r2, r1
 80116b2:	491f      	ldr	r1, [pc, #124]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80116b4:	4313      	orrs	r3, r2
 80116b6:	614b      	str	r3, [r1, #20]
 80116b8:	e011      	b.n	80116de <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80116ba:	4b1d      	ldr	r3, [pc, #116]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80116bc:	695b      	ldr	r3, [r3, #20]
 80116be:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80116c2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80116c6:	687a      	ldr	r2, [r7, #4]
 80116c8:	6892      	ldr	r2, [r2, #8]
 80116ca:	0211      	lsls	r1, r2, #8
 80116cc:	687a      	ldr	r2, [r7, #4]
 80116ce:	6912      	ldr	r2, [r2, #16]
 80116d0:	0852      	lsrs	r2, r2, #1
 80116d2:	3a01      	subs	r2, #1
 80116d4:	0652      	lsls	r2, r2, #25
 80116d6:	430a      	orrs	r2, r1
 80116d8:	4915      	ldr	r1, [pc, #84]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80116da:	4313      	orrs	r3, r2
 80116dc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80116de:	4b14      	ldr	r3, [pc, #80]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	4a13      	ldr	r2, [pc, #76]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 80116e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80116e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80116ea:	f7f9 fc69 	bl	800afc0 <HAL_GetTick>
 80116ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80116f0:	e009      	b.n	8011706 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80116f2:	f7f9 fc65 	bl	800afc0 <HAL_GetTick>
 80116f6:	4602      	mov	r2, r0
 80116f8:	68bb      	ldr	r3, [r7, #8]
 80116fa:	1ad3      	subs	r3, r2, r3
 80116fc:	2b02      	cmp	r3, #2
 80116fe:	d902      	bls.n	8011706 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8011700:	2303      	movs	r3, #3
 8011702:	73fb      	strb	r3, [r7, #15]
          break;
 8011704:	e005      	b.n	8011712 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8011706:	4b0a      	ldr	r3, [pc, #40]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801170e:	2b00      	cmp	r3, #0
 8011710:	d0ef      	beq.n	80116f2 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8011712:	7bfb      	ldrb	r3, [r7, #15]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d106      	bne.n	8011726 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8011718:	4b05      	ldr	r3, [pc, #20]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 801171a:	695a      	ldr	r2, [r3, #20]
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	695b      	ldr	r3, [r3, #20]
 8011720:	4903      	ldr	r1, [pc, #12]	; (8011730 <RCCEx_PLLSAI2_Config+0x1b4>)
 8011722:	4313      	orrs	r3, r2
 8011724:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8011726:	7bfb      	ldrb	r3, [r7, #15]
}
 8011728:	4618      	mov	r0, r3
 801172a:	3710      	adds	r7, #16
 801172c:	46bd      	mov	sp, r7
 801172e:	bd80      	pop	{r7, pc}
 8011730:	40021000 	.word	0x40021000

08011734 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8011734:	b480      	push	{r7}
 8011736:	b089      	sub	sp, #36	; 0x24
 8011738:	af00      	add	r7, sp, #0
 801173a:	6078      	str	r0, [r7, #4]
 801173c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 801173e:	2300      	movs	r3, #0
 8011740:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8011742:	2300      	movs	r3, #0
 8011744:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8011746:	2300      	movs	r3, #0
 8011748:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011750:	d10c      	bne.n	801176c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8011752:	4b77      	ldr	r3, [pc, #476]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011758:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 801175c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 801175e:	69bb      	ldr	r3, [r7, #24]
 8011760:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8011764:	d112      	bne.n	801178c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8011766:	4b73      	ldr	r3, [pc, #460]	; (8011934 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 8011768:	61fb      	str	r3, [r7, #28]
 801176a:	e00f      	b.n	801178c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011772:	d10b      	bne.n	801178c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8011774:	4b6e      	ldr	r3, [pc, #440]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801177a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 801177e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8011780:	69bb      	ldr	r3, [r7, #24]
 8011782:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8011786:	d101      	bne.n	801178c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8011788:	4b6a      	ldr	r3, [pc, #424]	; (8011934 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 801178a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 801178c:	69fb      	ldr	r3, [r7, #28]
 801178e:	2b00      	cmp	r3, #0
 8011790:	f040 80c6 	bne.w	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8011798:	69bb      	ldr	r3, [r7, #24]
 801179a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801179e:	d003      	beq.n	80117a8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80117a0:	69bb      	ldr	r3, [r7, #24]
 80117a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80117a6:	d13b      	bne.n	8011820 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80117a8:	4b61      	ldr	r3, [pc, #388]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80117b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80117b4:	f040 80b3 	bne.w	801191e <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 80117b8:	4b5d      	ldr	r3, [pc, #372]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117ba:	68db      	ldr	r3, [r3, #12]
 80117bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	f000 80ac 	beq.w	801191e <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80117c6:	4b5a      	ldr	r3, [pc, #360]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117c8:	68db      	ldr	r3, [r3, #12]
 80117ca:	091b      	lsrs	r3, r3, #4
 80117cc:	f003 0307 	and.w	r3, r3, #7
 80117d0:	3301      	adds	r3, #1
 80117d2:	693a      	ldr	r2, [r7, #16]
 80117d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80117d8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80117da:	4b55      	ldr	r3, [pc, #340]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117dc:	68db      	ldr	r3, [r3, #12]
 80117de:	0a1b      	lsrs	r3, r3, #8
 80117e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80117e4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80117e6:	4b52      	ldr	r3, [pc, #328]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117e8:	68db      	ldr	r3, [r3, #12]
 80117ea:	0edb      	lsrs	r3, r3, #27
 80117ec:	f003 031f 	and.w	r3, r3, #31
 80117f0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80117f2:	697b      	ldr	r3, [r7, #20]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d10a      	bne.n	801180e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80117f8:	4b4d      	ldr	r3, [pc, #308]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011800:	2b00      	cmp	r3, #0
 8011802:	d002      	beq.n	801180a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8011804:	2311      	movs	r3, #17
 8011806:	617b      	str	r3, [r7, #20]
 8011808:	e001      	b.n	801180e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 801180a:	2307      	movs	r3, #7
 801180c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 801180e:	693b      	ldr	r3, [r7, #16]
 8011810:	68fa      	ldr	r2, [r7, #12]
 8011812:	fb03 f202 	mul.w	r2, r3, r2
 8011816:	697b      	ldr	r3, [r7, #20]
 8011818:	fbb2 f3f3 	udiv	r3, r2, r3
 801181c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 801181e:	e07e      	b.n	801191e <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8011820:	69bb      	ldr	r3, [r7, #24]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d139      	bne.n	801189a <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8011826:	4b42      	ldr	r3, [pc, #264]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801182e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8011832:	d175      	bne.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 8011834:	4b3e      	ldr	r3, [pc, #248]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011836:	691b      	ldr	r3, [r3, #16]
 8011838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801183c:	2b00      	cmp	r3, #0
 801183e:	d06f      	beq.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8011840:	4b3b      	ldr	r3, [pc, #236]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011842:	68db      	ldr	r3, [r3, #12]
 8011844:	091b      	lsrs	r3, r3, #4
 8011846:	f003 0307 	and.w	r3, r3, #7
 801184a:	3301      	adds	r3, #1
 801184c:	693a      	ldr	r2, [r7, #16]
 801184e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011852:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8011854:	4b36      	ldr	r3, [pc, #216]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011856:	691b      	ldr	r3, [r3, #16]
 8011858:	0a1b      	lsrs	r3, r3, #8
 801185a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801185e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8011860:	4b33      	ldr	r3, [pc, #204]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011862:	691b      	ldr	r3, [r3, #16]
 8011864:	0edb      	lsrs	r3, r3, #27
 8011866:	f003 031f 	and.w	r3, r3, #31
 801186a:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 801186c:	697b      	ldr	r3, [r7, #20]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d10a      	bne.n	8011888 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8011872:	4b2f      	ldr	r3, [pc, #188]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8011874:	691b      	ldr	r3, [r3, #16]
 8011876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801187a:	2b00      	cmp	r3, #0
 801187c:	d002      	beq.n	8011884 <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 801187e:	2311      	movs	r3, #17
 8011880:	617b      	str	r3, [r7, #20]
 8011882:	e001      	b.n	8011888 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 8011884:	2307      	movs	r3, #7
 8011886:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8011888:	693b      	ldr	r3, [r7, #16]
 801188a:	68fa      	ldr	r2, [r7, #12]
 801188c:	fb03 f202 	mul.w	r2, r3, r2
 8011890:	697b      	ldr	r3, [r7, #20]
 8011892:	fbb2 f3f3 	udiv	r3, r2, r3
 8011896:	61fb      	str	r3, [r7, #28]
 8011898:	e042      	b.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 801189a:	69bb      	ldr	r3, [r7, #24]
 801189c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80118a0:	d003      	beq.n	80118aa <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80118a2:	69bb      	ldr	r3, [r7, #24]
 80118a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80118a8:	d13a      	bne.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80118aa:	4b21      	ldr	r3, [pc, #132]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80118b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80118b6:	d133      	bne.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 80118b8:	4b1d      	ldr	r3, [pc, #116]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118ba:	695b      	ldr	r3, [r3, #20]
 80118bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d02d      	beq.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80118c4:	4b1a      	ldr	r3, [pc, #104]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118c6:	68db      	ldr	r3, [r3, #12]
 80118c8:	091b      	lsrs	r3, r3, #4
 80118ca:	f003 0307 	and.w	r3, r3, #7
 80118ce:	3301      	adds	r3, #1
 80118d0:	693a      	ldr	r2, [r7, #16]
 80118d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80118d6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80118d8:	4b15      	ldr	r3, [pc, #84]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118da:	695b      	ldr	r3, [r3, #20]
 80118dc:	0a1b      	lsrs	r3, r3, #8
 80118de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80118e2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80118e4:	4b12      	ldr	r3, [pc, #72]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118e6:	695b      	ldr	r3, [r3, #20]
 80118e8:	0edb      	lsrs	r3, r3, #27
 80118ea:	f003 031f 	and.w	r3, r3, #31
 80118ee:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80118f0:	697b      	ldr	r3, [r7, #20]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d10a      	bne.n	801190c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80118f6:	4b0e      	ldr	r3, [pc, #56]	; (8011930 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80118f8:	695b      	ldr	r3, [r3, #20]
 80118fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d002      	beq.n	8011908 <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 8011902:	2311      	movs	r3, #17
 8011904:	617b      	str	r3, [r7, #20]
 8011906:	e001      	b.n	801190c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 8011908:	2307      	movs	r3, #7
 801190a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 801190c:	693b      	ldr	r3, [r7, #16]
 801190e:	68fa      	ldr	r2, [r7, #12]
 8011910:	fb03 f202 	mul.w	r2, r3, r2
 8011914:	697b      	ldr	r3, [r7, #20]
 8011916:	fbb2 f3f3 	udiv	r3, r2, r3
 801191a:	61fb      	str	r3, [r7, #28]
 801191c:	e000      	b.n	8011920 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 801191e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8011920:	69fb      	ldr	r3, [r7, #28]
}
 8011922:	4618      	mov	r0, r3
 8011924:	3724      	adds	r7, #36	; 0x24
 8011926:	46bd      	mov	sp, r7
 8011928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192c:	4770      	bx	lr
 801192e:	bf00      	nop
 8011930:	40021000 	.word	0x40021000
 8011934:	001fff68 	.word	0x001fff68

08011938 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b088      	sub	sp, #32
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d101      	bne.n	801194a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8011946:	2301      	movs	r3, #1
 8011948:	e155      	b.n	8011bf6 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8011950:	b2db      	uxtb	r3, r3
 8011952:	2b00      	cmp	r3, #0
 8011954:	d106      	bne.n	8011964 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2200      	movs	r2, #0
 801195a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 801195e:	6878      	ldr	r0, [r7, #4]
 8011960:	f7f0 fb18 	bl	8001f94 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8011964:	6878      	ldr	r0, [r7, #4]
 8011966:	f000 f959 	bl	8011c1c <SAI_Disable>
 801196a:	4603      	mov	r3, r0
 801196c:	2b00      	cmp	r3, #0
 801196e:	d001      	beq.n	8011974 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8011970:	2301      	movs	r3, #1
 8011972:	e140      	b.n	8011bf6 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2202      	movs	r2, #2
 8011978:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	68db      	ldr	r3, [r3, #12]
 8011980:	2b02      	cmp	r3, #2
 8011982:	d00c      	beq.n	801199e <HAL_SAI_Init+0x66>
 8011984:	2b02      	cmp	r3, #2
 8011986:	d80d      	bhi.n	80119a4 <HAL_SAI_Init+0x6c>
 8011988:	2b00      	cmp	r3, #0
 801198a:	d002      	beq.n	8011992 <HAL_SAI_Init+0x5a>
 801198c:	2b01      	cmp	r3, #1
 801198e:	d003      	beq.n	8011998 <HAL_SAI_Init+0x60>
 8011990:	e008      	b.n	80119a4 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8011992:	2300      	movs	r3, #0
 8011994:	61fb      	str	r3, [r7, #28]
      break;
 8011996:	e008      	b.n	80119aa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8011998:	2310      	movs	r3, #16
 801199a:	61fb      	str	r3, [r7, #28]
      break;
 801199c:	e005      	b.n	80119aa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 801199e:	2320      	movs	r3, #32
 80119a0:	61fb      	str	r3, [r7, #28]
      break;
 80119a2:	e002      	b.n	80119aa <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80119a4:	2300      	movs	r3, #0
 80119a6:	61fb      	str	r3, [r7, #28]
      break;
 80119a8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	689b      	ldr	r3, [r3, #8]
 80119ae:	2b03      	cmp	r3, #3
 80119b0:	d81d      	bhi.n	80119ee <HAL_SAI_Init+0xb6>
 80119b2:	a201      	add	r2, pc, #4	; (adr r2, 80119b8 <HAL_SAI_Init+0x80>)
 80119b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119b8:	080119c9 	.word	0x080119c9
 80119bc:	080119cf 	.word	0x080119cf
 80119c0:	080119d7 	.word	0x080119d7
 80119c4:	080119df 	.word	0x080119df
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80119c8:	2300      	movs	r3, #0
 80119ca:	617b      	str	r3, [r7, #20]
      break;
 80119cc:	e012      	b.n	80119f4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80119ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80119d2:	617b      	str	r3, [r7, #20]
      break;
 80119d4:	e00e      	b.n	80119f4 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80119d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80119da:	617b      	str	r3, [r7, #20]
      break;
 80119dc:	e00a      	b.n	80119f4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80119de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80119e2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80119e4:	69fb      	ldr	r3, [r7, #28]
 80119e6:	f043 0301 	orr.w	r3, r3, #1
 80119ea:	61fb      	str	r3, [r7, #28]
      break;
 80119ec:	e002      	b.n	80119f4 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80119ee:	2300      	movs	r3, #0
 80119f0:	617b      	str	r3, [r7, #20]
      break;
 80119f2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	4a81      	ldr	r2, [pc, #516]	; (8011c00 <HAL_SAI_Init+0x2c8>)
 80119fa:	4293      	cmp	r3, r2
 80119fc:	d004      	beq.n	8011a08 <HAL_SAI_Init+0xd0>
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	4a80      	ldr	r2, [pc, #512]	; (8011c04 <HAL_SAI_Init+0x2cc>)
 8011a04:	4293      	cmp	r3, r2
 8011a06:	d103      	bne.n	8011a10 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8011a08:	4a7f      	ldr	r2, [pc, #508]	; (8011c08 <HAL_SAI_Init+0x2d0>)
 8011a0a:	69fb      	ldr	r3, [r7, #28]
 8011a0c:	6013      	str	r3, [r2, #0]
 8011a0e:	e002      	b.n	8011a16 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8011a10:	4a7e      	ldr	r2, [pc, #504]	; (8011c0c <HAL_SAI_Init+0x2d4>)
 8011a12:	69fb      	ldr	r3, [r7, #28]
 8011a14:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	69db      	ldr	r3, [r3, #28]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d041      	beq.n	8011aa2 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	4a77      	ldr	r2, [pc, #476]	; (8011c00 <HAL_SAI_Init+0x2c8>)
 8011a24:	4293      	cmp	r3, r2
 8011a26:	d004      	beq.n	8011a32 <HAL_SAI_Init+0xfa>
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	4a75      	ldr	r2, [pc, #468]	; (8011c04 <HAL_SAI_Init+0x2cc>)
 8011a2e:	4293      	cmp	r3, r2
 8011a30:	d105      	bne.n	8011a3e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8011a32:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8011a36:	f7fe fee7 	bl	8010808 <HAL_RCCEx_GetPeriphCLKFreq>
 8011a3a:	6138      	str	r0, [r7, #16]
 8011a3c:	e004      	b.n	8011a48 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8011a3e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8011a42:	f7fe fee1 	bl	8010808 <HAL_RCCEx_GetPeriphCLKFreq>
 8011a46:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8011a48:	693a      	ldr	r2, [r7, #16]
 8011a4a:	4613      	mov	r3, r2
 8011a4c:	009b      	lsls	r3, r3, #2
 8011a4e:	4413      	add	r3, r2
 8011a50:	005b      	lsls	r3, r3, #1
 8011a52:	461a      	mov	r2, r3
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	69db      	ldr	r3, [r3, #28]
 8011a58:	025b      	lsls	r3, r3, #9
 8011a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a5e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	4a6b      	ldr	r2, [pc, #428]	; (8011c10 <HAL_SAI_Init+0x2d8>)
 8011a64:	fba2 2303 	umull	r2, r3, r2, r3
 8011a68:	08da      	lsrs	r2, r3, #3
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8011a6e:	68f9      	ldr	r1, [r7, #12]
 8011a70:	4b67      	ldr	r3, [pc, #412]	; (8011c10 <HAL_SAI_Init+0x2d8>)
 8011a72:	fba3 2301 	umull	r2, r3, r3, r1
 8011a76:	08da      	lsrs	r2, r3, #3
 8011a78:	4613      	mov	r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4413      	add	r3, r2
 8011a7e:	005b      	lsls	r3, r3, #1
 8011a80:	1aca      	subs	r2, r1, r3
 8011a82:	2a08      	cmp	r2, #8
 8011a84:	d904      	bls.n	8011a90 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6a1b      	ldr	r3, [r3, #32]
 8011a8a:	1c5a      	adds	r2, r3, #1
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a94:	2b04      	cmp	r3, #4
 8011a96:	d104      	bne.n	8011aa2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	6a1b      	ldr	r3, [r3, #32]
 8011a9c:	085a      	lsrs	r2, r3, #1
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	685b      	ldr	r3, [r3, #4]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d003      	beq.n	8011ab2 <HAL_SAI_Init+0x17a>
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	685b      	ldr	r3, [r3, #4]
 8011aae:	2b02      	cmp	r3, #2
 8011ab0:	d109      	bne.n	8011ac6 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011ab6:	2b01      	cmp	r3, #1
 8011ab8:	d101      	bne.n	8011abe <HAL_SAI_Init+0x186>
 8011aba:	2300      	movs	r3, #0
 8011abc:	e001      	b.n	8011ac2 <HAL_SAI_Init+0x18a>
 8011abe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011ac2:	61bb      	str	r3, [r7, #24]
 8011ac4:	e008      	b.n	8011ad8 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011aca:	2b01      	cmp	r3, #1
 8011acc:	d102      	bne.n	8011ad4 <HAL_SAI_Init+0x19c>
 8011ace:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011ad2:	e000      	b.n	8011ad6 <HAL_SAI_Init+0x19e>
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	6819      	ldr	r1, [r3, #0]
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	681a      	ldr	r2, [r3, #0]
 8011ae2:	4b4c      	ldr	r3, [pc, #304]	; (8011c14 <HAL_SAI_Init+0x2dc>)
 8011ae4:	400b      	ands	r3, r1
 8011ae6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	6819      	ldr	r1, [r3, #0]
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	685a      	ldr	r2, [r3, #4]
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011af6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8011afc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b02:	431a      	orrs	r2, r3
 8011b04:	69bb      	ldr	r3, [r7, #24]
 8011b06:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8011b10:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	691b      	ldr	r3, [r3, #16]
 8011b16:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8011b1c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	6a1b      	ldr	r3, [r3, #32]
 8011b22:	051b      	lsls	r3, r3, #20
 8011b24:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	430a      	orrs	r2, r1
 8011b2c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	685b      	ldr	r3, [r3, #4]
 8011b34:	687a      	ldr	r2, [r7, #4]
 8011b36:	6812      	ldr	r2, [r2, #0]
 8011b38:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8011b3c:	f023 030f 	bic.w	r3, r3, #15
 8011b40:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	6859      	ldr	r1, [r3, #4]
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	699a      	ldr	r2, [r3, #24]
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b50:	431a      	orrs	r2, r3
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b56:	431a      	orrs	r2, r3
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	430a      	orrs	r2, r1
 8011b5e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	6899      	ldr	r1, [r3, #8]
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	4b2b      	ldr	r3, [pc, #172]	; (8011c18 <HAL_SAI_Init+0x2e0>)
 8011b6c:	400b      	ands	r3, r1
 8011b6e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	6899      	ldr	r1, [r3, #8]
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b7a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011b80:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8011b86:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8011b8c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b92:	3b01      	subs	r3, #1
 8011b94:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8011b96:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	430a      	orrs	r2, r1
 8011b9e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	68d9      	ldr	r1, [r3, #12]
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	681a      	ldr	r2, [r3, #0]
 8011baa:	f24f 0320 	movw	r3, #61472	; 0xf020
 8011bae:	400b      	ands	r3, r1
 8011bb0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	68d9      	ldr	r1, [r3, #12]
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011bc0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011bc6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8011bc8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011bce:	3b01      	subs	r3, #1
 8011bd0:	021b      	lsls	r3, r3, #8
 8011bd2:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	430a      	orrs	r2, r1
 8011bda:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	2200      	movs	r2, #0
 8011be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	2201      	movs	r2, #1
 8011be8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	2200      	movs	r2, #0
 8011bf0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8011bf4:	2300      	movs	r3, #0
}
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	3720      	adds	r7, #32
 8011bfa:	46bd      	mov	sp, r7
 8011bfc:	bd80      	pop	{r7, pc}
 8011bfe:	bf00      	nop
 8011c00:	40015404 	.word	0x40015404
 8011c04:	40015424 	.word	0x40015424
 8011c08:	40015400 	.word	0x40015400
 8011c0c:	40015800 	.word	0x40015800
 8011c10:	cccccccd 	.word	0xcccccccd
 8011c14:	ff05c010 	.word	0xff05c010
 8011c18:	fff88000 	.word	0xfff88000

08011c1c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8011c1c:	b480      	push	{r7}
 8011c1e:	b085      	sub	sp, #20
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8011c24:	4b18      	ldr	r3, [pc, #96]	; (8011c88 <SAI_Disable+0x6c>)
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	4a18      	ldr	r2, [pc, #96]	; (8011c8c <SAI_Disable+0x70>)
 8011c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8011c2e:	0b1b      	lsrs	r3, r3, #12
 8011c30:	009b      	lsls	r3, r3, #2
 8011c32:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8011c34:	2300      	movs	r3, #0
 8011c36:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	681a      	ldr	r2, [r3, #0]
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8011c46:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d10a      	bne.n	8011c64 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011c54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8011c5e:	2303      	movs	r3, #3
 8011c60:	72fb      	strb	r3, [r7, #11]
      break;
 8011c62:	e009      	b.n	8011c78 <SAI_Disable+0x5c>
    }
    count--;
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	3b01      	subs	r3, #1
 8011c68:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d1e7      	bne.n	8011c48 <SAI_Disable+0x2c>

  return status;
 8011c78:	7afb      	ldrb	r3, [r7, #11]
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3714      	adds	r7, #20
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c84:	4770      	bx	lr
 8011c86:	bf00      	nop
 8011c88:	20000194 	.word	0x20000194
 8011c8c:	95cbec1b 	.word	0x95cbec1b

08011c90 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b082      	sub	sp, #8
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d101      	bne.n	8011ca2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8011c9e:	2301      	movs	r3, #1
 8011ca0:	e022      	b.n	8011ce8 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011ca8:	b2db      	uxtb	r3, r3
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d105      	bne.n	8011cba <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f7f0 fa17 	bl	80020e8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2203      	movs	r2, #3
 8011cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8011cc2:	6878      	ldr	r0, [r7, #4]
 8011cc4:	f000 f814 	bl	8011cf0 <HAL_SD_InitCard>
 8011cc8:	4603      	mov	r3, r0
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d001      	beq.n	8011cd2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8011cce:	2301      	movs	r3, #1
 8011cd0:	e00a      	b.n	8011ce8 <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	2200      	movs	r2, #0
 8011cdc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	2201      	movs	r2, #1
 8011ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8011ce6:	2300      	movs	r3, #0
}
 8011ce8:	4618      	mov	r0, r3
 8011cea:	3708      	adds	r7, #8
 8011cec:	46bd      	mov	sp, r7
 8011cee:	bd80      	pop	{r7, pc}

08011cf0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8011cf0:	b5b0      	push	{r4, r5, r7, lr}
 8011cf2:	b08e      	sub	sp, #56	; 0x38
 8011cf4:	af04      	add	r7, sp, #16
 8011cf6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8011d00:	2300      	movs	r3, #0
 8011d02:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8011d04:	2300      	movs	r3, #0
 8011d06:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8011d0c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8011d10:	f7fe fd7a 	bl	8010808 <HAL_RCCEx_GetPeriphCLKFreq>
 8011d14:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8011d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d109      	bne.n	8011d30 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2201      	movs	r2, #1
 8011d20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011d2a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	e07b      	b.n	8011e28 <HAL_SD_InitCard+0x138>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8011d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d32:	09db      	lsrs	r3, r3, #7
 8011d34:	4a3e      	ldr	r2, [pc, #248]	; (8011e30 <HAL_SD_InitCard+0x140>)
 8011d36:	fba2 2303 	umull	r2, r3, r2, r3
 8011d3a:	091b      	lsrs	r3, r3, #4
 8011d3c:	3b02      	subs	r3, #2
 8011d3e:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681d      	ldr	r5, [r3, #0]
 8011d44:	466c      	mov	r4, sp
 8011d46:	f107 0314 	add.w	r3, r7, #20
 8011d4a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011d4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011d52:	f107 0308 	add.w	r3, r7, #8
 8011d56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011d58:	4628      	mov	r0, r5
 8011d5a:	f002 fc31 	bl	80145c0 <SDMMC_Init>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	685a      	ldr	r2, [r3, #4]
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011d6c:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	4618      	mov	r0, r3
 8011d74:	f002 fc5e 	bl	8014634 <SDMMC_PowerState_ON>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	685a      	ldr	r2, [r3, #4]
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011d86:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 8011d88:	69fb      	ldr	r3, [r7, #28]
 8011d8a:	3302      	adds	r3, #2
 8011d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d92:	627b      	str	r3, [r7, #36]	; 0x24
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8011d94:	4a27      	ldr	r2, [pc, #156]	; (8011e34 <HAL_SD_InitCard+0x144>)
 8011d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d9c:	3301      	adds	r3, #1
 8011d9e:	4618      	mov	r0, r3
 8011da0:	f7f9 f91a 	bl	800afd8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8011da4:	6878      	ldr	r0, [r7, #4]
 8011da6:	f000 fb77 	bl	8012498 <SD_PowerON>
 8011daa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8011dac:	6a3b      	ldr	r3, [r7, #32]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d00b      	beq.n	8011dca <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2201      	movs	r2, #1
 8011db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011dbe:	6a3b      	ldr	r3, [r7, #32]
 8011dc0:	431a      	orrs	r2, r3
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8011dc6:	2301      	movs	r3, #1
 8011dc8:	e02e      	b.n	8011e28 <HAL_SD_InitCard+0x138>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8011dca:	6878      	ldr	r0, [r7, #4]
 8011dcc:	f000 fa96 	bl	80122fc <SD_InitCard>
 8011dd0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8011dd2:	6a3b      	ldr	r3, [r7, #32]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d00b      	beq.n	8011df0 <HAL_SD_InitCard+0x100>
  {
    hsd->State = HAL_SD_STATE_READY;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	2201      	movs	r2, #1
 8011ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011de4:	6a3b      	ldr	r3, [r7, #32]
 8011de6:	431a      	orrs	r2, r3
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8011dec:	2301      	movs	r3, #1
 8011dee:	e01b      	b.n	8011e28 <HAL_SD_InitCard+0x138>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f002 fcae 	bl	801475a <SDMMC_CmdBlockLength>
 8011dfe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8011e00:	6a3b      	ldr	r3, [r7, #32]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d00f      	beq.n	8011e26 <HAL_SD_InitCard+0x136>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	4a0b      	ldr	r2, [pc, #44]	; (8011e38 <HAL_SD_InitCard+0x148>)
 8011e0c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011e12:	6a3b      	ldr	r3, [r7, #32]
 8011e14:	431a      	orrs	r2, r3
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	2201      	movs	r2, #1
 8011e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8011e22:	2301      	movs	r3, #1
 8011e24:	e000      	b.n	8011e28 <HAL_SD_InitCard+0x138>
  }

  return HAL_OK;
 8011e26:	2300      	movs	r3, #0
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3728      	adds	r7, #40	; 0x28
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8011e30:	014f8b59 	.word	0x014f8b59
 8011e34:	00012110 	.word	0x00012110
 8011e38:	004005ff 	.word	0x004005ff

08011e3c <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8011e3c:	b480      	push	{r7}
 8011e3e:	b083      	sub	sp, #12
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
 8011e44:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e4a:	0f9b      	lsrs	r3, r3, #30
 8011e4c:	b2da      	uxtb	r2, r3
 8011e4e:	683b      	ldr	r3, [r7, #0]
 8011e50:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e56:	0e9b      	lsrs	r3, r3, #26
 8011e58:	b2db      	uxtb	r3, r3
 8011e5a:	f003 030f 	and.w	r3, r3, #15
 8011e5e:	b2da      	uxtb	r2, r3
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e68:	0e1b      	lsrs	r3, r3, #24
 8011e6a:	b2db      	uxtb	r3, r3
 8011e6c:	f003 0303 	and.w	r3, r3, #3
 8011e70:	b2da      	uxtb	r2, r3
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e7a:	0c1b      	lsrs	r3, r3, #16
 8011e7c:	b2da      	uxtb	r2, r3
 8011e7e:	683b      	ldr	r3, [r7, #0]
 8011e80:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e86:	0a1b      	lsrs	r3, r3, #8
 8011e88:	b2da      	uxtb	r2, r3
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e92:	b2da      	uxtb	r2, r3
 8011e94:	683b      	ldr	r3, [r7, #0]
 8011e96:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011e9c:	0d1b      	lsrs	r3, r3, #20
 8011e9e:	b29a      	uxth	r2, r3
 8011ea0:	683b      	ldr	r3, [r7, #0]
 8011ea2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011ea8:	0c1b      	lsrs	r3, r3, #16
 8011eaa:	b2db      	uxtb	r3, r3
 8011eac:	f003 030f 	and.w	r3, r3, #15
 8011eb0:	b2da      	uxtb	r2, r3
 8011eb2:	683b      	ldr	r3, [r7, #0]
 8011eb4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011eba:	0bdb      	lsrs	r3, r3, #15
 8011ebc:	b2db      	uxtb	r3, r3
 8011ebe:	f003 0301 	and.w	r3, r3, #1
 8011ec2:	b2da      	uxtb	r2, r3
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011ecc:	0b9b      	lsrs	r3, r3, #14
 8011ece:	b2db      	uxtb	r3, r3
 8011ed0:	f003 0301 	and.w	r3, r3, #1
 8011ed4:	b2da      	uxtb	r2, r3
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011ede:	0b5b      	lsrs	r3, r3, #13
 8011ee0:	b2db      	uxtb	r3, r3
 8011ee2:	f003 0301 	and.w	r3, r3, #1
 8011ee6:	b2da      	uxtb	r2, r3
 8011ee8:	683b      	ldr	r3, [r7, #0]
 8011eea:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011ef0:	0b1b      	lsrs	r3, r3, #12
 8011ef2:	b2db      	uxtb	r3, r3
 8011ef4:	f003 0301 	and.w	r3, r3, #1
 8011ef8:	b2da      	uxtb	r2, r3
 8011efa:	683b      	ldr	r3, [r7, #0]
 8011efc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8011efe:	683b      	ldr	r3, [r7, #0]
 8011f00:	2200      	movs	r2, #0
 8011f02:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d163      	bne.n	8011fd4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011f10:	009a      	lsls	r2, r3, #2
 8011f12:	f640 73fc 	movw	r3, #4092	; 0xffc
 8011f16:	4013      	ands	r3, r2
 8011f18:	687a      	ldr	r2, [r7, #4]
 8011f1a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8011f1c:	0f92      	lsrs	r2, r2, #30
 8011f1e:	431a      	orrs	r2, r3
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f28:	0edb      	lsrs	r3, r3, #27
 8011f2a:	b2db      	uxtb	r3, r3
 8011f2c:	f003 0307 	and.w	r3, r3, #7
 8011f30:	b2da      	uxtb	r2, r3
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f3a:	0e1b      	lsrs	r3, r3, #24
 8011f3c:	b2db      	uxtb	r3, r3
 8011f3e:	f003 0307 	and.w	r3, r3, #7
 8011f42:	b2da      	uxtb	r2, r3
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f4c:	0d5b      	lsrs	r3, r3, #21
 8011f4e:	b2db      	uxtb	r3, r3
 8011f50:	f003 0307 	and.w	r3, r3, #7
 8011f54:	b2da      	uxtb	r2, r3
 8011f56:	683b      	ldr	r3, [r7, #0]
 8011f58:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f5e:	0c9b      	lsrs	r3, r3, #18
 8011f60:	b2db      	uxtb	r3, r3
 8011f62:	f003 0307 	and.w	r3, r3, #7
 8011f66:	b2da      	uxtb	r2, r3
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f70:	0bdb      	lsrs	r3, r3, #15
 8011f72:	b2db      	uxtb	r3, r3
 8011f74:	f003 0307 	and.w	r3, r3, #7
 8011f78:	b2da      	uxtb	r2, r3
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8011f7e:	683b      	ldr	r3, [r7, #0]
 8011f80:	691b      	ldr	r3, [r3, #16]
 8011f82:	1c5a      	adds	r2, r3, #1
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8011f88:	683b      	ldr	r3, [r7, #0]
 8011f8a:	7e1b      	ldrb	r3, [r3, #24]
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	f003 0307 	and.w	r3, r3, #7
 8011f92:	3302      	adds	r3, #2
 8011f94:	2201      	movs	r2, #1
 8011f96:	fa02 f303 	lsl.w	r3, r2, r3
 8011f9a:	687a      	ldr	r2, [r7, #4]
 8011f9c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8011f9e:	fb03 f202 	mul.w	r2, r3, r2
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8011fa6:	683b      	ldr	r3, [r7, #0]
 8011fa8:	7a1b      	ldrb	r3, [r3, #8]
 8011faa:	b2db      	uxtb	r3, r3
 8011fac:	f003 030f 	and.w	r3, r3, #15
 8011fb0:	2201      	movs	r2, #1
 8011fb2:	409a      	lsls	r2, r3
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011fbc:	687a      	ldr	r2, [r7, #4]
 8011fbe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8011fc0:	0a52      	lsrs	r2, r2, #9
 8011fc2:	fb03 f202 	mul.w	r2, r3, r2
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011fd0:	661a      	str	r2, [r3, #96]	; 0x60
 8011fd2:	e031      	b.n	8012038 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011fd8:	2b01      	cmp	r3, #1
 8011fda:	d11d      	bne.n	8012018 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011fe0:	041b      	lsls	r3, r3, #16
 8011fe2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011fea:	0c1b      	lsrs	r3, r3, #16
 8011fec:	431a      	orrs	r2, r3
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	691b      	ldr	r3, [r3, #16]
 8011ff6:	3301      	adds	r3, #1
 8011ff8:	029a      	lsls	r2, r3, #10
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f44f 7200 	mov.w	r2, #512	; 0x200
 801200c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	661a      	str	r2, [r3, #96]	; 0x60
 8012016:	e00f      	b.n	8012038 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	4a58      	ldr	r2, [pc, #352]	; (8012180 <HAL_SD_GetCardCSD+0x344>)
 801201e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012024:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2201      	movs	r2, #1
 8012030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8012034:	2301      	movs	r3, #1
 8012036:	e09d      	b.n	8012174 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801203c:	0b9b      	lsrs	r3, r3, #14
 801203e:	b2db      	uxtb	r3, r3
 8012040:	f003 0301 	and.w	r3, r3, #1
 8012044:	b2da      	uxtb	r2, r3
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801204e:	09db      	lsrs	r3, r3, #7
 8012050:	b2db      	uxtb	r3, r3
 8012052:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012056:	b2da      	uxtb	r2, r3
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012060:	b2db      	uxtb	r3, r3
 8012062:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012066:	b2da      	uxtb	r2, r3
 8012068:	683b      	ldr	r3, [r7, #0]
 801206a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012070:	0fdb      	lsrs	r3, r3, #31
 8012072:	b2da      	uxtb	r2, r3
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801207c:	0f5b      	lsrs	r3, r3, #29
 801207e:	b2db      	uxtb	r3, r3
 8012080:	f003 0303 	and.w	r3, r3, #3
 8012084:	b2da      	uxtb	r2, r3
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801208e:	0e9b      	lsrs	r3, r3, #26
 8012090:	b2db      	uxtb	r3, r3
 8012092:	f003 0307 	and.w	r3, r3, #7
 8012096:	b2da      	uxtb	r2, r3
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120a0:	0d9b      	lsrs	r3, r3, #22
 80120a2:	b2db      	uxtb	r3, r3
 80120a4:	f003 030f 	and.w	r3, r3, #15
 80120a8:	b2da      	uxtb	r2, r3
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120b2:	0d5b      	lsrs	r3, r3, #21
 80120b4:	b2db      	uxtb	r3, r3
 80120b6:	f003 0301 	and.w	r3, r3, #1
 80120ba:	b2da      	uxtb	r2, r3
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80120c2:	683b      	ldr	r3, [r7, #0]
 80120c4:	2200      	movs	r2, #0
 80120c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120ce:	0c1b      	lsrs	r3, r3, #16
 80120d0:	b2db      	uxtb	r3, r3
 80120d2:	f003 0301 	and.w	r3, r3, #1
 80120d6:	b2da      	uxtb	r2, r3
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120e2:	0bdb      	lsrs	r3, r3, #15
 80120e4:	b2db      	uxtb	r3, r3
 80120e6:	f003 0301 	and.w	r3, r3, #1
 80120ea:	b2da      	uxtb	r2, r3
 80120ec:	683b      	ldr	r3, [r7, #0]
 80120ee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80120f6:	0b9b      	lsrs	r3, r3, #14
 80120f8:	b2db      	uxtb	r3, r3
 80120fa:	f003 0301 	and.w	r3, r3, #1
 80120fe:	b2da      	uxtb	r2, r3
 8012100:	683b      	ldr	r3, [r7, #0]
 8012102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801210a:	0b5b      	lsrs	r3, r3, #13
 801210c:	b2db      	uxtb	r3, r3
 801210e:	f003 0301 	and.w	r3, r3, #1
 8012112:	b2da      	uxtb	r2, r3
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801211e:	0b1b      	lsrs	r3, r3, #12
 8012120:	b2db      	uxtb	r3, r3
 8012122:	f003 0301 	and.w	r3, r3, #1
 8012126:	b2da      	uxtb	r2, r3
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012132:	0a9b      	lsrs	r3, r3, #10
 8012134:	b2db      	uxtb	r3, r3
 8012136:	f003 0303 	and.w	r3, r3, #3
 801213a:	b2da      	uxtb	r2, r3
 801213c:	683b      	ldr	r3, [r7, #0]
 801213e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012146:	0a1b      	lsrs	r3, r3, #8
 8012148:	b2db      	uxtb	r3, r3
 801214a:	f003 0303 	and.w	r3, r3, #3
 801214e:	b2da      	uxtb	r2, r3
 8012150:	683b      	ldr	r3, [r7, #0]
 8012152:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801215a:	085b      	lsrs	r3, r3, #1
 801215c:	b2db      	uxtb	r3, r3
 801215e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012162:	b2da      	uxtb	r2, r3
 8012164:	683b      	ldr	r3, [r7, #0]
 8012166:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	2201      	movs	r2, #1
 801216e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8012172:	2300      	movs	r3, #0
}
 8012174:	4618      	mov	r0, r3
 8012176:	370c      	adds	r7, #12
 8012178:	46bd      	mov	sp, r7
 801217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217e:	4770      	bx	lr
 8012180:	004005ff 	.word	0x004005ff

08012184 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8012184:	b5b0      	push	{r4, r5, r7, lr}
 8012186:	b090      	sub	sp, #64	; 0x40
 8012188:	af04      	add	r7, sp, #16
 801218a:	6078      	str	r0, [r7, #4]
 801218c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 801218e:	2300      	movs	r3, #0
 8012190:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	2203      	movs	r2, #3
 8012198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121a0:	2b03      	cmp	r3, #3
 80121a2:	d02e      	beq.n	8012202 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80121a4:	683b      	ldr	r3, [r7, #0]
 80121a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80121aa:	d106      	bne.n	80121ba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	639a      	str	r2, [r3, #56]	; 0x38
 80121b8:	e029      	b.n	801220e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80121ba:	683b      	ldr	r3, [r7, #0]
 80121bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80121c0:	d10a      	bne.n	80121d8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80121c2:	6878      	ldr	r0, [r7, #4]
 80121c4:	f000 f9f6 	bl	80125b4 <SD_WideBus_Enable>
 80121c8:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80121ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121d0:	431a      	orrs	r2, r3
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	639a      	str	r2, [r3, #56]	; 0x38
 80121d6:	e01a      	b.n	801220e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80121d8:	683b      	ldr	r3, [r7, #0]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d10a      	bne.n	80121f4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80121de:	6878      	ldr	r0, [r7, #4]
 80121e0:	f000 fa33 	bl	801264a <SD_WideBus_Disable>
 80121e4:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80121ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121ec:	431a      	orrs	r2, r3
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	639a      	str	r2, [r3, #56]	; 0x38
 80121f2:	e00c      	b.n	801220e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121f8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	639a      	str	r2, [r3, #56]	; 0x38
 8012200:	e005      	b.n	801220e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012206:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012212:	2b00      	cmp	r3, #0
 8012214:	d007      	beq.n	8012226 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	4a35      	ldr	r2, [pc, #212]	; (80122f0 <HAL_SD_ConfigWideBusOperation+0x16c>)
 801221c:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 801221e:	2301      	movs	r3, #1
 8012220:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8012224:	e042      	b.n	80122ac <HAL_SD_ConfigWideBusOperation+0x128>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8012226:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 801222a:	f7fe faed 	bl	8010808 <HAL_RCCEx_GetPeriphCLKFreq>
 801222e:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 8012230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012232:	2b00      	cmp	r3, #0
 8012234:	d031      	beq.n	801229a <HAL_SD_ConfigWideBusOperation+0x116>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	685b      	ldr	r3, [r3, #4]
 801223a:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	689b      	ldr	r3, [r3, #8]
 8012240:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	68db      	ldr	r3, [r3, #12]
 8012246:	617b      	str	r3, [r7, #20]
      Init.BusWide             = WideMode;
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	61bb      	str	r3, [r7, #24]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	695b      	ldr	r3, [r3, #20]
 8012250:	61fb      	str	r3, [r7, #28]
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
#else
      if ((sdmmc_clk / (hsd->Init.ClockDiv + 2U)) > SD_NORMAL_SPEED_FREQ)
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	699b      	ldr	r3, [r3, #24]
 8012256:	3302      	adds	r3, #2
 8012258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801225a:	fbb2 f3f3 	udiv	r3, r2, r3
 801225e:	4a25      	ldr	r2, [pc, #148]	; (80122f4 <HAL_SD_ConfigWideBusOperation+0x170>)
 8012260:	4293      	cmp	r3, r2
 8012262:	d907      	bls.n	8012274 <HAL_SD_ConfigWideBusOperation+0xf0>
      {
        Init.ClockDiv = ((sdmmc_clk / SD_NORMAL_SPEED_FREQ) - 2U);
 8012264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012266:	4a24      	ldr	r2, [pc, #144]	; (80122f8 <HAL_SD_ConfigWideBusOperation+0x174>)
 8012268:	fba2 2303 	umull	r2, r3, r2, r3
 801226c:	0ddb      	lsrs	r3, r3, #23
 801226e:	3b02      	subs	r3, #2
 8012270:	623b      	str	r3, [r7, #32]
 8012272:	e002      	b.n	801227a <HAL_SD_ConfigWideBusOperation+0xf6>
      }
      else
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	699b      	ldr	r3, [r3, #24]
 8012278:	623b      	str	r3, [r7, #32]
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	681d      	ldr	r5, [r3, #0]
 801227e:	466c      	mov	r4, sp
 8012280:	f107 0318 	add.w	r3, r7, #24
 8012284:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012288:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801228c:	f107 030c 	add.w	r3, r7, #12
 8012290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012292:	4628      	mov	r0, r5
 8012294:	f002 f994 	bl	80145c0 <SDMMC_Init>
 8012298:	e008      	b.n	80122ac <HAL_SD_ConfigWideBusOperation+0x128>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801229e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 80122a6:	2301      	movs	r3, #1
 80122a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80122b4:	4618      	mov	r0, r3
 80122b6:	f002 fa50 	bl	801475a <SDMMC_CmdBlockLength>
 80122ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80122bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d00c      	beq.n	80122dc <HAL_SD_ConfigWideBusOperation+0x158>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	4a0a      	ldr	r2, [pc, #40]	; (80122f0 <HAL_SD_ConfigWideBusOperation+0x16c>)
 80122c8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80122ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d0:	431a      	orrs	r2, r3
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80122d6:	2301      	movs	r3, #1
 80122d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	2201      	movs	r2, #1
 80122e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80122e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80122e8:	4618      	mov	r0, r3
 80122ea:	3730      	adds	r7, #48	; 0x30
 80122ec:	46bd      	mov	sp, r7
 80122ee:	bdb0      	pop	{r4, r5, r7, pc}
 80122f0:	004005ff 	.word	0x004005ff
 80122f4:	017d7840 	.word	0x017d7840
 80122f8:	55e63b89 	.word	0x55e63b89

080122fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80122fc:	b5b0      	push	{r4, r5, r7, lr}
 80122fe:	b094      	sub	sp, #80	; 0x50
 8012300:	af04      	add	r7, sp, #16
 8012302:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8012304:	2301      	movs	r3, #1
 8012306:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	4618      	mov	r0, r3
 801230e:	f002 f9a0 	bl	8014652 <SDMMC_GetPowerState>
 8012312:	4603      	mov	r3, r0
 8012314:	2b00      	cmp	r3, #0
 8012316:	d102      	bne.n	801231e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8012318:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801231c:	e0b8      	b.n	8012490 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012322:	2b03      	cmp	r3, #3
 8012324:	d02f      	beq.n	8012386 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	4618      	mov	r0, r3
 801232c:	f002 fb1f 	bl	801496e <SDMMC_CmdSendCID>
 8012330:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8012332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012334:	2b00      	cmp	r3, #0
 8012336:	d001      	beq.n	801233c <SD_InitCard+0x40>
    {
      return errorstate;
 8012338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801233a:	e0a9      	b.n	8012490 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	2100      	movs	r1, #0
 8012342:	4618      	mov	r0, r3
 8012344:	f002 f9ca 	bl	80146dc <SDMMC_GetResponse>
 8012348:	4602      	mov	r2, r0
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	2104      	movs	r1, #4
 8012354:	4618      	mov	r0, r3
 8012356:	f002 f9c1 	bl	80146dc <SDMMC_GetResponse>
 801235a:	4602      	mov	r2, r0
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	2108      	movs	r1, #8
 8012366:	4618      	mov	r0, r3
 8012368:	f002 f9b8 	bl	80146dc <SDMMC_GetResponse>
 801236c:	4602      	mov	r2, r0
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	210c      	movs	r1, #12
 8012378:	4618      	mov	r0, r3
 801237a:	f002 f9af 	bl	80146dc <SDMMC_GetResponse>
 801237e:	4602      	mov	r2, r0
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801238a:	2b03      	cmp	r3, #3
 801238c:	d00d      	beq.n	80123aa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	f107 020e 	add.w	r2, r7, #14
 8012396:	4611      	mov	r1, r2
 8012398:	4618      	mov	r0, r3
 801239a:	f002 fb25 	bl	80149e8 <SDMMC_CmdSetRelAdd>
 801239e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80123a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d001      	beq.n	80123aa <SD_InitCard+0xae>
    {
      return errorstate;
 80123a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123a8:	e072      	b.n	8012490 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80123ae:	2b03      	cmp	r3, #3
 80123b0:	d036      	beq.n	8012420 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80123b2:	89fb      	ldrh	r3, [r7, #14]
 80123b4:	461a      	mov	r2, r3
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681a      	ldr	r2, [r3, #0]
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80123c2:	041b      	lsls	r3, r3, #16
 80123c4:	4619      	mov	r1, r3
 80123c6:	4610      	mov	r0, r2
 80123c8:	f002 faef 	bl	80149aa <SDMMC_CmdSendCSD>
 80123cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80123ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d001      	beq.n	80123d8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80123d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123d6:	e05b      	b.n	8012490 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	2100      	movs	r1, #0
 80123de:	4618      	mov	r0, r3
 80123e0:	f002 f97c 	bl	80146dc <SDMMC_GetResponse>
 80123e4:	4602      	mov	r2, r0
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	2104      	movs	r1, #4
 80123f0:	4618      	mov	r0, r3
 80123f2:	f002 f973 	bl	80146dc <SDMMC_GetResponse>
 80123f6:	4602      	mov	r2, r0
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	2108      	movs	r1, #8
 8012402:	4618      	mov	r0, r3
 8012404:	f002 f96a 	bl	80146dc <SDMMC_GetResponse>
 8012408:	4602      	mov	r2, r0
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	210c      	movs	r1, #12
 8012414:	4618      	mov	r0, r3
 8012416:	f002 f961 	bl	80146dc <SDMMC_GetResponse>
 801241a:	4602      	mov	r2, r0
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	2104      	movs	r1, #4
 8012426:	4618      	mov	r0, r3
 8012428:	f002 f958 	bl	80146dc <SDMMC_GetResponse>
 801242c:	4603      	mov	r3, r0
 801242e:	0d1a      	lsrs	r2, r3, #20
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8012434:	f107 0310 	add.w	r3, r7, #16
 8012438:	4619      	mov	r1, r3
 801243a:	6878      	ldr	r0, [r7, #4]
 801243c:	f7ff fcfe 	bl	8011e3c <HAL_SD_GetCardCSD>
 8012440:	4603      	mov	r3, r0
 8012442:	2b00      	cmp	r3, #0
 8012444:	d002      	beq.n	801244c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012446:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801244a:	e021      	b.n	8012490 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	6819      	ldr	r1, [r3, #0]
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012454:	041b      	lsls	r3, r3, #16
 8012456:	2200      	movs	r2, #0
 8012458:	461c      	mov	r4, r3
 801245a:	4615      	mov	r5, r2
 801245c:	4622      	mov	r2, r4
 801245e:	462b      	mov	r3, r5
 8012460:	4608      	mov	r0, r1
 8012462:	f002 f99c 	bl	801479e <SDMMC_CmdSelDesel>
 8012466:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8012468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801246a:	2b00      	cmp	r3, #0
 801246c:	d001      	beq.n	8012472 <SD_InitCard+0x176>
  {
    return errorstate;
 801246e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012470:	e00e      	b.n	8012490 <SD_InitCard+0x194>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	681d      	ldr	r5, [r3, #0]
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	466c      	mov	r4, sp
 801247a:	f103 0210 	add.w	r2, r3, #16
 801247e:	ca07      	ldmia	r2, {r0, r1, r2}
 8012480:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012484:	3304      	adds	r3, #4
 8012486:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012488:	4628      	mov	r0, r5
 801248a:	f002 f899 	bl	80145c0 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 801248e:	2300      	movs	r3, #0
}
 8012490:	4618      	mov	r0, r3
 8012492:	3740      	adds	r7, #64	; 0x40
 8012494:	46bd      	mov	sp, r7
 8012496:	bdb0      	pop	{r4, r5, r7, pc}

08012498 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b086      	sub	sp, #24
 801249c:	af00      	add	r7, sp, #0
 801249e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80124a0:	2300      	movs	r3, #0
 80124a2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80124a4:	2300      	movs	r3, #0
 80124a6:	617b      	str	r3, [r7, #20]
 80124a8:	2300      	movs	r3, #0
 80124aa:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	4618      	mov	r0, r3
 80124b2:	f002 f997 	bl	80147e4 <SDMMC_CmdGoIdleState>
 80124b6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d001      	beq.n	80124c2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	e072      	b.n	80125a8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	4618      	mov	r0, r3
 80124c8:	f002 f9aa 	bl	8014820 <SDMMC_CmdOperCond>
 80124cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d00d      	beq.n	80124f0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	2200      	movs	r2, #0
 80124d8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	4618      	mov	r0, r3
 80124e0:	f002 f980 	bl	80147e4 <SDMMC_CmdGoIdleState>
 80124e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d004      	beq.n	80124f6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	e05b      	b.n	80125a8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	2201      	movs	r2, #1
 80124f4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80124fa:	2b01      	cmp	r3, #1
 80124fc:	d137      	bne.n	801256e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	2100      	movs	r1, #0
 8012504:	4618      	mov	r0, r3
 8012506:	f002 f9aa 	bl	801485e <SDMMC_CmdAppCommand>
 801250a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d02d      	beq.n	801256e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012512:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8012516:	e047      	b.n	80125a8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	2100      	movs	r1, #0
 801251e:	4618      	mov	r0, r3
 8012520:	f002 f99d 	bl	801485e <SDMMC_CmdAppCommand>
 8012524:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d001      	beq.n	8012530 <SD_PowerON+0x98>
    {
      return errorstate;
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	e03b      	b.n	80125a8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	681b      	ldr	r3, [r3, #0]
 8012534:	491e      	ldr	r1, [pc, #120]	; (80125b0 <SD_PowerON+0x118>)
 8012536:	4618      	mov	r0, r3
 8012538:	f002 f9b3 	bl	80148a2 <SDMMC_CmdAppOperCommand>
 801253c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d002      	beq.n	801254a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012544:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8012548:	e02e      	b.n	80125a8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	2100      	movs	r1, #0
 8012550:	4618      	mov	r0, r3
 8012552:	f002 f8c3 	bl	80146dc <SDMMC_GetResponse>
 8012556:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8012558:	697b      	ldr	r3, [r7, #20]
 801255a:	0fdb      	lsrs	r3, r3, #31
 801255c:	2b01      	cmp	r3, #1
 801255e:	d101      	bne.n	8012564 <SD_PowerON+0xcc>
 8012560:	2301      	movs	r3, #1
 8012562:	e000      	b.n	8012566 <SD_PowerON+0xce>
 8012564:	2300      	movs	r3, #0
 8012566:	613b      	str	r3, [r7, #16]

    count++;
 8012568:	68bb      	ldr	r3, [r7, #8]
 801256a:	3301      	adds	r3, #1
 801256c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 801256e:	68bb      	ldr	r3, [r7, #8]
 8012570:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8012574:	4293      	cmp	r3, r2
 8012576:	d802      	bhi.n	801257e <SD_PowerON+0xe6>
 8012578:	693b      	ldr	r3, [r7, #16]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d0cc      	beq.n	8012518 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8012584:	4293      	cmp	r3, r2
 8012586:	d902      	bls.n	801258e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8012588:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 801258c:	e00c      	b.n	80125a8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 801258e:	697b      	ldr	r3, [r7, #20]
 8012590:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012594:	2b00      	cmp	r3, #0
 8012596:	d003      	beq.n	80125a0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	2201      	movs	r2, #1
 801259c:	645a      	str	r2, [r3, #68]	; 0x44
 801259e:	e002      	b.n	80125a6 <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	2200      	movs	r2, #0
 80125a4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80125a6:	2300      	movs	r3, #0
}
 80125a8:	4618      	mov	r0, r3
 80125aa:	3718      	adds	r7, #24
 80125ac:	46bd      	mov	sp, r7
 80125ae:	bd80      	pop	{r7, pc}
 80125b0:	c1100000 	.word	0xc1100000

080125b4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b086      	sub	sp, #24
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80125bc:	2300      	movs	r3, #0
 80125be:	60fb      	str	r3, [r7, #12]
 80125c0:	2300      	movs	r3, #0
 80125c2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	2100      	movs	r1, #0
 80125ca:	4618      	mov	r0, r3
 80125cc:	f002 f886 	bl	80146dc <SDMMC_GetResponse>
 80125d0:	4603      	mov	r3, r0
 80125d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80125d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80125da:	d102      	bne.n	80125e2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80125dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80125e0:	e02f      	b.n	8012642 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80125e2:	f107 030c 	add.w	r3, r7, #12
 80125e6:	4619      	mov	r1, r3
 80125e8:	6878      	ldr	r0, [r7, #4]
 80125ea:	f000 f879 	bl	80126e0 <SD_FindSCR>
 80125ee:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80125f0:	697b      	ldr	r3, [r7, #20]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d001      	beq.n	80125fa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80125f6:	697b      	ldr	r3, [r7, #20]
 80125f8:	e023      	b.n	8012642 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80125fa:	693b      	ldr	r3, [r7, #16]
 80125fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012600:	2b00      	cmp	r3, #0
 8012602:	d01c      	beq.n	801263e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	681a      	ldr	r2, [r3, #0]
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801260c:	041b      	lsls	r3, r3, #16
 801260e:	4619      	mov	r1, r3
 8012610:	4610      	mov	r0, r2
 8012612:	f002 f924 	bl	801485e <SDMMC_CmdAppCommand>
 8012616:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8012618:	697b      	ldr	r3, [r7, #20]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d001      	beq.n	8012622 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	e00f      	b.n	8012642 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	2102      	movs	r1, #2
 8012628:	4618      	mov	r0, r3
 801262a:	f002 f95d 	bl	80148e8 <SDMMC_CmdBusWidth>
 801262e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8012630:	697b      	ldr	r3, [r7, #20]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d001      	beq.n	801263a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8012636:	697b      	ldr	r3, [r7, #20]
 8012638:	e003      	b.n	8012642 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 801263a:	2300      	movs	r3, #0
 801263c:	e001      	b.n	8012642 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 801263e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8012642:	4618      	mov	r0, r3
 8012644:	3718      	adds	r7, #24
 8012646:	46bd      	mov	sp, r7
 8012648:	bd80      	pop	{r7, pc}

0801264a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 801264a:	b580      	push	{r7, lr}
 801264c:	b086      	sub	sp, #24
 801264e:	af00      	add	r7, sp, #0
 8012650:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8012652:	2300      	movs	r3, #0
 8012654:	60fb      	str	r3, [r7, #12]
 8012656:	2300      	movs	r3, #0
 8012658:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	2100      	movs	r1, #0
 8012660:	4618      	mov	r0, r3
 8012662:	f002 f83b 	bl	80146dc <SDMMC_GetResponse>
 8012666:	4603      	mov	r3, r0
 8012668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801266c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8012670:	d102      	bne.n	8012678 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8012672:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012676:	e02f      	b.n	80126d8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8012678:	f107 030c 	add.w	r3, r7, #12
 801267c:	4619      	mov	r1, r3
 801267e:	6878      	ldr	r0, [r7, #4]
 8012680:	f000 f82e 	bl	80126e0 <SD_FindSCR>
 8012684:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8012686:	697b      	ldr	r3, [r7, #20]
 8012688:	2b00      	cmp	r3, #0
 801268a:	d001      	beq.n	8012690 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 801268c:	697b      	ldr	r3, [r7, #20]
 801268e:	e023      	b.n	80126d8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8012690:	693b      	ldr	r3, [r7, #16]
 8012692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012696:	2b00      	cmp	r3, #0
 8012698:	d01c      	beq.n	80126d4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681a      	ldr	r2, [r3, #0]
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80126a2:	041b      	lsls	r3, r3, #16
 80126a4:	4619      	mov	r1, r3
 80126a6:	4610      	mov	r0, r2
 80126a8:	f002 f8d9 	bl	801485e <SDMMC_CmdAppCommand>
 80126ac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d001      	beq.n	80126b8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80126b4:	697b      	ldr	r3, [r7, #20]
 80126b6:	e00f      	b.n	80126d8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	2100      	movs	r1, #0
 80126be:	4618      	mov	r0, r3
 80126c0:	f002 f912 	bl	80148e8 <SDMMC_CmdBusWidth>
 80126c4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80126c6:	697b      	ldr	r3, [r7, #20]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d001      	beq.n	80126d0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80126cc:	697b      	ldr	r3, [r7, #20]
 80126ce:	e003      	b.n	80126d8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80126d0:	2300      	movs	r3, #0
 80126d2:	e001      	b.n	80126d8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80126d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80126d8:	4618      	mov	r0, r3
 80126da:	3718      	adds	r7, #24
 80126dc:	46bd      	mov	sp, r7
 80126de:	bd80      	pop	{r7, pc}

080126e0 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80126e0:	b590      	push	{r4, r7, lr}
 80126e2:	b08f      	sub	sp, #60	; 0x3c
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
 80126e8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80126ea:	f7f8 fc69 	bl	800afc0 <HAL_GetTick>
 80126ee:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80126f0:	2300      	movs	r3, #0
 80126f2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80126f4:	2300      	movs	r3, #0
 80126f6:	60bb      	str	r3, [r7, #8]
 80126f8:	2300      	movs	r3, #0
 80126fa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80126fc:	683b      	ldr	r3, [r7, #0]
 80126fe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	2108      	movs	r1, #8
 8012706:	4618      	mov	r0, r3
 8012708:	f002 f827 	bl	801475a <SDMMC_CmdBlockLength>
 801270c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 801270e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012710:	2b00      	cmp	r3, #0
 8012712:	d001      	beq.n	8012718 <SD_FindSCR+0x38>
  {
    return errorstate;
 8012714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012716:	e0a9      	b.n	801286c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	681a      	ldr	r2, [r3, #0]
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012720:	041b      	lsls	r3, r3, #16
 8012722:	4619      	mov	r1, r3
 8012724:	4610      	mov	r0, r2
 8012726:	f002 f89a 	bl	801485e <SDMMC_CmdAppCommand>
 801272a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 801272c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801272e:	2b00      	cmp	r3, #0
 8012730:	d001      	beq.n	8012736 <SD_FindSCR+0x56>
  {
    return errorstate;
 8012732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012734:	e09a      	b.n	801286c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8012736:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801273a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 801273c:	2308      	movs	r3, #8
 801273e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8012740:	2330      	movs	r3, #48	; 0x30
 8012742:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8012744:	2302      	movs	r3, #2
 8012746:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8012748:	2300      	movs	r3, #0
 801274a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 801274c:	2301      	movs	r3, #1
 801274e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	f107 0210 	add.w	r2, r7, #16
 8012758:	4611      	mov	r1, r2
 801275a:	4618      	mov	r0, r3
 801275c:	f001 ffd1 	bl	8014702 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	4618      	mov	r0, r3
 8012766:	f002 f8e1 	bl	801492c <SDMMC_CmdSendSCR>
 801276a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 801276c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801276e:	2b00      	cmp	r3, #0
 8012770:	d022      	beq.n	80127b8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8012772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012774:	e07a      	b.n	801286c <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801277c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012780:	2b00      	cmp	r3, #0
 8012782:	d00e      	beq.n	80127a2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	6819      	ldr	r1, [r3, #0]
 8012788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801278a:	009b      	lsls	r3, r3, #2
 801278c:	f107 0208 	add.w	r2, r7, #8
 8012790:	18d4      	adds	r4, r2, r3
 8012792:	4608      	mov	r0, r1
 8012794:	f001 ff41 	bl	801461a <SDMMC_ReadFIFO>
 8012798:	4603      	mov	r3, r0
 801279a:	6023      	str	r3, [r4, #0]
      index++;
 801279c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801279e:	3301      	adds	r3, #1
 80127a0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80127a2:	f7f8 fc0d 	bl	800afc0 <HAL_GetTick>
 80127a6:	4602      	mov	r2, r0
 80127a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127aa:	1ad3      	subs	r3, r2, r3
 80127ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80127b0:	d102      	bne.n	80127b8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80127b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80127b6:	e059      	b.n	801286c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80127be:	f240 432a 	movw	r3, #1066	; 0x42a
 80127c2:	4013      	ands	r3, r2
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d0d6      	beq.n	8012776 <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127ce:	f003 0308 	and.w	r3, r3, #8
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d005      	beq.n	80127e2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	2208      	movs	r2, #8
 80127dc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80127de:	2308      	movs	r3, #8
 80127e0:	e044      	b.n	801286c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127e8:	f003 0302 	and.w	r3, r3, #2
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d005      	beq.n	80127fc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	2202      	movs	r2, #2
 80127f6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80127f8:	2302      	movs	r3, #2
 80127fa:	e037      	b.n	801286c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012802:	f003 0320 	and.w	r3, r3, #32
 8012806:	2b00      	cmp	r3, #0
 8012808:	d005      	beq.n	8012816 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	2220      	movs	r2, #32
 8012810:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8012812:	2320      	movs	r3, #32
 8012814:	e02a      	b.n	801286c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	f240 523a 	movw	r2, #1338	; 0x53a
 801281e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	061a      	lsls	r2, r3, #24
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	021b      	lsls	r3, r3, #8
 8012828:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801282c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	0a1b      	lsrs	r3, r3, #8
 8012832:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8012836:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	0e1b      	lsrs	r3, r3, #24
 801283c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 801283e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012840:	601a      	str	r2, [r3, #0]
    scr++;
 8012842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012844:	3304      	adds	r3, #4
 8012846:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8012848:	68bb      	ldr	r3, [r7, #8]
 801284a:	061a      	lsls	r2, r3, #24
 801284c:	68bb      	ldr	r3, [r7, #8]
 801284e:	021b      	lsls	r3, r3, #8
 8012850:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8012854:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8012856:	68bb      	ldr	r3, [r7, #8]
 8012858:	0a1b      	lsrs	r3, r3, #8
 801285a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 801285e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	0e1b      	lsrs	r3, r3, #24
 8012864:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8012866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012868:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 801286a:	2300      	movs	r3, #0
}
 801286c:	4618      	mov	r0, r3
 801286e:	373c      	adds	r7, #60	; 0x3c
 8012870:	46bd      	mov	sp, r7
 8012872:	bd90      	pop	{r4, r7, pc}

08012874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b084      	sub	sp, #16
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d101      	bne.n	8012886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012882:	2301      	movs	r3, #1
 8012884:	e095      	b.n	80129b2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801288a:	2b00      	cmp	r3, #0
 801288c:	d108      	bne.n	80128a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	685b      	ldr	r3, [r3, #4]
 8012892:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012896:	d009      	beq.n	80128ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	2200      	movs	r2, #0
 801289c:	61da      	str	r2, [r3, #28]
 801289e:	e005      	b.n	80128ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2200      	movs	r2, #0
 80128a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	2200      	movs	r2, #0
 80128aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	2200      	movs	r2, #0
 80128b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80128b8:	b2db      	uxtb	r3, r3
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d106      	bne.n	80128cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	2200      	movs	r2, #0
 80128c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80128c6:	6878      	ldr	r0, [r7, #4]
 80128c8:	f7ef fcec 	bl	80022a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	2202      	movs	r2, #2
 80128d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	681a      	ldr	r2, [r3, #0]
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80128e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	68db      	ldr	r3, [r3, #12]
 80128e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80128ec:	d902      	bls.n	80128f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80128ee:	2300      	movs	r3, #0
 80128f0:	60fb      	str	r3, [r7, #12]
 80128f2:	e002      	b.n	80128fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80128f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80128f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	68db      	ldr	r3, [r3, #12]
 80128fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8012902:	d007      	beq.n	8012914 <HAL_SPI_Init+0xa0>
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	68db      	ldr	r3, [r3, #12]
 8012908:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801290c:	d002      	beq.n	8012914 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2200      	movs	r2, #0
 8012912:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	685b      	ldr	r3, [r3, #4]
 8012918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	689b      	ldr	r3, [r3, #8]
 8012920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8012924:	431a      	orrs	r2, r3
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	691b      	ldr	r3, [r3, #16]
 801292a:	f003 0302 	and.w	r3, r3, #2
 801292e:	431a      	orrs	r2, r3
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	695b      	ldr	r3, [r3, #20]
 8012934:	f003 0301 	and.w	r3, r3, #1
 8012938:	431a      	orrs	r2, r3
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	699b      	ldr	r3, [r3, #24]
 801293e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012942:	431a      	orrs	r2, r3
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	69db      	ldr	r3, [r3, #28]
 8012948:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801294c:	431a      	orrs	r2, r3
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	6a1b      	ldr	r3, [r3, #32]
 8012952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012956:	ea42 0103 	orr.w	r1, r2, r3
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801295e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	430a      	orrs	r2, r1
 8012968:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	699b      	ldr	r3, [r3, #24]
 801296e:	0c1b      	lsrs	r3, r3, #16
 8012970:	f003 0204 	and.w	r2, r3, #4
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012978:	f003 0310 	and.w	r3, r3, #16
 801297c:	431a      	orrs	r2, r3
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012982:	f003 0308 	and.w	r3, r3, #8
 8012986:	431a      	orrs	r2, r3
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8012990:	ea42 0103 	orr.w	r1, r2, r3
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	430a      	orrs	r2, r1
 80129a0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	2200      	movs	r2, #0
 80129a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	2201      	movs	r2, #1
 80129ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80129b0:	2300      	movs	r3, #0
}
 80129b2:	4618      	mov	r0, r3
 80129b4:	3710      	adds	r7, #16
 80129b6:	46bd      	mov	sp, r7
 80129b8:	bd80      	pop	{r7, pc}

080129ba <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80129ba:	b580      	push	{r7, lr}
 80129bc:	b084      	sub	sp, #16
 80129be:	af00      	add	r7, sp, #0
 80129c0:	60f8      	str	r0, [r7, #12]
 80129c2:	60b9      	str	r1, [r7, #8]
 80129c4:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d101      	bne.n	80129d0 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80129cc:	2301      	movs	r3, #1
 80129ce:	e038      	b.n	8012a42 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80129d6:	b2db      	uxtb	r3, r3
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d106      	bne.n	80129ea <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	2200      	movs	r2, #0
 80129e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80129e4:	68f8      	ldr	r0, [r7, #12]
 80129e6:	f7ee faa7 	bl	8000f38 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	681a      	ldr	r2, [r3, #0]
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	3308      	adds	r3, #8
 80129f2:	4619      	mov	r1, r3
 80129f4:	4610      	mov	r0, r2
 80129f6:	f001 fccb 	bl	8014390 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	6818      	ldr	r0, [r3, #0]
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	689b      	ldr	r3, [r3, #8]
 8012a02:	461a      	mov	r2, r3
 8012a04:	68b9      	ldr	r1, [r7, #8]
 8012a06:	f001 fd53 	bl	80144b0 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	6858      	ldr	r0, [r3, #4]
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	689a      	ldr	r2, [r3, #8]
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a16:	6879      	ldr	r1, [r7, #4]
 8012a18:	f001 fd9a 	bl	8014550 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	68fa      	ldr	r2, [r7, #12]
 8012a22:	6892      	ldr	r2, [r2, #8]
 8012a24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	68fa      	ldr	r2, [r7, #12]
 8012a2e:	6892      	ldr	r2, [r2, #8]
 8012a30:	f041 0101 	orr.w	r1, r1, #1
 8012a34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	2201      	movs	r2, #1
 8012a3c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8012a40:	2300      	movs	r3, #0
}
 8012a42:	4618      	mov	r0, r3
 8012a44:	3710      	adds	r7, #16
 8012a46:	46bd      	mov	sp, r7
 8012a48:	bd80      	pop	{r7, pc}

08012a4a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012a4a:	b580      	push	{r7, lr}
 8012a4c:	b082      	sub	sp, #8
 8012a4e:	af00      	add	r7, sp, #0
 8012a50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d101      	bne.n	8012a5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012a58:	2301      	movs	r3, #1
 8012a5a:	e049      	b.n	8012af0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012a62:	b2db      	uxtb	r3, r3
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d106      	bne.n	8012a76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	2200      	movs	r2, #0
 8012a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012a70:	6878      	ldr	r0, [r7, #4]
 8012a72:	f7ef fe23 	bl	80026bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	2202      	movs	r2, #2
 8012a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681a      	ldr	r2, [r3, #0]
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	3304      	adds	r3, #4
 8012a86:	4619      	mov	r1, r3
 8012a88:	4610      	mov	r0, r2
 8012a8a:	f000 fbad 	bl	80131e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2201      	movs	r2, #1
 8012a92:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	2201      	movs	r2, #1
 8012a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	2201      	movs	r2, #1
 8012aa2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	2201      	movs	r2, #1
 8012aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	2201      	movs	r2, #1
 8012ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2201      	movs	r2, #1
 8012aba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	2201      	movs	r2, #1
 8012ac2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2201      	movs	r2, #1
 8012aca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	2201      	movs	r2, #1
 8012ad2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2201      	movs	r2, #1
 8012ada:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	2201      	movs	r2, #1
 8012ae2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	2201      	movs	r2, #1
 8012aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012aee:	2300      	movs	r3, #0
}
 8012af0:	4618      	mov	r0, r3
 8012af2:	3708      	adds	r7, #8
 8012af4:	46bd      	mov	sp, r7
 8012af6:	bd80      	pop	{r7, pc}

08012af8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b085      	sub	sp, #20
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012b06:	b2db      	uxtb	r3, r3
 8012b08:	2b01      	cmp	r3, #1
 8012b0a:	d001      	beq.n	8012b10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	e04f      	b.n	8012bb0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2202      	movs	r2, #2
 8012b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	68da      	ldr	r2, [r3, #12]
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	f042 0201 	orr.w	r2, r2, #1
 8012b26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	4a23      	ldr	r2, [pc, #140]	; (8012bbc <HAL_TIM_Base_Start_IT+0xc4>)
 8012b2e:	4293      	cmp	r3, r2
 8012b30:	d01d      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012b3a:	d018      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	4a1f      	ldr	r2, [pc, #124]	; (8012bc0 <HAL_TIM_Base_Start_IT+0xc8>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d013      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	4a1e      	ldr	r2, [pc, #120]	; (8012bc4 <HAL_TIM_Base_Start_IT+0xcc>)
 8012b4c:	4293      	cmp	r3, r2
 8012b4e:	d00e      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	4a1c      	ldr	r2, [pc, #112]	; (8012bc8 <HAL_TIM_Base_Start_IT+0xd0>)
 8012b56:	4293      	cmp	r3, r2
 8012b58:	d009      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	4a1b      	ldr	r2, [pc, #108]	; (8012bcc <HAL_TIM_Base_Start_IT+0xd4>)
 8012b60:	4293      	cmp	r3, r2
 8012b62:	d004      	beq.n	8012b6e <HAL_TIM_Base_Start_IT+0x76>
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	4a19      	ldr	r2, [pc, #100]	; (8012bd0 <HAL_TIM_Base_Start_IT+0xd8>)
 8012b6a:	4293      	cmp	r3, r2
 8012b6c:	d115      	bne.n	8012b9a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	689a      	ldr	r2, [r3, #8]
 8012b74:	4b17      	ldr	r3, [pc, #92]	; (8012bd4 <HAL_TIM_Base_Start_IT+0xdc>)
 8012b76:	4013      	ands	r3, r2
 8012b78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	2b06      	cmp	r3, #6
 8012b7e:	d015      	beq.n	8012bac <HAL_TIM_Base_Start_IT+0xb4>
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012b86:	d011      	beq.n	8012bac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	681a      	ldr	r2, [r3, #0]
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	f042 0201 	orr.w	r2, r2, #1
 8012b96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b98:	e008      	b.n	8012bac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	681a      	ldr	r2, [r3, #0]
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	f042 0201 	orr.w	r2, r2, #1
 8012ba8:	601a      	str	r2, [r3, #0]
 8012baa:	e000      	b.n	8012bae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012bac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012bae:	2300      	movs	r3, #0
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	3714      	adds	r7, #20
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bba:	4770      	bx	lr
 8012bbc:	40012c00 	.word	0x40012c00
 8012bc0:	40000400 	.word	0x40000400
 8012bc4:	40000800 	.word	0x40000800
 8012bc8:	40000c00 	.word	0x40000c00
 8012bcc:	40013400 	.word	0x40013400
 8012bd0:	40014000 	.word	0x40014000
 8012bd4:	00010007 	.word	0x00010007

08012bd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b082      	sub	sp, #8
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d101      	bne.n	8012bea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012be6:	2301      	movs	r3, #1
 8012be8:	e049      	b.n	8012c7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012bf0:	b2db      	uxtb	r3, r3
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d106      	bne.n	8012c04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8012bfe:	6878      	ldr	r0, [r7, #4]
 8012c00:	f7f7 fe3a 	bl	800a878 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	2202      	movs	r2, #2
 8012c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	681a      	ldr	r2, [r3, #0]
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	3304      	adds	r3, #4
 8012c14:	4619      	mov	r1, r3
 8012c16:	4610      	mov	r0, r2
 8012c18:	f000 fae6 	bl	80131e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	2201      	movs	r2, #1
 8012c20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	2201      	movs	r2, #1
 8012c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	2201      	movs	r2, #1
 8012c30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	2201      	movs	r2, #1
 8012c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	2201      	movs	r2, #1
 8012c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	2201      	movs	r2, #1
 8012c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	2201      	movs	r2, #1
 8012c50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	2201      	movs	r2, #1
 8012c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2201      	movs	r2, #1
 8012c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	2201      	movs	r2, #1
 8012c68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	2201      	movs	r2, #1
 8012c70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	2201      	movs	r2, #1
 8012c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012c7c:	2300      	movs	r3, #0
}
 8012c7e:	4618      	mov	r0, r3
 8012c80:	3708      	adds	r7, #8
 8012c82:	46bd      	mov	sp, r7
 8012c84:	bd80      	pop	{r7, pc}
	...

08012c88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b084      	sub	sp, #16
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
 8012c90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d109      	bne.n	8012cac <HAL_TIM_PWM_Start+0x24>
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012c9e:	b2db      	uxtb	r3, r3
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	bf14      	ite	ne
 8012ca4:	2301      	movne	r3, #1
 8012ca6:	2300      	moveq	r3, #0
 8012ca8:	b2db      	uxtb	r3, r3
 8012caa:	e03c      	b.n	8012d26 <HAL_TIM_PWM_Start+0x9e>
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	2b04      	cmp	r3, #4
 8012cb0:	d109      	bne.n	8012cc6 <HAL_TIM_PWM_Start+0x3e>
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8012cb8:	b2db      	uxtb	r3, r3
 8012cba:	2b01      	cmp	r3, #1
 8012cbc:	bf14      	ite	ne
 8012cbe:	2301      	movne	r3, #1
 8012cc0:	2300      	moveq	r3, #0
 8012cc2:	b2db      	uxtb	r3, r3
 8012cc4:	e02f      	b.n	8012d26 <HAL_TIM_PWM_Start+0x9e>
 8012cc6:	683b      	ldr	r3, [r7, #0]
 8012cc8:	2b08      	cmp	r3, #8
 8012cca:	d109      	bne.n	8012ce0 <HAL_TIM_PWM_Start+0x58>
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012cd2:	b2db      	uxtb	r3, r3
 8012cd4:	2b01      	cmp	r3, #1
 8012cd6:	bf14      	ite	ne
 8012cd8:	2301      	movne	r3, #1
 8012cda:	2300      	moveq	r3, #0
 8012cdc:	b2db      	uxtb	r3, r3
 8012cde:	e022      	b.n	8012d26 <HAL_TIM_PWM_Start+0x9e>
 8012ce0:	683b      	ldr	r3, [r7, #0]
 8012ce2:	2b0c      	cmp	r3, #12
 8012ce4:	d109      	bne.n	8012cfa <HAL_TIM_PWM_Start+0x72>
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012cec:	b2db      	uxtb	r3, r3
 8012cee:	2b01      	cmp	r3, #1
 8012cf0:	bf14      	ite	ne
 8012cf2:	2301      	movne	r3, #1
 8012cf4:	2300      	moveq	r3, #0
 8012cf6:	b2db      	uxtb	r3, r3
 8012cf8:	e015      	b.n	8012d26 <HAL_TIM_PWM_Start+0x9e>
 8012cfa:	683b      	ldr	r3, [r7, #0]
 8012cfc:	2b10      	cmp	r3, #16
 8012cfe:	d109      	bne.n	8012d14 <HAL_TIM_PWM_Start+0x8c>
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012d06:	b2db      	uxtb	r3, r3
 8012d08:	2b01      	cmp	r3, #1
 8012d0a:	bf14      	ite	ne
 8012d0c:	2301      	movne	r3, #1
 8012d0e:	2300      	moveq	r3, #0
 8012d10:	b2db      	uxtb	r3, r3
 8012d12:	e008      	b.n	8012d26 <HAL_TIM_PWM_Start+0x9e>
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012d1a:	b2db      	uxtb	r3, r3
 8012d1c:	2b01      	cmp	r3, #1
 8012d1e:	bf14      	ite	ne
 8012d20:	2301      	movne	r3, #1
 8012d22:	2300      	moveq	r3, #0
 8012d24:	b2db      	uxtb	r3, r3
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d001      	beq.n	8012d2e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8012d2a:	2301      	movs	r3, #1
 8012d2c:	e09c      	b.n	8012e68 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012d2e:	683b      	ldr	r3, [r7, #0]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d104      	bne.n	8012d3e <HAL_TIM_PWM_Start+0xb6>
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	2202      	movs	r2, #2
 8012d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012d3c:	e023      	b.n	8012d86 <HAL_TIM_PWM_Start+0xfe>
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	2b04      	cmp	r3, #4
 8012d42:	d104      	bne.n	8012d4e <HAL_TIM_PWM_Start+0xc6>
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2202      	movs	r2, #2
 8012d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012d4c:	e01b      	b.n	8012d86 <HAL_TIM_PWM_Start+0xfe>
 8012d4e:	683b      	ldr	r3, [r7, #0]
 8012d50:	2b08      	cmp	r3, #8
 8012d52:	d104      	bne.n	8012d5e <HAL_TIM_PWM_Start+0xd6>
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	2202      	movs	r2, #2
 8012d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012d5c:	e013      	b.n	8012d86 <HAL_TIM_PWM_Start+0xfe>
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	2b0c      	cmp	r3, #12
 8012d62:	d104      	bne.n	8012d6e <HAL_TIM_PWM_Start+0xe6>
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	2202      	movs	r2, #2
 8012d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012d6c:	e00b      	b.n	8012d86 <HAL_TIM_PWM_Start+0xfe>
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	2b10      	cmp	r3, #16
 8012d72:	d104      	bne.n	8012d7e <HAL_TIM_PWM_Start+0xf6>
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	2202      	movs	r2, #2
 8012d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012d7c:	e003      	b.n	8012d86 <HAL_TIM_PWM_Start+0xfe>
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	2202      	movs	r2, #2
 8012d82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	2201      	movs	r2, #1
 8012d8c:	6839      	ldr	r1, [r7, #0]
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f000 fd9a 	bl	80138c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	4a35      	ldr	r2, [pc, #212]	; (8012e70 <HAL_TIM_PWM_Start+0x1e8>)
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d013      	beq.n	8012dc6 <HAL_TIM_PWM_Start+0x13e>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	4a34      	ldr	r2, [pc, #208]	; (8012e74 <HAL_TIM_PWM_Start+0x1ec>)
 8012da4:	4293      	cmp	r3, r2
 8012da6:	d00e      	beq.n	8012dc6 <HAL_TIM_PWM_Start+0x13e>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	4a32      	ldr	r2, [pc, #200]	; (8012e78 <HAL_TIM_PWM_Start+0x1f0>)
 8012dae:	4293      	cmp	r3, r2
 8012db0:	d009      	beq.n	8012dc6 <HAL_TIM_PWM_Start+0x13e>
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	4a31      	ldr	r2, [pc, #196]	; (8012e7c <HAL_TIM_PWM_Start+0x1f4>)
 8012db8:	4293      	cmp	r3, r2
 8012dba:	d004      	beq.n	8012dc6 <HAL_TIM_PWM_Start+0x13e>
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4a2f      	ldr	r2, [pc, #188]	; (8012e80 <HAL_TIM_PWM_Start+0x1f8>)
 8012dc2:	4293      	cmp	r3, r2
 8012dc4:	d101      	bne.n	8012dca <HAL_TIM_PWM_Start+0x142>
 8012dc6:	2301      	movs	r3, #1
 8012dc8:	e000      	b.n	8012dcc <HAL_TIM_PWM_Start+0x144>
 8012dca:	2300      	movs	r3, #0
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d007      	beq.n	8012de0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012dde:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	4a22      	ldr	r2, [pc, #136]	; (8012e70 <HAL_TIM_PWM_Start+0x1e8>)
 8012de6:	4293      	cmp	r3, r2
 8012de8:	d01d      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012df2:	d018      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	4a22      	ldr	r2, [pc, #136]	; (8012e84 <HAL_TIM_PWM_Start+0x1fc>)
 8012dfa:	4293      	cmp	r3, r2
 8012dfc:	d013      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	4a21      	ldr	r2, [pc, #132]	; (8012e88 <HAL_TIM_PWM_Start+0x200>)
 8012e04:	4293      	cmp	r3, r2
 8012e06:	d00e      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	4a1f      	ldr	r2, [pc, #124]	; (8012e8c <HAL_TIM_PWM_Start+0x204>)
 8012e0e:	4293      	cmp	r3, r2
 8012e10:	d009      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	4a17      	ldr	r2, [pc, #92]	; (8012e74 <HAL_TIM_PWM_Start+0x1ec>)
 8012e18:	4293      	cmp	r3, r2
 8012e1a:	d004      	beq.n	8012e26 <HAL_TIM_PWM_Start+0x19e>
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	4a15      	ldr	r2, [pc, #84]	; (8012e78 <HAL_TIM_PWM_Start+0x1f0>)
 8012e22:	4293      	cmp	r3, r2
 8012e24:	d115      	bne.n	8012e52 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	689a      	ldr	r2, [r3, #8]
 8012e2c:	4b18      	ldr	r3, [pc, #96]	; (8012e90 <HAL_TIM_PWM_Start+0x208>)
 8012e2e:	4013      	ands	r3, r2
 8012e30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	2b06      	cmp	r3, #6
 8012e36:	d015      	beq.n	8012e64 <HAL_TIM_PWM_Start+0x1dc>
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012e3e:	d011      	beq.n	8012e64 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	681a      	ldr	r2, [r3, #0]
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	f042 0201 	orr.w	r2, r2, #1
 8012e4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e50:	e008      	b.n	8012e64 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	681a      	ldr	r2, [r3, #0]
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	f042 0201 	orr.w	r2, r2, #1
 8012e60:	601a      	str	r2, [r3, #0]
 8012e62:	e000      	b.n	8012e66 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012e66:	2300      	movs	r3, #0
}
 8012e68:	4618      	mov	r0, r3
 8012e6a:	3710      	adds	r7, #16
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	bd80      	pop	{r7, pc}
 8012e70:	40012c00 	.word	0x40012c00
 8012e74:	40013400 	.word	0x40013400
 8012e78:	40014000 	.word	0x40014000
 8012e7c:	40014400 	.word	0x40014400
 8012e80:	40014800 	.word	0x40014800
 8012e84:	40000400 	.word	0x40000400
 8012e88:	40000800 	.word	0x40000800
 8012e8c:	40000c00 	.word	0x40000c00
 8012e90:	00010007 	.word	0x00010007

08012e94 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e94:	b580      	push	{r7, lr}
 8012e96:	b082      	sub	sp, #8
 8012e98:	af00      	add	r7, sp, #0
 8012e9a:	6078      	str	r0, [r7, #4]
 8012e9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	6839      	ldr	r1, [r7, #0]
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	f000 fd0e 	bl	80138c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	4a3e      	ldr	r2, [pc, #248]	; (8012fac <HAL_TIM_PWM_Stop+0x118>)
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	d013      	beq.n	8012ede <HAL_TIM_PWM_Stop+0x4a>
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	4a3d      	ldr	r2, [pc, #244]	; (8012fb0 <HAL_TIM_PWM_Stop+0x11c>)
 8012ebc:	4293      	cmp	r3, r2
 8012ebe:	d00e      	beq.n	8012ede <HAL_TIM_PWM_Stop+0x4a>
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	4a3b      	ldr	r2, [pc, #236]	; (8012fb4 <HAL_TIM_PWM_Stop+0x120>)
 8012ec6:	4293      	cmp	r3, r2
 8012ec8:	d009      	beq.n	8012ede <HAL_TIM_PWM_Stop+0x4a>
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	4a3a      	ldr	r2, [pc, #232]	; (8012fb8 <HAL_TIM_PWM_Stop+0x124>)
 8012ed0:	4293      	cmp	r3, r2
 8012ed2:	d004      	beq.n	8012ede <HAL_TIM_PWM_Stop+0x4a>
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	4a38      	ldr	r2, [pc, #224]	; (8012fbc <HAL_TIM_PWM_Stop+0x128>)
 8012eda:	4293      	cmp	r3, r2
 8012edc:	d101      	bne.n	8012ee2 <HAL_TIM_PWM_Stop+0x4e>
 8012ede:	2301      	movs	r3, #1
 8012ee0:	e000      	b.n	8012ee4 <HAL_TIM_PWM_Stop+0x50>
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d017      	beq.n	8012f18 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	6a1a      	ldr	r2, [r3, #32]
 8012eee:	f241 1311 	movw	r3, #4369	; 0x1111
 8012ef2:	4013      	ands	r3, r2
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d10f      	bne.n	8012f18 <HAL_TIM_PWM_Stop+0x84>
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	6a1a      	ldr	r2, [r3, #32]
 8012efe:	f240 4344 	movw	r3, #1092	; 0x444
 8012f02:	4013      	ands	r3, r2
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d107      	bne.n	8012f18 <HAL_TIM_PWM_Stop+0x84>
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012f16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	6a1a      	ldr	r2, [r3, #32]
 8012f1e:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f22:	4013      	ands	r3, r2
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d10f      	bne.n	8012f48 <HAL_TIM_PWM_Stop+0xb4>
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	6a1a      	ldr	r2, [r3, #32]
 8012f2e:	f240 4344 	movw	r3, #1092	; 0x444
 8012f32:	4013      	ands	r3, r2
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d107      	bne.n	8012f48 <HAL_TIM_PWM_Stop+0xb4>
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	681a      	ldr	r2, [r3, #0]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	f022 0201 	bic.w	r2, r2, #1
 8012f46:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012f48:	683b      	ldr	r3, [r7, #0]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d104      	bne.n	8012f58 <HAL_TIM_PWM_Stop+0xc4>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	2201      	movs	r2, #1
 8012f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012f56:	e023      	b.n	8012fa0 <HAL_TIM_PWM_Stop+0x10c>
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	2b04      	cmp	r3, #4
 8012f5c:	d104      	bne.n	8012f68 <HAL_TIM_PWM_Stop+0xd4>
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	2201      	movs	r2, #1
 8012f62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012f66:	e01b      	b.n	8012fa0 <HAL_TIM_PWM_Stop+0x10c>
 8012f68:	683b      	ldr	r3, [r7, #0]
 8012f6a:	2b08      	cmp	r3, #8
 8012f6c:	d104      	bne.n	8012f78 <HAL_TIM_PWM_Stop+0xe4>
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2201      	movs	r2, #1
 8012f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012f76:	e013      	b.n	8012fa0 <HAL_TIM_PWM_Stop+0x10c>
 8012f78:	683b      	ldr	r3, [r7, #0]
 8012f7a:	2b0c      	cmp	r3, #12
 8012f7c:	d104      	bne.n	8012f88 <HAL_TIM_PWM_Stop+0xf4>
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	2201      	movs	r2, #1
 8012f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012f86:	e00b      	b.n	8012fa0 <HAL_TIM_PWM_Stop+0x10c>
 8012f88:	683b      	ldr	r3, [r7, #0]
 8012f8a:	2b10      	cmp	r3, #16
 8012f8c:	d104      	bne.n	8012f98 <HAL_TIM_PWM_Stop+0x104>
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2201      	movs	r2, #1
 8012f92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012f96:	e003      	b.n	8012fa0 <HAL_TIM_PWM_Stop+0x10c>
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	2201      	movs	r2, #1
 8012f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8012fa0:	2300      	movs	r3, #0
}
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	3708      	adds	r7, #8
 8012fa6:	46bd      	mov	sp, r7
 8012fa8:	bd80      	pop	{r7, pc}
 8012faa:	bf00      	nop
 8012fac:	40012c00 	.word	0x40012c00
 8012fb0:	40013400 	.word	0x40013400
 8012fb4:	40014000 	.word	0x40014000
 8012fb8:	40014400 	.word	0x40014400
 8012fbc:	40014800 	.word	0x40014800

08012fc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b086      	sub	sp, #24
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	60f8      	str	r0, [r7, #12]
 8012fc8:	60b9      	str	r1, [r7, #8]
 8012fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012fd6:	2b01      	cmp	r3, #1
 8012fd8:	d101      	bne.n	8012fde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8012fda:	2302      	movs	r3, #2
 8012fdc:	e0ff      	b.n	80131de <HAL_TIM_PWM_ConfigChannel+0x21e>
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	2201      	movs	r2, #1
 8012fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	2b14      	cmp	r3, #20
 8012fea:	f200 80f0 	bhi.w	80131ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8012fee:	a201      	add	r2, pc, #4	; (adr r2, 8012ff4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ff4:	08013049 	.word	0x08013049
 8012ff8:	080131cf 	.word	0x080131cf
 8012ffc:	080131cf 	.word	0x080131cf
 8013000:	080131cf 	.word	0x080131cf
 8013004:	08013089 	.word	0x08013089
 8013008:	080131cf 	.word	0x080131cf
 801300c:	080131cf 	.word	0x080131cf
 8013010:	080131cf 	.word	0x080131cf
 8013014:	080130cb 	.word	0x080130cb
 8013018:	080131cf 	.word	0x080131cf
 801301c:	080131cf 	.word	0x080131cf
 8013020:	080131cf 	.word	0x080131cf
 8013024:	0801310b 	.word	0x0801310b
 8013028:	080131cf 	.word	0x080131cf
 801302c:	080131cf 	.word	0x080131cf
 8013030:	080131cf 	.word	0x080131cf
 8013034:	0801314d 	.word	0x0801314d
 8013038:	080131cf 	.word	0x080131cf
 801303c:	080131cf 	.word	0x080131cf
 8013040:	080131cf 	.word	0x080131cf
 8013044:	0801318d 	.word	0x0801318d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	68b9      	ldr	r1, [r7, #8]
 801304e:	4618      	mov	r0, r3
 8013050:	f000 f964 	bl	801331c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	699a      	ldr	r2, [r3, #24]
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	f042 0208 	orr.w	r2, r2, #8
 8013062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	699a      	ldr	r2, [r3, #24]
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	f022 0204 	bic.w	r2, r2, #4
 8013072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	6999      	ldr	r1, [r3, #24]
 801307a:	68bb      	ldr	r3, [r7, #8]
 801307c:	691a      	ldr	r2, [r3, #16]
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	430a      	orrs	r2, r1
 8013084:	619a      	str	r2, [r3, #24]
      break;
 8013086:	e0a5      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	68b9      	ldr	r1, [r7, #8]
 801308e:	4618      	mov	r0, r3
 8013090:	f000 f9d4 	bl	801343c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	699a      	ldr	r2, [r3, #24]
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80130a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	699a      	ldr	r2, [r3, #24]
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80130b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	6999      	ldr	r1, [r3, #24]
 80130ba:	68bb      	ldr	r3, [r7, #8]
 80130bc:	691b      	ldr	r3, [r3, #16]
 80130be:	021a      	lsls	r2, r3, #8
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	430a      	orrs	r2, r1
 80130c6:	619a      	str	r2, [r3, #24]
      break;
 80130c8:	e084      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	68b9      	ldr	r1, [r7, #8]
 80130d0:	4618      	mov	r0, r3
 80130d2:	f000 fa3d 	bl	8013550 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	69da      	ldr	r2, [r3, #28]
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	f042 0208 	orr.w	r2, r2, #8
 80130e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	69da      	ldr	r2, [r3, #28]
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	f022 0204 	bic.w	r2, r2, #4
 80130f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	69d9      	ldr	r1, [r3, #28]
 80130fc:	68bb      	ldr	r3, [r7, #8]
 80130fe:	691a      	ldr	r2, [r3, #16]
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	430a      	orrs	r2, r1
 8013106:	61da      	str	r2, [r3, #28]
      break;
 8013108:	e064      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	68b9      	ldr	r1, [r7, #8]
 8013110:	4618      	mov	r0, r3
 8013112:	f000 faa5 	bl	8013660 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	69da      	ldr	r2, [r3, #28]
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013126:	68fb      	ldr	r3, [r7, #12]
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	69da      	ldr	r2, [r3, #28]
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	69d9      	ldr	r1, [r3, #28]
 801313c:	68bb      	ldr	r3, [r7, #8]
 801313e:	691b      	ldr	r3, [r3, #16]
 8013140:	021a      	lsls	r2, r3, #8
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	430a      	orrs	r2, r1
 8013148:	61da      	str	r2, [r3, #28]
      break;
 801314a:	e043      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	68b9      	ldr	r1, [r7, #8]
 8013152:	4618      	mov	r0, r3
 8013154:	f000 faee 	bl	8013734 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	f042 0208 	orr.w	r2, r2, #8
 8013166:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	f022 0204 	bic.w	r2, r2, #4
 8013176:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801317e:	68bb      	ldr	r3, [r7, #8]
 8013180:	691a      	ldr	r2, [r3, #16]
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	430a      	orrs	r2, r1
 8013188:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 801318a:	e023      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	68b9      	ldr	r1, [r7, #8]
 8013192:	4618      	mov	r0, r3
 8013194:	f000 fb32 	bl	80137fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80131a6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80131b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80131be:	68bb      	ldr	r3, [r7, #8]
 80131c0:	691b      	ldr	r3, [r3, #16]
 80131c2:	021a      	lsls	r2, r3, #8
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	430a      	orrs	r2, r1
 80131ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80131cc:	e002      	b.n	80131d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80131ce:	2301      	movs	r3, #1
 80131d0:	75fb      	strb	r3, [r7, #23]
      break;
 80131d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	2200      	movs	r2, #0
 80131d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80131dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80131de:	4618      	mov	r0, r3
 80131e0:	3718      	adds	r7, #24
 80131e2:	46bd      	mov	sp, r7
 80131e4:	bd80      	pop	{r7, pc}
 80131e6:	bf00      	nop

080131e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80131e8:	b480      	push	{r7}
 80131ea:	b085      	sub	sp, #20
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
 80131f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	4a40      	ldr	r2, [pc, #256]	; (80132fc <TIM_Base_SetConfig+0x114>)
 80131fc:	4293      	cmp	r3, r2
 80131fe:	d013      	beq.n	8013228 <TIM_Base_SetConfig+0x40>
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013206:	d00f      	beq.n	8013228 <TIM_Base_SetConfig+0x40>
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	4a3d      	ldr	r2, [pc, #244]	; (8013300 <TIM_Base_SetConfig+0x118>)
 801320c:	4293      	cmp	r3, r2
 801320e:	d00b      	beq.n	8013228 <TIM_Base_SetConfig+0x40>
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	4a3c      	ldr	r2, [pc, #240]	; (8013304 <TIM_Base_SetConfig+0x11c>)
 8013214:	4293      	cmp	r3, r2
 8013216:	d007      	beq.n	8013228 <TIM_Base_SetConfig+0x40>
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	4a3b      	ldr	r2, [pc, #236]	; (8013308 <TIM_Base_SetConfig+0x120>)
 801321c:	4293      	cmp	r3, r2
 801321e:	d003      	beq.n	8013228 <TIM_Base_SetConfig+0x40>
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	4a3a      	ldr	r2, [pc, #232]	; (801330c <TIM_Base_SetConfig+0x124>)
 8013224:	4293      	cmp	r3, r2
 8013226:	d108      	bne.n	801323a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801322e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013230:	683b      	ldr	r3, [r7, #0]
 8013232:	685b      	ldr	r3, [r3, #4]
 8013234:	68fa      	ldr	r2, [r7, #12]
 8013236:	4313      	orrs	r3, r2
 8013238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	4a2f      	ldr	r2, [pc, #188]	; (80132fc <TIM_Base_SetConfig+0x114>)
 801323e:	4293      	cmp	r3, r2
 8013240:	d01f      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013248:	d01b      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	4a2c      	ldr	r2, [pc, #176]	; (8013300 <TIM_Base_SetConfig+0x118>)
 801324e:	4293      	cmp	r3, r2
 8013250:	d017      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	4a2b      	ldr	r2, [pc, #172]	; (8013304 <TIM_Base_SetConfig+0x11c>)
 8013256:	4293      	cmp	r3, r2
 8013258:	d013      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	4a2a      	ldr	r2, [pc, #168]	; (8013308 <TIM_Base_SetConfig+0x120>)
 801325e:	4293      	cmp	r3, r2
 8013260:	d00f      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	4a29      	ldr	r2, [pc, #164]	; (801330c <TIM_Base_SetConfig+0x124>)
 8013266:	4293      	cmp	r3, r2
 8013268:	d00b      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	4a28      	ldr	r2, [pc, #160]	; (8013310 <TIM_Base_SetConfig+0x128>)
 801326e:	4293      	cmp	r3, r2
 8013270:	d007      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	4a27      	ldr	r2, [pc, #156]	; (8013314 <TIM_Base_SetConfig+0x12c>)
 8013276:	4293      	cmp	r3, r2
 8013278:	d003      	beq.n	8013282 <TIM_Base_SetConfig+0x9a>
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	4a26      	ldr	r2, [pc, #152]	; (8013318 <TIM_Base_SetConfig+0x130>)
 801327e:	4293      	cmp	r3, r2
 8013280:	d108      	bne.n	8013294 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801328a:	683b      	ldr	r3, [r7, #0]
 801328c:	68db      	ldr	r3, [r3, #12]
 801328e:	68fa      	ldr	r2, [r7, #12]
 8013290:	4313      	orrs	r3, r2
 8013292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801329a:	683b      	ldr	r3, [r7, #0]
 801329c:	695b      	ldr	r3, [r3, #20]
 801329e:	4313      	orrs	r3, r2
 80132a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	68fa      	ldr	r2, [r7, #12]
 80132a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80132a8:	683b      	ldr	r3, [r7, #0]
 80132aa:	689a      	ldr	r2, [r3, #8]
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80132b0:	683b      	ldr	r3, [r7, #0]
 80132b2:	681a      	ldr	r2, [r3, #0]
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	4a10      	ldr	r2, [pc, #64]	; (80132fc <TIM_Base_SetConfig+0x114>)
 80132bc:	4293      	cmp	r3, r2
 80132be:	d00f      	beq.n	80132e0 <TIM_Base_SetConfig+0xf8>
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	4a12      	ldr	r2, [pc, #72]	; (801330c <TIM_Base_SetConfig+0x124>)
 80132c4:	4293      	cmp	r3, r2
 80132c6:	d00b      	beq.n	80132e0 <TIM_Base_SetConfig+0xf8>
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	4a11      	ldr	r2, [pc, #68]	; (8013310 <TIM_Base_SetConfig+0x128>)
 80132cc:	4293      	cmp	r3, r2
 80132ce:	d007      	beq.n	80132e0 <TIM_Base_SetConfig+0xf8>
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	4a10      	ldr	r2, [pc, #64]	; (8013314 <TIM_Base_SetConfig+0x12c>)
 80132d4:	4293      	cmp	r3, r2
 80132d6:	d003      	beq.n	80132e0 <TIM_Base_SetConfig+0xf8>
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	4a0f      	ldr	r2, [pc, #60]	; (8013318 <TIM_Base_SetConfig+0x130>)
 80132dc:	4293      	cmp	r3, r2
 80132de:	d103      	bne.n	80132e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	691a      	ldr	r2, [r3, #16]
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2201      	movs	r2, #1
 80132ec:	615a      	str	r2, [r3, #20]
}
 80132ee:	bf00      	nop
 80132f0:	3714      	adds	r7, #20
 80132f2:	46bd      	mov	sp, r7
 80132f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f8:	4770      	bx	lr
 80132fa:	bf00      	nop
 80132fc:	40012c00 	.word	0x40012c00
 8013300:	40000400 	.word	0x40000400
 8013304:	40000800 	.word	0x40000800
 8013308:	40000c00 	.word	0x40000c00
 801330c:	40013400 	.word	0x40013400
 8013310:	40014000 	.word	0x40014000
 8013314:	40014400 	.word	0x40014400
 8013318:	40014800 	.word	0x40014800

0801331c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801331c:	b480      	push	{r7}
 801331e:	b087      	sub	sp, #28
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
 8013324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	6a1b      	ldr	r3, [r3, #32]
 801332a:	f023 0201 	bic.w	r2, r3, #1
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	6a1b      	ldr	r3, [r3, #32]
 8013336:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	685b      	ldr	r3, [r3, #4]
 801333c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	699b      	ldr	r3, [r3, #24]
 8013342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801334a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801334e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	f023 0303 	bic.w	r3, r3, #3
 8013356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	68fa      	ldr	r2, [r7, #12]
 801335e:	4313      	orrs	r3, r2
 8013360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	f023 0302 	bic.w	r3, r3, #2
 8013368:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	689b      	ldr	r3, [r3, #8]
 801336e:	697a      	ldr	r2, [r7, #20]
 8013370:	4313      	orrs	r3, r2
 8013372:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	4a2c      	ldr	r2, [pc, #176]	; (8013428 <TIM_OC1_SetConfig+0x10c>)
 8013378:	4293      	cmp	r3, r2
 801337a:	d00f      	beq.n	801339c <TIM_OC1_SetConfig+0x80>
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	4a2b      	ldr	r2, [pc, #172]	; (801342c <TIM_OC1_SetConfig+0x110>)
 8013380:	4293      	cmp	r3, r2
 8013382:	d00b      	beq.n	801339c <TIM_OC1_SetConfig+0x80>
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	4a2a      	ldr	r2, [pc, #168]	; (8013430 <TIM_OC1_SetConfig+0x114>)
 8013388:	4293      	cmp	r3, r2
 801338a:	d007      	beq.n	801339c <TIM_OC1_SetConfig+0x80>
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	4a29      	ldr	r2, [pc, #164]	; (8013434 <TIM_OC1_SetConfig+0x118>)
 8013390:	4293      	cmp	r3, r2
 8013392:	d003      	beq.n	801339c <TIM_OC1_SetConfig+0x80>
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	4a28      	ldr	r2, [pc, #160]	; (8013438 <TIM_OC1_SetConfig+0x11c>)
 8013398:	4293      	cmp	r3, r2
 801339a:	d10c      	bne.n	80133b6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801339c:	697b      	ldr	r3, [r7, #20]
 801339e:	f023 0308 	bic.w	r3, r3, #8
 80133a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	68db      	ldr	r3, [r3, #12]
 80133a8:	697a      	ldr	r2, [r7, #20]
 80133aa:	4313      	orrs	r3, r2
 80133ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80133ae:	697b      	ldr	r3, [r7, #20]
 80133b0:	f023 0304 	bic.w	r3, r3, #4
 80133b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	4a1b      	ldr	r2, [pc, #108]	; (8013428 <TIM_OC1_SetConfig+0x10c>)
 80133ba:	4293      	cmp	r3, r2
 80133bc:	d00f      	beq.n	80133de <TIM_OC1_SetConfig+0xc2>
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	4a1a      	ldr	r2, [pc, #104]	; (801342c <TIM_OC1_SetConfig+0x110>)
 80133c2:	4293      	cmp	r3, r2
 80133c4:	d00b      	beq.n	80133de <TIM_OC1_SetConfig+0xc2>
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	4a19      	ldr	r2, [pc, #100]	; (8013430 <TIM_OC1_SetConfig+0x114>)
 80133ca:	4293      	cmp	r3, r2
 80133cc:	d007      	beq.n	80133de <TIM_OC1_SetConfig+0xc2>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	4a18      	ldr	r2, [pc, #96]	; (8013434 <TIM_OC1_SetConfig+0x118>)
 80133d2:	4293      	cmp	r3, r2
 80133d4:	d003      	beq.n	80133de <TIM_OC1_SetConfig+0xc2>
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	4a17      	ldr	r2, [pc, #92]	; (8013438 <TIM_OC1_SetConfig+0x11c>)
 80133da:	4293      	cmp	r3, r2
 80133dc:	d111      	bne.n	8013402 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80133de:	693b      	ldr	r3, [r7, #16]
 80133e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80133e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80133e6:	693b      	ldr	r3, [r7, #16]
 80133e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80133ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80133ee:	683b      	ldr	r3, [r7, #0]
 80133f0:	695b      	ldr	r3, [r3, #20]
 80133f2:	693a      	ldr	r2, [r7, #16]
 80133f4:	4313      	orrs	r3, r2
 80133f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80133f8:	683b      	ldr	r3, [r7, #0]
 80133fa:	699b      	ldr	r3, [r3, #24]
 80133fc:	693a      	ldr	r2, [r7, #16]
 80133fe:	4313      	orrs	r3, r2
 8013400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	693a      	ldr	r2, [r7, #16]
 8013406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	68fa      	ldr	r2, [r7, #12]
 801340c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	685a      	ldr	r2, [r3, #4]
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	697a      	ldr	r2, [r7, #20]
 801341a:	621a      	str	r2, [r3, #32]
}
 801341c:	bf00      	nop
 801341e:	371c      	adds	r7, #28
 8013420:	46bd      	mov	sp, r7
 8013422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013426:	4770      	bx	lr
 8013428:	40012c00 	.word	0x40012c00
 801342c:	40013400 	.word	0x40013400
 8013430:	40014000 	.word	0x40014000
 8013434:	40014400 	.word	0x40014400
 8013438:	40014800 	.word	0x40014800

0801343c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801343c:	b480      	push	{r7}
 801343e:	b087      	sub	sp, #28
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
 8013444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	6a1b      	ldr	r3, [r3, #32]
 801344a:	f023 0210 	bic.w	r2, r3, #16
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	6a1b      	ldr	r3, [r3, #32]
 8013456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	685b      	ldr	r3, [r3, #4]
 801345c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	699b      	ldr	r3, [r3, #24]
 8013462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801346a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801346e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	021b      	lsls	r3, r3, #8
 801347e:	68fa      	ldr	r2, [r7, #12]
 8013480:	4313      	orrs	r3, r2
 8013482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013484:	697b      	ldr	r3, [r7, #20]
 8013486:	f023 0320 	bic.w	r3, r3, #32
 801348a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	689b      	ldr	r3, [r3, #8]
 8013490:	011b      	lsls	r3, r3, #4
 8013492:	697a      	ldr	r2, [r7, #20]
 8013494:	4313      	orrs	r3, r2
 8013496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	4a28      	ldr	r2, [pc, #160]	; (801353c <TIM_OC2_SetConfig+0x100>)
 801349c:	4293      	cmp	r3, r2
 801349e:	d003      	beq.n	80134a8 <TIM_OC2_SetConfig+0x6c>
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	4a27      	ldr	r2, [pc, #156]	; (8013540 <TIM_OC2_SetConfig+0x104>)
 80134a4:	4293      	cmp	r3, r2
 80134a6:	d10d      	bne.n	80134c4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80134ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	68db      	ldr	r3, [r3, #12]
 80134b4:	011b      	lsls	r3, r3, #4
 80134b6:	697a      	ldr	r2, [r7, #20]
 80134b8:	4313      	orrs	r3, r2
 80134ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80134bc:	697b      	ldr	r3, [r7, #20]
 80134be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80134c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	4a1d      	ldr	r2, [pc, #116]	; (801353c <TIM_OC2_SetConfig+0x100>)
 80134c8:	4293      	cmp	r3, r2
 80134ca:	d00f      	beq.n	80134ec <TIM_OC2_SetConfig+0xb0>
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	4a1c      	ldr	r2, [pc, #112]	; (8013540 <TIM_OC2_SetConfig+0x104>)
 80134d0:	4293      	cmp	r3, r2
 80134d2:	d00b      	beq.n	80134ec <TIM_OC2_SetConfig+0xb0>
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	4a1b      	ldr	r2, [pc, #108]	; (8013544 <TIM_OC2_SetConfig+0x108>)
 80134d8:	4293      	cmp	r3, r2
 80134da:	d007      	beq.n	80134ec <TIM_OC2_SetConfig+0xb0>
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	4a1a      	ldr	r2, [pc, #104]	; (8013548 <TIM_OC2_SetConfig+0x10c>)
 80134e0:	4293      	cmp	r3, r2
 80134e2:	d003      	beq.n	80134ec <TIM_OC2_SetConfig+0xb0>
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	4a19      	ldr	r2, [pc, #100]	; (801354c <TIM_OC2_SetConfig+0x110>)
 80134e8:	4293      	cmp	r3, r2
 80134ea:	d113      	bne.n	8013514 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80134ec:	693b      	ldr	r3, [r7, #16]
 80134ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80134f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80134f4:	693b      	ldr	r3, [r7, #16]
 80134f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80134fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80134fc:	683b      	ldr	r3, [r7, #0]
 80134fe:	695b      	ldr	r3, [r3, #20]
 8013500:	009b      	lsls	r3, r3, #2
 8013502:	693a      	ldr	r2, [r7, #16]
 8013504:	4313      	orrs	r3, r2
 8013506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	699b      	ldr	r3, [r3, #24]
 801350c:	009b      	lsls	r3, r3, #2
 801350e:	693a      	ldr	r2, [r7, #16]
 8013510:	4313      	orrs	r3, r2
 8013512:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	693a      	ldr	r2, [r7, #16]
 8013518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	68fa      	ldr	r2, [r7, #12]
 801351e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013520:	683b      	ldr	r3, [r7, #0]
 8013522:	685a      	ldr	r2, [r3, #4]
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	697a      	ldr	r2, [r7, #20]
 801352c:	621a      	str	r2, [r3, #32]
}
 801352e:	bf00      	nop
 8013530:	371c      	adds	r7, #28
 8013532:	46bd      	mov	sp, r7
 8013534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013538:	4770      	bx	lr
 801353a:	bf00      	nop
 801353c:	40012c00 	.word	0x40012c00
 8013540:	40013400 	.word	0x40013400
 8013544:	40014000 	.word	0x40014000
 8013548:	40014400 	.word	0x40014400
 801354c:	40014800 	.word	0x40014800

08013550 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013550:	b480      	push	{r7}
 8013552:	b087      	sub	sp, #28
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	6a1b      	ldr	r3, [r3, #32]
 801355e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	6a1b      	ldr	r3, [r3, #32]
 801356a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	685b      	ldr	r3, [r3, #4]
 8013570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	69db      	ldr	r3, [r3, #28]
 8013576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801357e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	f023 0303 	bic.w	r3, r3, #3
 801358a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801358c:	683b      	ldr	r3, [r7, #0]
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	68fa      	ldr	r2, [r7, #12]
 8013592:	4313      	orrs	r3, r2
 8013594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013596:	697b      	ldr	r3, [r7, #20]
 8013598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801359c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801359e:	683b      	ldr	r3, [r7, #0]
 80135a0:	689b      	ldr	r3, [r3, #8]
 80135a2:	021b      	lsls	r3, r3, #8
 80135a4:	697a      	ldr	r2, [r7, #20]
 80135a6:	4313      	orrs	r3, r2
 80135a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	4a27      	ldr	r2, [pc, #156]	; (801364c <TIM_OC3_SetConfig+0xfc>)
 80135ae:	4293      	cmp	r3, r2
 80135b0:	d003      	beq.n	80135ba <TIM_OC3_SetConfig+0x6a>
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	4a26      	ldr	r2, [pc, #152]	; (8013650 <TIM_OC3_SetConfig+0x100>)
 80135b6:	4293      	cmp	r3, r2
 80135b8:	d10d      	bne.n	80135d6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80135ba:	697b      	ldr	r3, [r7, #20]
 80135bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80135c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80135c2:	683b      	ldr	r3, [r7, #0]
 80135c4:	68db      	ldr	r3, [r3, #12]
 80135c6:	021b      	lsls	r3, r3, #8
 80135c8:	697a      	ldr	r2, [r7, #20]
 80135ca:	4313      	orrs	r3, r2
 80135cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80135ce:	697b      	ldr	r3, [r7, #20]
 80135d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80135d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	4a1c      	ldr	r2, [pc, #112]	; (801364c <TIM_OC3_SetConfig+0xfc>)
 80135da:	4293      	cmp	r3, r2
 80135dc:	d00f      	beq.n	80135fe <TIM_OC3_SetConfig+0xae>
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	4a1b      	ldr	r2, [pc, #108]	; (8013650 <TIM_OC3_SetConfig+0x100>)
 80135e2:	4293      	cmp	r3, r2
 80135e4:	d00b      	beq.n	80135fe <TIM_OC3_SetConfig+0xae>
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	4a1a      	ldr	r2, [pc, #104]	; (8013654 <TIM_OC3_SetConfig+0x104>)
 80135ea:	4293      	cmp	r3, r2
 80135ec:	d007      	beq.n	80135fe <TIM_OC3_SetConfig+0xae>
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	4a19      	ldr	r2, [pc, #100]	; (8013658 <TIM_OC3_SetConfig+0x108>)
 80135f2:	4293      	cmp	r3, r2
 80135f4:	d003      	beq.n	80135fe <TIM_OC3_SetConfig+0xae>
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	4a18      	ldr	r2, [pc, #96]	; (801365c <TIM_OC3_SetConfig+0x10c>)
 80135fa:	4293      	cmp	r3, r2
 80135fc:	d113      	bne.n	8013626 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80135fe:	693b      	ldr	r3, [r7, #16]
 8013600:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013606:	693b      	ldr	r3, [r7, #16]
 8013608:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801360c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801360e:	683b      	ldr	r3, [r7, #0]
 8013610:	695b      	ldr	r3, [r3, #20]
 8013612:	011b      	lsls	r3, r3, #4
 8013614:	693a      	ldr	r2, [r7, #16]
 8013616:	4313      	orrs	r3, r2
 8013618:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801361a:	683b      	ldr	r3, [r7, #0]
 801361c:	699b      	ldr	r3, [r3, #24]
 801361e:	011b      	lsls	r3, r3, #4
 8013620:	693a      	ldr	r2, [r7, #16]
 8013622:	4313      	orrs	r3, r2
 8013624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	693a      	ldr	r2, [r7, #16]
 801362a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	68fa      	ldr	r2, [r7, #12]
 8013630:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	685a      	ldr	r2, [r3, #4]
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	697a      	ldr	r2, [r7, #20]
 801363e:	621a      	str	r2, [r3, #32]
}
 8013640:	bf00      	nop
 8013642:	371c      	adds	r7, #28
 8013644:	46bd      	mov	sp, r7
 8013646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801364a:	4770      	bx	lr
 801364c:	40012c00 	.word	0x40012c00
 8013650:	40013400 	.word	0x40013400
 8013654:	40014000 	.word	0x40014000
 8013658:	40014400 	.word	0x40014400
 801365c:	40014800 	.word	0x40014800

08013660 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013660:	b480      	push	{r7}
 8013662:	b087      	sub	sp, #28
 8013664:	af00      	add	r7, sp, #0
 8013666:	6078      	str	r0, [r7, #4]
 8013668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	6a1b      	ldr	r3, [r3, #32]
 801366e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6a1b      	ldr	r3, [r3, #32]
 801367a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	685b      	ldr	r3, [r3, #4]
 8013680:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	69db      	ldr	r3, [r3, #28]
 8013686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801368e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801369a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801369c:	683b      	ldr	r3, [r7, #0]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	021b      	lsls	r3, r3, #8
 80136a2:	68fa      	ldr	r2, [r7, #12]
 80136a4:	4313      	orrs	r3, r2
 80136a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80136a8:	693b      	ldr	r3, [r7, #16]
 80136aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80136ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80136b0:	683b      	ldr	r3, [r7, #0]
 80136b2:	689b      	ldr	r3, [r3, #8]
 80136b4:	031b      	lsls	r3, r3, #12
 80136b6:	693a      	ldr	r2, [r7, #16]
 80136b8:	4313      	orrs	r3, r2
 80136ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	4a18      	ldr	r2, [pc, #96]	; (8013720 <TIM_OC4_SetConfig+0xc0>)
 80136c0:	4293      	cmp	r3, r2
 80136c2:	d00f      	beq.n	80136e4 <TIM_OC4_SetConfig+0x84>
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	4a17      	ldr	r2, [pc, #92]	; (8013724 <TIM_OC4_SetConfig+0xc4>)
 80136c8:	4293      	cmp	r3, r2
 80136ca:	d00b      	beq.n	80136e4 <TIM_OC4_SetConfig+0x84>
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	4a16      	ldr	r2, [pc, #88]	; (8013728 <TIM_OC4_SetConfig+0xc8>)
 80136d0:	4293      	cmp	r3, r2
 80136d2:	d007      	beq.n	80136e4 <TIM_OC4_SetConfig+0x84>
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	4a15      	ldr	r2, [pc, #84]	; (801372c <TIM_OC4_SetConfig+0xcc>)
 80136d8:	4293      	cmp	r3, r2
 80136da:	d003      	beq.n	80136e4 <TIM_OC4_SetConfig+0x84>
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	4a14      	ldr	r2, [pc, #80]	; (8013730 <TIM_OC4_SetConfig+0xd0>)
 80136e0:	4293      	cmp	r3, r2
 80136e2:	d109      	bne.n	80136f8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80136e4:	697b      	ldr	r3, [r7, #20]
 80136e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80136ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80136ec:	683b      	ldr	r3, [r7, #0]
 80136ee:	695b      	ldr	r3, [r3, #20]
 80136f0:	019b      	lsls	r3, r3, #6
 80136f2:	697a      	ldr	r2, [r7, #20]
 80136f4:	4313      	orrs	r3, r2
 80136f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	697a      	ldr	r2, [r7, #20]
 80136fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	68fa      	ldr	r2, [r7, #12]
 8013702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013704:	683b      	ldr	r3, [r7, #0]
 8013706:	685a      	ldr	r2, [r3, #4]
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	693a      	ldr	r2, [r7, #16]
 8013710:	621a      	str	r2, [r3, #32]
}
 8013712:	bf00      	nop
 8013714:	371c      	adds	r7, #28
 8013716:	46bd      	mov	sp, r7
 8013718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801371c:	4770      	bx	lr
 801371e:	bf00      	nop
 8013720:	40012c00 	.word	0x40012c00
 8013724:	40013400 	.word	0x40013400
 8013728:	40014000 	.word	0x40014000
 801372c:	40014400 	.word	0x40014400
 8013730:	40014800 	.word	0x40014800

08013734 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013734:	b480      	push	{r7}
 8013736:	b087      	sub	sp, #28
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	6a1b      	ldr	r3, [r3, #32]
 8013742:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	6a1b      	ldr	r3, [r3, #32]
 801374e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	685b      	ldr	r3, [r3, #4]
 8013754:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801375a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013768:	683b      	ldr	r3, [r7, #0]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	68fa      	ldr	r2, [r7, #12]
 801376e:	4313      	orrs	r3, r2
 8013770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8013778:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801377a:	683b      	ldr	r3, [r7, #0]
 801377c:	689b      	ldr	r3, [r3, #8]
 801377e:	041b      	lsls	r3, r3, #16
 8013780:	693a      	ldr	r2, [r7, #16]
 8013782:	4313      	orrs	r3, r2
 8013784:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	4a17      	ldr	r2, [pc, #92]	; (80137e8 <TIM_OC5_SetConfig+0xb4>)
 801378a:	4293      	cmp	r3, r2
 801378c:	d00f      	beq.n	80137ae <TIM_OC5_SetConfig+0x7a>
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	4a16      	ldr	r2, [pc, #88]	; (80137ec <TIM_OC5_SetConfig+0xb8>)
 8013792:	4293      	cmp	r3, r2
 8013794:	d00b      	beq.n	80137ae <TIM_OC5_SetConfig+0x7a>
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	4a15      	ldr	r2, [pc, #84]	; (80137f0 <TIM_OC5_SetConfig+0xbc>)
 801379a:	4293      	cmp	r3, r2
 801379c:	d007      	beq.n	80137ae <TIM_OC5_SetConfig+0x7a>
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	4a14      	ldr	r2, [pc, #80]	; (80137f4 <TIM_OC5_SetConfig+0xc0>)
 80137a2:	4293      	cmp	r3, r2
 80137a4:	d003      	beq.n	80137ae <TIM_OC5_SetConfig+0x7a>
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	4a13      	ldr	r2, [pc, #76]	; (80137f8 <TIM_OC5_SetConfig+0xc4>)
 80137aa:	4293      	cmp	r3, r2
 80137ac:	d109      	bne.n	80137c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80137ae:	697b      	ldr	r3, [r7, #20]
 80137b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80137b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80137b6:	683b      	ldr	r3, [r7, #0]
 80137b8:	695b      	ldr	r3, [r3, #20]
 80137ba:	021b      	lsls	r3, r3, #8
 80137bc:	697a      	ldr	r2, [r7, #20]
 80137be:	4313      	orrs	r3, r2
 80137c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	697a      	ldr	r2, [r7, #20]
 80137c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	68fa      	ldr	r2, [r7, #12]
 80137cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80137ce:	683b      	ldr	r3, [r7, #0]
 80137d0:	685a      	ldr	r2, [r3, #4]
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	693a      	ldr	r2, [r7, #16]
 80137da:	621a      	str	r2, [r3, #32]
}
 80137dc:	bf00      	nop
 80137de:	371c      	adds	r7, #28
 80137e0:	46bd      	mov	sp, r7
 80137e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137e6:	4770      	bx	lr
 80137e8:	40012c00 	.word	0x40012c00
 80137ec:	40013400 	.word	0x40013400
 80137f0:	40014000 	.word	0x40014000
 80137f4:	40014400 	.word	0x40014400
 80137f8:	40014800 	.word	0x40014800

080137fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80137fc:	b480      	push	{r7}
 80137fe:	b087      	sub	sp, #28
 8013800:	af00      	add	r7, sp, #0
 8013802:	6078      	str	r0, [r7, #4]
 8013804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	6a1b      	ldr	r3, [r3, #32]
 801380a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	6a1b      	ldr	r3, [r3, #32]
 8013816:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	685b      	ldr	r3, [r3, #4]
 801381c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013824:	68fb      	ldr	r3, [r7, #12]
 8013826:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801382a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801382e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013830:	683b      	ldr	r3, [r7, #0]
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	021b      	lsls	r3, r3, #8
 8013836:	68fa      	ldr	r2, [r7, #12]
 8013838:	4313      	orrs	r3, r2
 801383a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801383c:	693b      	ldr	r3, [r7, #16]
 801383e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8013844:	683b      	ldr	r3, [r7, #0]
 8013846:	689b      	ldr	r3, [r3, #8]
 8013848:	051b      	lsls	r3, r3, #20
 801384a:	693a      	ldr	r2, [r7, #16]
 801384c:	4313      	orrs	r3, r2
 801384e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	4a18      	ldr	r2, [pc, #96]	; (80138b4 <TIM_OC6_SetConfig+0xb8>)
 8013854:	4293      	cmp	r3, r2
 8013856:	d00f      	beq.n	8013878 <TIM_OC6_SetConfig+0x7c>
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	4a17      	ldr	r2, [pc, #92]	; (80138b8 <TIM_OC6_SetConfig+0xbc>)
 801385c:	4293      	cmp	r3, r2
 801385e:	d00b      	beq.n	8013878 <TIM_OC6_SetConfig+0x7c>
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	4a16      	ldr	r2, [pc, #88]	; (80138bc <TIM_OC6_SetConfig+0xc0>)
 8013864:	4293      	cmp	r3, r2
 8013866:	d007      	beq.n	8013878 <TIM_OC6_SetConfig+0x7c>
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	4a15      	ldr	r2, [pc, #84]	; (80138c0 <TIM_OC6_SetConfig+0xc4>)
 801386c:	4293      	cmp	r3, r2
 801386e:	d003      	beq.n	8013878 <TIM_OC6_SetConfig+0x7c>
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	4a14      	ldr	r2, [pc, #80]	; (80138c4 <TIM_OC6_SetConfig+0xc8>)
 8013874:	4293      	cmp	r3, r2
 8013876:	d109      	bne.n	801388c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013878:	697b      	ldr	r3, [r7, #20]
 801387a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801387e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013880:	683b      	ldr	r3, [r7, #0]
 8013882:	695b      	ldr	r3, [r3, #20]
 8013884:	029b      	lsls	r3, r3, #10
 8013886:	697a      	ldr	r2, [r7, #20]
 8013888:	4313      	orrs	r3, r2
 801388a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	697a      	ldr	r2, [r7, #20]
 8013890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	68fa      	ldr	r2, [r7, #12]
 8013896:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013898:	683b      	ldr	r3, [r7, #0]
 801389a:	685a      	ldr	r2, [r3, #4]
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	693a      	ldr	r2, [r7, #16]
 80138a4:	621a      	str	r2, [r3, #32]
}
 80138a6:	bf00      	nop
 80138a8:	371c      	adds	r7, #28
 80138aa:	46bd      	mov	sp, r7
 80138ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138b0:	4770      	bx	lr
 80138b2:	bf00      	nop
 80138b4:	40012c00 	.word	0x40012c00
 80138b8:	40013400 	.word	0x40013400
 80138bc:	40014000 	.word	0x40014000
 80138c0:	40014400 	.word	0x40014400
 80138c4:	40014800 	.word	0x40014800

080138c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80138c8:	b480      	push	{r7}
 80138ca:	b087      	sub	sp, #28
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	60f8      	str	r0, [r7, #12]
 80138d0:	60b9      	str	r1, [r7, #8]
 80138d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80138d4:	68bb      	ldr	r3, [r7, #8]
 80138d6:	f003 031f 	and.w	r3, r3, #31
 80138da:	2201      	movs	r2, #1
 80138dc:	fa02 f303 	lsl.w	r3, r2, r3
 80138e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	6a1a      	ldr	r2, [r3, #32]
 80138e6:	697b      	ldr	r3, [r7, #20]
 80138e8:	43db      	mvns	r3, r3
 80138ea:	401a      	ands	r2, r3
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	6a1a      	ldr	r2, [r3, #32]
 80138f4:	68bb      	ldr	r3, [r7, #8]
 80138f6:	f003 031f 	and.w	r3, r3, #31
 80138fa:	6879      	ldr	r1, [r7, #4]
 80138fc:	fa01 f303 	lsl.w	r3, r1, r3
 8013900:	431a      	orrs	r2, r3
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	621a      	str	r2, [r3, #32]
}
 8013906:	bf00      	nop
 8013908:	371c      	adds	r7, #28
 801390a:	46bd      	mov	sp, r7
 801390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013910:	4770      	bx	lr
	...

08013914 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013914:	b480      	push	{r7}
 8013916:	b085      	sub	sp, #20
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
 801391c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013924:	2b01      	cmp	r3, #1
 8013926:	d101      	bne.n	801392c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013928:	2302      	movs	r3, #2
 801392a:	e068      	b.n	80139fe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	2201      	movs	r2, #1
 8013930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	2202      	movs	r2, #2
 8013938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	685b      	ldr	r3, [r3, #4]
 8013942:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	689b      	ldr	r3, [r3, #8]
 801394a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	4a2e      	ldr	r2, [pc, #184]	; (8013a0c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8013952:	4293      	cmp	r3, r2
 8013954:	d004      	beq.n	8013960 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	4a2d      	ldr	r2, [pc, #180]	; (8013a10 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 801395c:	4293      	cmp	r3, r2
 801395e:	d108      	bne.n	8013972 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8013966:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8013968:	683b      	ldr	r3, [r7, #0]
 801396a:	685b      	ldr	r3, [r3, #4]
 801396c:	68fa      	ldr	r2, [r7, #12]
 801396e:	4313      	orrs	r3, r2
 8013970:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013978:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	68fa      	ldr	r2, [r7, #12]
 8013980:	4313      	orrs	r3, r2
 8013982:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	68fa      	ldr	r2, [r7, #12]
 801398a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	4a1e      	ldr	r2, [pc, #120]	; (8013a0c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8013992:	4293      	cmp	r3, r2
 8013994:	d01d      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801399e:	d018      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	4a1b      	ldr	r2, [pc, #108]	; (8013a14 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80139a6:	4293      	cmp	r3, r2
 80139a8:	d013      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	4a1a      	ldr	r2, [pc, #104]	; (8013a18 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80139b0:	4293      	cmp	r3, r2
 80139b2:	d00e      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	4a18      	ldr	r2, [pc, #96]	; (8013a1c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80139ba:	4293      	cmp	r3, r2
 80139bc:	d009      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	4a13      	ldr	r2, [pc, #76]	; (8013a10 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80139c4:	4293      	cmp	r3, r2
 80139c6:	d004      	beq.n	80139d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	4a14      	ldr	r2, [pc, #80]	; (8013a20 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80139ce:	4293      	cmp	r3, r2
 80139d0:	d10c      	bne.n	80139ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80139d2:	68bb      	ldr	r3, [r7, #8]
 80139d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80139d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80139da:	683b      	ldr	r3, [r7, #0]
 80139dc:	689b      	ldr	r3, [r3, #8]
 80139de:	68ba      	ldr	r2, [r7, #8]
 80139e0:	4313      	orrs	r3, r2
 80139e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	68ba      	ldr	r2, [r7, #8]
 80139ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	2201      	movs	r2, #1
 80139f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	2200      	movs	r2, #0
 80139f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80139fc:	2300      	movs	r3, #0
}
 80139fe:	4618      	mov	r0, r3
 8013a00:	3714      	adds	r7, #20
 8013a02:	46bd      	mov	sp, r7
 8013a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a08:	4770      	bx	lr
 8013a0a:	bf00      	nop
 8013a0c:	40012c00 	.word	0x40012c00
 8013a10:	40013400 	.word	0x40013400
 8013a14:	40000400 	.word	0x40000400
 8013a18:	40000800 	.word	0x40000800
 8013a1c:	40000c00 	.word	0x40000c00
 8013a20:	40014000 	.word	0x40014000

08013a24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b082      	sub	sp, #8
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d101      	bne.n	8013a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013a32:	2301      	movs	r3, #1
 8013a34:	e040      	b.n	8013ab8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d106      	bne.n	8013a4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	2200      	movs	r2, #0
 8013a42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013a46:	6878      	ldr	r0, [r7, #4]
 8013a48:	f7ee fee6 	bl	8002818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	2224      	movs	r2, #36	; 0x24
 8013a50:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	681a      	ldr	r2, [r3, #0]
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	f022 0201 	bic.w	r2, r2, #1
 8013a60:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013a62:	6878      	ldr	r0, [r7, #4]
 8013a64:	f000 f82c 	bl	8013ac0 <UART_SetConfig>
 8013a68:	4603      	mov	r3, r0
 8013a6a:	2b01      	cmp	r3, #1
 8013a6c:	d101      	bne.n	8013a72 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8013a6e:	2301      	movs	r3, #1
 8013a70:	e022      	b.n	8013ab8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d002      	beq.n	8013a80 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8013a7a:	6878      	ldr	r0, [r7, #4]
 8013a7c:	f000 fad8 	bl	8014030 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	685a      	ldr	r2, [r3, #4]
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8013a8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	689a      	ldr	r2, [r3, #8]
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8013a9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	681a      	ldr	r2, [r3, #0]
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	f042 0201 	orr.w	r2, r2, #1
 8013aae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013ab0:	6878      	ldr	r0, [r7, #4]
 8013ab2:	f000 fb5f 	bl	8014174 <UART_CheckIdleState>
 8013ab6:	4603      	mov	r3, r0
}
 8013ab8:	4618      	mov	r0, r3
 8013aba:	3708      	adds	r7, #8
 8013abc:	46bd      	mov	sp, r7
 8013abe:	bd80      	pop	{r7, pc}

08013ac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013ac4:	b08a      	sub	sp, #40	; 0x28
 8013ac6:	af00      	add	r7, sp, #0
 8013ac8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013aca:	2300      	movs	r3, #0
 8013acc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	689a      	ldr	r2, [r3, #8]
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	691b      	ldr	r3, [r3, #16]
 8013ad8:	431a      	orrs	r2, r3
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	695b      	ldr	r3, [r3, #20]
 8013ade:	431a      	orrs	r2, r3
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	69db      	ldr	r3, [r3, #28]
 8013ae4:	4313      	orrs	r3, r2
 8013ae6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	681a      	ldr	r2, [r3, #0]
 8013aee:	4ba4      	ldr	r3, [pc, #656]	; (8013d80 <UART_SetConfig+0x2c0>)
 8013af0:	4013      	ands	r3, r2
 8013af2:	68fa      	ldr	r2, [r7, #12]
 8013af4:	6812      	ldr	r2, [r2, #0]
 8013af6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013af8:	430b      	orrs	r3, r1
 8013afa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	685b      	ldr	r3, [r3, #4]
 8013b02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	68da      	ldr	r2, [r3, #12]
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	430a      	orrs	r2, r1
 8013b10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	699b      	ldr	r3, [r3, #24]
 8013b16:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013b18:	68fb      	ldr	r3, [r7, #12]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	4a99      	ldr	r2, [pc, #612]	; (8013d84 <UART_SetConfig+0x2c4>)
 8013b1e:	4293      	cmp	r3, r2
 8013b20:	d004      	beq.n	8013b2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	6a1b      	ldr	r3, [r3, #32]
 8013b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013b28:	4313      	orrs	r3, r2
 8013b2a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	689b      	ldr	r3, [r3, #8]
 8013b32:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013b3c:	430a      	orrs	r2, r1
 8013b3e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	4a90      	ldr	r2, [pc, #576]	; (8013d88 <UART_SetConfig+0x2c8>)
 8013b46:	4293      	cmp	r3, r2
 8013b48:	d126      	bne.n	8013b98 <UART_SetConfig+0xd8>
 8013b4a:	4b90      	ldr	r3, [pc, #576]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013b50:	f003 0303 	and.w	r3, r3, #3
 8013b54:	2b03      	cmp	r3, #3
 8013b56:	d81b      	bhi.n	8013b90 <UART_SetConfig+0xd0>
 8013b58:	a201      	add	r2, pc, #4	; (adr r2, 8013b60 <UART_SetConfig+0xa0>)
 8013b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b5e:	bf00      	nop
 8013b60:	08013b71 	.word	0x08013b71
 8013b64:	08013b81 	.word	0x08013b81
 8013b68:	08013b79 	.word	0x08013b79
 8013b6c:	08013b89 	.word	0x08013b89
 8013b70:	2301      	movs	r3, #1
 8013b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013b76:	e116      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013b78:	2302      	movs	r3, #2
 8013b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013b7e:	e112      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013b80:	2304      	movs	r3, #4
 8013b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013b86:	e10e      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013b88:	2308      	movs	r3, #8
 8013b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013b8e:	e10a      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013b90:	2310      	movs	r3, #16
 8013b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013b96:	e106      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	4a7c      	ldr	r2, [pc, #496]	; (8013d90 <UART_SetConfig+0x2d0>)
 8013b9e:	4293      	cmp	r3, r2
 8013ba0:	d138      	bne.n	8013c14 <UART_SetConfig+0x154>
 8013ba2:	4b7a      	ldr	r3, [pc, #488]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013ba8:	f003 030c 	and.w	r3, r3, #12
 8013bac:	2b0c      	cmp	r3, #12
 8013bae:	d82d      	bhi.n	8013c0c <UART_SetConfig+0x14c>
 8013bb0:	a201      	add	r2, pc, #4	; (adr r2, 8013bb8 <UART_SetConfig+0xf8>)
 8013bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bb6:	bf00      	nop
 8013bb8:	08013bed 	.word	0x08013bed
 8013bbc:	08013c0d 	.word	0x08013c0d
 8013bc0:	08013c0d 	.word	0x08013c0d
 8013bc4:	08013c0d 	.word	0x08013c0d
 8013bc8:	08013bfd 	.word	0x08013bfd
 8013bcc:	08013c0d 	.word	0x08013c0d
 8013bd0:	08013c0d 	.word	0x08013c0d
 8013bd4:	08013c0d 	.word	0x08013c0d
 8013bd8:	08013bf5 	.word	0x08013bf5
 8013bdc:	08013c0d 	.word	0x08013c0d
 8013be0:	08013c0d 	.word	0x08013c0d
 8013be4:	08013c0d 	.word	0x08013c0d
 8013be8:	08013c05 	.word	0x08013c05
 8013bec:	2300      	movs	r3, #0
 8013bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013bf2:	e0d8      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013bf4:	2302      	movs	r3, #2
 8013bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013bfa:	e0d4      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013bfc:	2304      	movs	r3, #4
 8013bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c02:	e0d0      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c04:	2308      	movs	r3, #8
 8013c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c0a:	e0cc      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c0c:	2310      	movs	r3, #16
 8013c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c12:	e0c8      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	681b      	ldr	r3, [r3, #0]
 8013c18:	4a5e      	ldr	r2, [pc, #376]	; (8013d94 <UART_SetConfig+0x2d4>)
 8013c1a:	4293      	cmp	r3, r2
 8013c1c:	d125      	bne.n	8013c6a <UART_SetConfig+0x1aa>
 8013c1e:	4b5b      	ldr	r3, [pc, #364]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013c24:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8013c28:	2b30      	cmp	r3, #48	; 0x30
 8013c2a:	d016      	beq.n	8013c5a <UART_SetConfig+0x19a>
 8013c2c:	2b30      	cmp	r3, #48	; 0x30
 8013c2e:	d818      	bhi.n	8013c62 <UART_SetConfig+0x1a2>
 8013c30:	2b20      	cmp	r3, #32
 8013c32:	d00a      	beq.n	8013c4a <UART_SetConfig+0x18a>
 8013c34:	2b20      	cmp	r3, #32
 8013c36:	d814      	bhi.n	8013c62 <UART_SetConfig+0x1a2>
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d002      	beq.n	8013c42 <UART_SetConfig+0x182>
 8013c3c:	2b10      	cmp	r3, #16
 8013c3e:	d008      	beq.n	8013c52 <UART_SetConfig+0x192>
 8013c40:	e00f      	b.n	8013c62 <UART_SetConfig+0x1a2>
 8013c42:	2300      	movs	r3, #0
 8013c44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c48:	e0ad      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c4a:	2302      	movs	r3, #2
 8013c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c50:	e0a9      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c52:	2304      	movs	r3, #4
 8013c54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c58:	e0a5      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c5a:	2308      	movs	r3, #8
 8013c5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c60:	e0a1      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c62:	2310      	movs	r3, #16
 8013c64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c68:	e09d      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	4a4a      	ldr	r2, [pc, #296]	; (8013d98 <UART_SetConfig+0x2d8>)
 8013c70:	4293      	cmp	r3, r2
 8013c72:	d125      	bne.n	8013cc0 <UART_SetConfig+0x200>
 8013c74:	4b45      	ldr	r3, [pc, #276]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013c7a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8013c7e:	2bc0      	cmp	r3, #192	; 0xc0
 8013c80:	d016      	beq.n	8013cb0 <UART_SetConfig+0x1f0>
 8013c82:	2bc0      	cmp	r3, #192	; 0xc0
 8013c84:	d818      	bhi.n	8013cb8 <UART_SetConfig+0x1f8>
 8013c86:	2b80      	cmp	r3, #128	; 0x80
 8013c88:	d00a      	beq.n	8013ca0 <UART_SetConfig+0x1e0>
 8013c8a:	2b80      	cmp	r3, #128	; 0x80
 8013c8c:	d814      	bhi.n	8013cb8 <UART_SetConfig+0x1f8>
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d002      	beq.n	8013c98 <UART_SetConfig+0x1d8>
 8013c92:	2b40      	cmp	r3, #64	; 0x40
 8013c94:	d008      	beq.n	8013ca8 <UART_SetConfig+0x1e8>
 8013c96:	e00f      	b.n	8013cb8 <UART_SetConfig+0x1f8>
 8013c98:	2300      	movs	r3, #0
 8013c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013c9e:	e082      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013ca0:	2302      	movs	r3, #2
 8013ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013ca6:	e07e      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013ca8:	2304      	movs	r3, #4
 8013caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013cae:	e07a      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013cb0:	2308      	movs	r3, #8
 8013cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013cb6:	e076      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013cb8:	2310      	movs	r3, #16
 8013cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013cbe:	e072      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	4a35      	ldr	r2, [pc, #212]	; (8013d9c <UART_SetConfig+0x2dc>)
 8013cc6:	4293      	cmp	r3, r2
 8013cc8:	d12a      	bne.n	8013d20 <UART_SetConfig+0x260>
 8013cca:	4b30      	ldr	r3, [pc, #192]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013cd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013cd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013cd8:	d01a      	beq.n	8013d10 <UART_SetConfig+0x250>
 8013cda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013cde:	d81b      	bhi.n	8013d18 <UART_SetConfig+0x258>
 8013ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013ce4:	d00c      	beq.n	8013d00 <UART_SetConfig+0x240>
 8013ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013cea:	d815      	bhi.n	8013d18 <UART_SetConfig+0x258>
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d003      	beq.n	8013cf8 <UART_SetConfig+0x238>
 8013cf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013cf4:	d008      	beq.n	8013d08 <UART_SetConfig+0x248>
 8013cf6:	e00f      	b.n	8013d18 <UART_SetConfig+0x258>
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013cfe:	e052      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d00:	2302      	movs	r3, #2
 8013d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d06:	e04e      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d08:	2304      	movs	r3, #4
 8013d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d0e:	e04a      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d10:	2308      	movs	r3, #8
 8013d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d16:	e046      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d18:	2310      	movs	r3, #16
 8013d1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d1e:	e042      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	4a17      	ldr	r2, [pc, #92]	; (8013d84 <UART_SetConfig+0x2c4>)
 8013d26:	4293      	cmp	r3, r2
 8013d28:	d13a      	bne.n	8013da0 <UART_SetConfig+0x2e0>
 8013d2a:	4b18      	ldr	r3, [pc, #96]	; (8013d8c <UART_SetConfig+0x2cc>)
 8013d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013d30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8013d34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8013d38:	d01a      	beq.n	8013d70 <UART_SetConfig+0x2b0>
 8013d3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8013d3e:	d81b      	bhi.n	8013d78 <UART_SetConfig+0x2b8>
 8013d40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013d44:	d00c      	beq.n	8013d60 <UART_SetConfig+0x2a0>
 8013d46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013d4a:	d815      	bhi.n	8013d78 <UART_SetConfig+0x2b8>
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d003      	beq.n	8013d58 <UART_SetConfig+0x298>
 8013d50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013d54:	d008      	beq.n	8013d68 <UART_SetConfig+0x2a8>
 8013d56:	e00f      	b.n	8013d78 <UART_SetConfig+0x2b8>
 8013d58:	2300      	movs	r3, #0
 8013d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d5e:	e022      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d60:	2302      	movs	r3, #2
 8013d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d66:	e01e      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d68:	2304      	movs	r3, #4
 8013d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d6e:	e01a      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d70:	2308      	movs	r3, #8
 8013d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d76:	e016      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d78:	2310      	movs	r3, #16
 8013d7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8013d7e:	e012      	b.n	8013da6 <UART_SetConfig+0x2e6>
 8013d80:	efff69f3 	.word	0xefff69f3
 8013d84:	40008000 	.word	0x40008000
 8013d88:	40013800 	.word	0x40013800
 8013d8c:	40021000 	.word	0x40021000
 8013d90:	40004400 	.word	0x40004400
 8013d94:	40004800 	.word	0x40004800
 8013d98:	40004c00 	.word	0x40004c00
 8013d9c:	40005000 	.word	0x40005000
 8013da0:	2310      	movs	r3, #16
 8013da2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013da6:	68fb      	ldr	r3, [r7, #12]
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	4a9f      	ldr	r2, [pc, #636]	; (8014028 <UART_SetConfig+0x568>)
 8013dac:	4293      	cmp	r3, r2
 8013dae:	d17a      	bne.n	8013ea6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013db0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013db4:	2b08      	cmp	r3, #8
 8013db6:	d824      	bhi.n	8013e02 <UART_SetConfig+0x342>
 8013db8:	a201      	add	r2, pc, #4	; (adr r2, 8013dc0 <UART_SetConfig+0x300>)
 8013dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dbe:	bf00      	nop
 8013dc0:	08013de5 	.word	0x08013de5
 8013dc4:	08013e03 	.word	0x08013e03
 8013dc8:	08013ded 	.word	0x08013ded
 8013dcc:	08013e03 	.word	0x08013e03
 8013dd0:	08013df3 	.word	0x08013df3
 8013dd4:	08013e03 	.word	0x08013e03
 8013dd8:	08013e03 	.word	0x08013e03
 8013ddc:	08013e03 	.word	0x08013e03
 8013de0:	08013dfb 	.word	0x08013dfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013de4:	f7fc f988 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8013de8:	61f8      	str	r0, [r7, #28]
        break;
 8013dea:	e010      	b.n	8013e0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8013dec:	4b8f      	ldr	r3, [pc, #572]	; (801402c <UART_SetConfig+0x56c>)
 8013dee:	61fb      	str	r3, [r7, #28]
        break;
 8013df0:	e00d      	b.n	8013e0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8013df2:	f7fc f8e9 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8013df6:	61f8      	str	r0, [r7, #28]
        break;
 8013df8:	e009      	b.n	8013e0e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013dfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013dfe:	61fb      	str	r3, [r7, #28]
        break;
 8013e00:	e005      	b.n	8013e0e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8013e02:	2300      	movs	r3, #0
 8013e04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8013e06:	2301      	movs	r3, #1
 8013e08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8013e0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013e0e:	69fb      	ldr	r3, [r7, #28]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	f000 80fb 	beq.w	801400c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	685a      	ldr	r2, [r3, #4]
 8013e1a:	4613      	mov	r3, r2
 8013e1c:	005b      	lsls	r3, r3, #1
 8013e1e:	4413      	add	r3, r2
 8013e20:	69fa      	ldr	r2, [r7, #28]
 8013e22:	429a      	cmp	r2, r3
 8013e24:	d305      	bcc.n	8013e32 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	685b      	ldr	r3, [r3, #4]
 8013e2a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8013e2c:	69fa      	ldr	r2, [r7, #28]
 8013e2e:	429a      	cmp	r2, r3
 8013e30:	d903      	bls.n	8013e3a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8013e32:	2301      	movs	r3, #1
 8013e34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8013e38:	e0e8      	b.n	801400c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8013e3a:	69fb      	ldr	r3, [r7, #28]
 8013e3c:	2200      	movs	r2, #0
 8013e3e:	461c      	mov	r4, r3
 8013e40:	4615      	mov	r5, r2
 8013e42:	f04f 0200 	mov.w	r2, #0
 8013e46:	f04f 0300 	mov.w	r3, #0
 8013e4a:	022b      	lsls	r3, r5, #8
 8013e4c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8013e50:	0222      	lsls	r2, r4, #8
 8013e52:	68f9      	ldr	r1, [r7, #12]
 8013e54:	6849      	ldr	r1, [r1, #4]
 8013e56:	0849      	lsrs	r1, r1, #1
 8013e58:	2000      	movs	r0, #0
 8013e5a:	4688      	mov	r8, r1
 8013e5c:	4681      	mov	r9, r0
 8013e5e:	eb12 0a08 	adds.w	sl, r2, r8
 8013e62:	eb43 0b09 	adc.w	fp, r3, r9
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	685b      	ldr	r3, [r3, #4]
 8013e6a:	2200      	movs	r2, #0
 8013e6c:	603b      	str	r3, [r7, #0]
 8013e6e:	607a      	str	r2, [r7, #4]
 8013e70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013e74:	4650      	mov	r0, sl
 8013e76:	4659      	mov	r1, fp
 8013e78:	f7ec fa0a 	bl	8000290 <__aeabi_uldivmod>
 8013e7c:	4602      	mov	r2, r0
 8013e7e:	460b      	mov	r3, r1
 8013e80:	4613      	mov	r3, r2
 8013e82:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013e84:	69bb      	ldr	r3, [r7, #24]
 8013e86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013e8a:	d308      	bcc.n	8013e9e <UART_SetConfig+0x3de>
 8013e8c:	69bb      	ldr	r3, [r7, #24]
 8013e8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013e92:	d204      	bcs.n	8013e9e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	69ba      	ldr	r2, [r7, #24]
 8013e9a:	60da      	str	r2, [r3, #12]
 8013e9c:	e0b6      	b.n	801400c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8013ea4:	e0b2      	b.n	801400c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	69db      	ldr	r3, [r3, #28]
 8013eaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013eae:	d15e      	bne.n	8013f6e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8013eb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013eb4:	2b08      	cmp	r3, #8
 8013eb6:	d828      	bhi.n	8013f0a <UART_SetConfig+0x44a>
 8013eb8:	a201      	add	r2, pc, #4	; (adr r2, 8013ec0 <UART_SetConfig+0x400>)
 8013eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ebe:	bf00      	nop
 8013ec0:	08013ee5 	.word	0x08013ee5
 8013ec4:	08013eed 	.word	0x08013eed
 8013ec8:	08013ef5 	.word	0x08013ef5
 8013ecc:	08013f0b 	.word	0x08013f0b
 8013ed0:	08013efb 	.word	0x08013efb
 8013ed4:	08013f0b 	.word	0x08013f0b
 8013ed8:	08013f0b 	.word	0x08013f0b
 8013edc:	08013f0b 	.word	0x08013f0b
 8013ee0:	08013f03 	.word	0x08013f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013ee4:	f7fc f908 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8013ee8:	61f8      	str	r0, [r7, #28]
        break;
 8013eea:	e014      	b.n	8013f16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013eec:	f7fc f91a 	bl	8010124 <HAL_RCC_GetPCLK2Freq>
 8013ef0:	61f8      	str	r0, [r7, #28]
        break;
 8013ef2:	e010      	b.n	8013f16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8013ef4:	4b4d      	ldr	r3, [pc, #308]	; (801402c <UART_SetConfig+0x56c>)
 8013ef6:	61fb      	str	r3, [r7, #28]
        break;
 8013ef8:	e00d      	b.n	8013f16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8013efa:	f7fc f865 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8013efe:	61f8      	str	r0, [r7, #28]
        break;
 8013f00:	e009      	b.n	8013f16 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013f06:	61fb      	str	r3, [r7, #28]
        break;
 8013f08:	e005      	b.n	8013f16 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8013f0a:	2300      	movs	r3, #0
 8013f0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8013f0e:	2301      	movs	r3, #1
 8013f10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8013f14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013f16:	69fb      	ldr	r3, [r7, #28]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d077      	beq.n	801400c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8013f1c:	69fb      	ldr	r3, [r7, #28]
 8013f1e:	005a      	lsls	r2, r3, #1
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	685b      	ldr	r3, [r3, #4]
 8013f24:	085b      	lsrs	r3, r3, #1
 8013f26:	441a      	add	r2, r3
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	685b      	ldr	r3, [r3, #4]
 8013f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013f30:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013f32:	69bb      	ldr	r3, [r7, #24]
 8013f34:	2b0f      	cmp	r3, #15
 8013f36:	d916      	bls.n	8013f66 <UART_SetConfig+0x4a6>
 8013f38:	69bb      	ldr	r3, [r7, #24]
 8013f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013f3e:	d212      	bcs.n	8013f66 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013f40:	69bb      	ldr	r3, [r7, #24]
 8013f42:	b29b      	uxth	r3, r3
 8013f44:	f023 030f 	bic.w	r3, r3, #15
 8013f48:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013f4a:	69bb      	ldr	r3, [r7, #24]
 8013f4c:	085b      	lsrs	r3, r3, #1
 8013f4e:	b29b      	uxth	r3, r3
 8013f50:	f003 0307 	and.w	r3, r3, #7
 8013f54:	b29a      	uxth	r2, r3
 8013f56:	8afb      	ldrh	r3, [r7, #22]
 8013f58:	4313      	orrs	r3, r2
 8013f5a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	8afa      	ldrh	r2, [r7, #22]
 8013f62:	60da      	str	r2, [r3, #12]
 8013f64:	e052      	b.n	801400c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8013f66:	2301      	movs	r3, #1
 8013f68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8013f6c:	e04e      	b.n	801400c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8013f6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013f72:	2b08      	cmp	r3, #8
 8013f74:	d827      	bhi.n	8013fc6 <UART_SetConfig+0x506>
 8013f76:	a201      	add	r2, pc, #4	; (adr r2, 8013f7c <UART_SetConfig+0x4bc>)
 8013f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f7c:	08013fa1 	.word	0x08013fa1
 8013f80:	08013fa9 	.word	0x08013fa9
 8013f84:	08013fb1 	.word	0x08013fb1
 8013f88:	08013fc7 	.word	0x08013fc7
 8013f8c:	08013fb7 	.word	0x08013fb7
 8013f90:	08013fc7 	.word	0x08013fc7
 8013f94:	08013fc7 	.word	0x08013fc7
 8013f98:	08013fc7 	.word	0x08013fc7
 8013f9c:	08013fbf 	.word	0x08013fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013fa0:	f7fc f8aa 	bl	80100f8 <HAL_RCC_GetPCLK1Freq>
 8013fa4:	61f8      	str	r0, [r7, #28]
        break;
 8013fa6:	e014      	b.n	8013fd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013fa8:	f7fc f8bc 	bl	8010124 <HAL_RCC_GetPCLK2Freq>
 8013fac:	61f8      	str	r0, [r7, #28]
        break;
 8013fae:	e010      	b.n	8013fd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8013fb0:	4b1e      	ldr	r3, [pc, #120]	; (801402c <UART_SetConfig+0x56c>)
 8013fb2:	61fb      	str	r3, [r7, #28]
        break;
 8013fb4:	e00d      	b.n	8013fd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8013fb6:	f7fc f807 	bl	800ffc8 <HAL_RCC_GetSysClockFreq>
 8013fba:	61f8      	str	r0, [r7, #28]
        break;
 8013fbc:	e009      	b.n	8013fd2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013fbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013fc2:	61fb      	str	r3, [r7, #28]
        break;
 8013fc4:	e005      	b.n	8013fd2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8013fca:	2301      	movs	r3, #1
 8013fcc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8013fd0:	bf00      	nop
    }

    if (pclk != 0U)
 8013fd2:	69fb      	ldr	r3, [r7, #28]
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	d019      	beq.n	801400c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	685b      	ldr	r3, [r3, #4]
 8013fdc:	085a      	lsrs	r2, r3, #1
 8013fde:	69fb      	ldr	r3, [r7, #28]
 8013fe0:	441a      	add	r2, r3
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	685b      	ldr	r3, [r3, #4]
 8013fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8013fea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013fec:	69bb      	ldr	r3, [r7, #24]
 8013fee:	2b0f      	cmp	r3, #15
 8013ff0:	d909      	bls.n	8014006 <UART_SetConfig+0x546>
 8013ff2:	69bb      	ldr	r3, [r7, #24]
 8013ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013ff8:	d205      	bcs.n	8014006 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8013ffa:	69bb      	ldr	r3, [r7, #24]
 8013ffc:	b29a      	uxth	r2, r3
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	60da      	str	r2, [r3, #12]
 8014004:	e002      	b.n	801400c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8014006:	2301      	movs	r3, #1
 8014008:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	2200      	movs	r2, #0
 8014010:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	2200      	movs	r2, #0
 8014016:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8014018:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 801401c:	4618      	mov	r0, r3
 801401e:	3728      	adds	r7, #40	; 0x28
 8014020:	46bd      	mov	sp, r7
 8014022:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014026:	bf00      	nop
 8014028:	40008000 	.word	0x40008000
 801402c:	00f42400 	.word	0x00f42400

08014030 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014030:	b480      	push	{r7}
 8014032:	b083      	sub	sp, #12
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801403c:	f003 0301 	and.w	r3, r3, #1
 8014040:	2b00      	cmp	r3, #0
 8014042:	d00a      	beq.n	801405a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	681b      	ldr	r3, [r3, #0]
 8014048:	685b      	ldr	r3, [r3, #4]
 801404a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	681b      	ldr	r3, [r3, #0]
 8014056:	430a      	orrs	r2, r1
 8014058:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801405e:	f003 0302 	and.w	r3, r3, #2
 8014062:	2b00      	cmp	r3, #0
 8014064:	d00a      	beq.n	801407c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	685b      	ldr	r3, [r3, #4]
 801406c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	430a      	orrs	r2, r1
 801407a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014080:	f003 0304 	and.w	r3, r3, #4
 8014084:	2b00      	cmp	r3, #0
 8014086:	d00a      	beq.n	801409e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	685b      	ldr	r3, [r3, #4]
 801408e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	430a      	orrs	r2, r1
 801409c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140a2:	f003 0308 	and.w	r3, r3, #8
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d00a      	beq.n	80140c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	685b      	ldr	r3, [r3, #4]
 80140b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	430a      	orrs	r2, r1
 80140be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140c4:	f003 0310 	and.w	r3, r3, #16
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d00a      	beq.n	80140e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	689b      	ldr	r3, [r3, #8]
 80140d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	430a      	orrs	r2, r1
 80140e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140e6:	f003 0320 	and.w	r3, r3, #32
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d00a      	beq.n	8014104 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	681b      	ldr	r3, [r3, #0]
 80140f2:	689b      	ldr	r3, [r3, #8]
 80140f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	430a      	orrs	r2, r1
 8014102:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801410c:	2b00      	cmp	r3, #0
 801410e:	d01a      	beq.n	8014146 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	685b      	ldr	r3, [r3, #4]
 8014116:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	430a      	orrs	r2, r1
 8014124:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801412a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801412e:	d10a      	bne.n	8014146 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	681b      	ldr	r3, [r3, #0]
 8014134:	685b      	ldr	r3, [r3, #4]
 8014136:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	430a      	orrs	r2, r1
 8014144:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801414a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801414e:	2b00      	cmp	r3, #0
 8014150:	d00a      	beq.n	8014168 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	681b      	ldr	r3, [r3, #0]
 8014156:	685b      	ldr	r3, [r3, #4]
 8014158:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	430a      	orrs	r2, r1
 8014166:	605a      	str	r2, [r3, #4]
  }
}
 8014168:	bf00      	nop
 801416a:	370c      	adds	r7, #12
 801416c:	46bd      	mov	sp, r7
 801416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014172:	4770      	bx	lr

08014174 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b086      	sub	sp, #24
 8014178:	af02      	add	r7, sp, #8
 801417a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2200      	movs	r2, #0
 8014180:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014184:	f7f6 ff1c 	bl	800afc0 <HAL_GetTick>
 8014188:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	f003 0308 	and.w	r3, r3, #8
 8014194:	2b08      	cmp	r3, #8
 8014196:	d10e      	bne.n	80141b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014198:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801419c:	9300      	str	r3, [sp, #0]
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	2200      	movs	r2, #0
 80141a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80141a6:	6878      	ldr	r0, [r7, #4]
 80141a8:	f000 f82d 	bl	8014206 <UART_WaitOnFlagUntilTimeout>
 80141ac:	4603      	mov	r3, r0
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d001      	beq.n	80141b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80141b2:	2303      	movs	r3, #3
 80141b4:	e023      	b.n	80141fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	f003 0304 	and.w	r3, r3, #4
 80141c0:	2b04      	cmp	r3, #4
 80141c2:	d10e      	bne.n	80141e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80141c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80141c8:	9300      	str	r3, [sp, #0]
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	2200      	movs	r2, #0
 80141ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80141d2:	6878      	ldr	r0, [r7, #4]
 80141d4:	f000 f817 	bl	8014206 <UART_WaitOnFlagUntilTimeout>
 80141d8:	4603      	mov	r3, r0
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d001      	beq.n	80141e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80141de:	2303      	movs	r3, #3
 80141e0:	e00d      	b.n	80141fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	2220      	movs	r2, #32
 80141e6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	2220      	movs	r2, #32
 80141ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	2200      	movs	r2, #0
 80141f2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	2200      	movs	r2, #0
 80141f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80141fc:	2300      	movs	r3, #0
}
 80141fe:	4618      	mov	r0, r3
 8014200:	3710      	adds	r7, #16
 8014202:	46bd      	mov	sp, r7
 8014204:	bd80      	pop	{r7, pc}

08014206 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014206:	b580      	push	{r7, lr}
 8014208:	b09c      	sub	sp, #112	; 0x70
 801420a:	af00      	add	r7, sp, #0
 801420c:	60f8      	str	r0, [r7, #12]
 801420e:	60b9      	str	r1, [r7, #8]
 8014210:	603b      	str	r3, [r7, #0]
 8014212:	4613      	mov	r3, r2
 8014214:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014216:	e0a5      	b.n	8014364 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014218:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801421a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801421e:	f000 80a1 	beq.w	8014364 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014222:	f7f6 fecd 	bl	800afc0 <HAL_GetTick>
 8014226:	4602      	mov	r2, r0
 8014228:	683b      	ldr	r3, [r7, #0]
 801422a:	1ad3      	subs	r3, r2, r3
 801422c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801422e:	429a      	cmp	r2, r3
 8014230:	d302      	bcc.n	8014238 <UART_WaitOnFlagUntilTimeout+0x32>
 8014232:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014234:	2b00      	cmp	r3, #0
 8014236:	d13e      	bne.n	80142b6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801423e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014240:	e853 3f00 	ldrex	r3, [r3]
 8014244:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014248:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801424c:	667b      	str	r3, [r7, #100]	; 0x64
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	461a      	mov	r2, r3
 8014254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014256:	65fb      	str	r3, [r7, #92]	; 0x5c
 8014258:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801425a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801425c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801425e:	e841 2300 	strex	r3, r2, [r1]
 8014262:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8014264:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014266:	2b00      	cmp	r3, #0
 8014268:	d1e6      	bne.n	8014238 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	3308      	adds	r3, #8
 8014270:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014274:	e853 3f00 	ldrex	r3, [r3]
 8014278:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801427a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801427c:	f023 0301 	bic.w	r3, r3, #1
 8014280:	663b      	str	r3, [r7, #96]	; 0x60
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	3308      	adds	r3, #8
 8014288:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801428a:	64ba      	str	r2, [r7, #72]	; 0x48
 801428c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801428e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014290:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014292:	e841 2300 	strex	r3, r2, [r1]
 8014296:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8014298:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801429a:	2b00      	cmp	r3, #0
 801429c:	d1e5      	bne.n	801426a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	2220      	movs	r2, #32
 80142a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	2220      	movs	r2, #32
 80142a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	2200      	movs	r2, #0
 80142ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80142b2:	2303      	movs	r3, #3
 80142b4:	e067      	b.n	8014386 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80142b6:	68fb      	ldr	r3, [r7, #12]
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	f003 0304 	and.w	r3, r3, #4
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d04f      	beq.n	8014364 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	69db      	ldr	r3, [r3, #28]
 80142ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80142ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80142d2:	d147      	bne.n	8014364 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80142dc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142e6:	e853 3f00 	ldrex	r3, [r3]
 80142ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80142ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80142f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	681b      	ldr	r3, [r3, #0]
 80142f8:	461a      	mov	r2, r3
 80142fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80142fc:	637b      	str	r3, [r7, #52]	; 0x34
 80142fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014300:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014302:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014304:	e841 2300 	strex	r3, r2, [r1]
 8014308:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801430a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801430c:	2b00      	cmp	r3, #0
 801430e:	d1e6      	bne.n	80142de <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	3308      	adds	r3, #8
 8014316:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014318:	697b      	ldr	r3, [r7, #20]
 801431a:	e853 3f00 	ldrex	r3, [r3]
 801431e:	613b      	str	r3, [r7, #16]
   return(result);
 8014320:	693b      	ldr	r3, [r7, #16]
 8014322:	f023 0301 	bic.w	r3, r3, #1
 8014326:	66bb      	str	r3, [r7, #104]	; 0x68
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	681b      	ldr	r3, [r3, #0]
 801432c:	3308      	adds	r3, #8
 801432e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8014330:	623a      	str	r2, [r7, #32]
 8014332:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014334:	69f9      	ldr	r1, [r7, #28]
 8014336:	6a3a      	ldr	r2, [r7, #32]
 8014338:	e841 2300 	strex	r3, r2, [r1]
 801433c:	61bb      	str	r3, [r7, #24]
   return(result);
 801433e:	69bb      	ldr	r3, [r7, #24]
 8014340:	2b00      	cmp	r3, #0
 8014342:	d1e5      	bne.n	8014310 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	2220      	movs	r2, #32
 8014348:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	2220      	movs	r2, #32
 801434e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014350:	68fb      	ldr	r3, [r7, #12]
 8014352:	2220      	movs	r2, #32
 8014354:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	2200      	movs	r2, #0
 801435c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8014360:	2303      	movs	r3, #3
 8014362:	e010      	b.n	8014386 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	69da      	ldr	r2, [r3, #28]
 801436a:	68bb      	ldr	r3, [r7, #8]
 801436c:	4013      	ands	r3, r2
 801436e:	68ba      	ldr	r2, [r7, #8]
 8014370:	429a      	cmp	r2, r3
 8014372:	bf0c      	ite	eq
 8014374:	2301      	moveq	r3, #1
 8014376:	2300      	movne	r3, #0
 8014378:	b2db      	uxtb	r3, r3
 801437a:	461a      	mov	r2, r3
 801437c:	79fb      	ldrb	r3, [r7, #7]
 801437e:	429a      	cmp	r2, r3
 8014380:	f43f af4a 	beq.w	8014218 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014384:	2300      	movs	r3, #0
}
 8014386:	4618      	mov	r0, r3
 8014388:	3770      	adds	r7, #112	; 0x70
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}
	...

08014390 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8014390:	b480      	push	{r7}
 8014392:	b087      	sub	sp, #28
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
 8014398:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 801439a:	683b      	ldr	r3, [r7, #0]
 801439c:	681a      	ldr	r2, [r3, #0]
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80143a4:	683a      	ldr	r2, [r7, #0]
 80143a6:	6812      	ldr	r2, [r2, #0]
 80143a8:	f023 0101 	bic.w	r1, r3, #1
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80143b2:	683b      	ldr	r3, [r7, #0]
 80143b4:	689b      	ldr	r3, [r3, #8]
 80143b6:	2b08      	cmp	r3, #8
 80143b8:	d102      	bne.n	80143c0 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80143ba:	2340      	movs	r3, #64	; 0x40
 80143bc:	617b      	str	r3, [r7, #20]
 80143be:	e001      	b.n	80143c4 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80143c0:	2300      	movs	r3, #0
 80143c2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80143c4:	683b      	ldr	r3, [r7, #0]
 80143c6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80143c8:	697b      	ldr	r3, [r7, #20]
 80143ca:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80143cc:	683b      	ldr	r3, [r7, #0]
 80143ce:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80143d0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80143d2:	683b      	ldr	r3, [r7, #0]
 80143d4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80143d6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80143d8:	683b      	ldr	r3, [r7, #0]
 80143da:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80143dc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80143de:	683b      	ldr	r3, [r7, #0]
 80143e0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80143e2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80143e4:	683b      	ldr	r3, [r7, #0]
 80143e6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80143e8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80143ea:	683b      	ldr	r3, [r7, #0]
 80143ec:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80143ee:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80143f0:	683b      	ldr	r3, [r7, #0]
 80143f2:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80143f4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80143f6:	683b      	ldr	r3, [r7, #0]
 80143f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 80143fa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80143fc:	683b      	ldr	r3, [r7, #0]
 80143fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8014400:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8014402:	683b      	ldr	r3, [r7, #0]
 8014404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8014406:	4313      	orrs	r3, r2
 8014408:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 801440a:	683b      	ldr	r3, [r7, #0]
 801440c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801440e:	693a      	ldr	r2, [r7, #16]
 8014410:	4313      	orrs	r3, r2
 8014412:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8014414:	683b      	ldr	r3, [r7, #0]
 8014416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014418:	693a      	ldr	r2, [r7, #16]
 801441a:	4313      	orrs	r3, r2
 801441c:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014422:	693a      	ldr	r2, [r7, #16]
 8014424:	4313      	orrs	r3, r2
 8014426:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8014428:	4b20      	ldr	r3, [pc, #128]	; (80144ac <FMC_NORSRAM_Init+0x11c>)
 801442a:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014432:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801443a:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8014442:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8014444:	683b      	ldr	r3, [r7, #0]
 8014446:	681a      	ldr	r2, [r3, #0]
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	43db      	mvns	r3, r3
 8014452:	ea02 0103 	and.w	r1, r2, r3
 8014456:	683b      	ldr	r3, [r7, #0]
 8014458:	681a      	ldr	r2, [r3, #0]
 801445a:	693b      	ldr	r3, [r7, #16]
 801445c:	4319      	orrs	r1, r3
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8014464:	683b      	ldr	r3, [r7, #0]
 8014466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014468:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801446c:	d10c      	bne.n	8014488 <FMC_NORSRAM_Init+0xf8>
 801446e:	683b      	ldr	r3, [r7, #0]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	2b00      	cmp	r3, #0
 8014474:	d008      	beq.n	8014488 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801447e:	683b      	ldr	r3, [r7, #0]
 8014480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014482:	431a      	orrs	r2, r3
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8014488:	683b      	ldr	r3, [r7, #0]
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d006      	beq.n	801449e <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	681a      	ldr	r2, [r3, #0]
 8014494:	683b      	ldr	r3, [r7, #0]
 8014496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014498:	431a      	orrs	r2, r3
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 801449e:	2300      	movs	r3, #0
}
 80144a0:	4618      	mov	r0, r3
 80144a2:	371c      	adds	r7, #28
 80144a4:	46bd      	mov	sp, r7
 80144a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144aa:	4770      	bx	lr
 80144ac:	0008fb7f 	.word	0x0008fb7f

080144b0 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80144b0:	b480      	push	{r7}
 80144b2:	b087      	sub	sp, #28
 80144b4:	af00      	add	r7, sp, #0
 80144b6:	60f8      	str	r0, [r7, #12]
 80144b8:	60b9      	str	r1, [r7, #8]
 80144ba:	607a      	str	r2, [r7, #4]
                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#else /* FMC_BTRx_DATAHLD */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	1c5a      	adds	r2, r3, #1
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80144c6:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80144ca:	68bb      	ldr	r3, [r7, #8]
 80144cc:	681a      	ldr	r2, [r3, #0]
 80144ce:	68bb      	ldr	r3, [r7, #8]
 80144d0:	685b      	ldr	r3, [r3, #4]
 80144d2:	011b      	lsls	r3, r3, #4
 80144d4:	431a      	orrs	r2, r3
 80144d6:	68bb      	ldr	r3, [r7, #8]
 80144d8:	689b      	ldr	r3, [r3, #8]
 80144da:	021b      	lsls	r3, r3, #8
 80144dc:	431a      	orrs	r2, r3
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	691b      	ldr	r3, [r3, #16]
 80144e2:	041b      	lsls	r3, r3, #16
 80144e4:	431a      	orrs	r2, r3
 80144e6:	68bb      	ldr	r3, [r7, #8]
 80144e8:	695b      	ldr	r3, [r3, #20]
 80144ea:	3b01      	subs	r3, #1
 80144ec:	051b      	lsls	r3, r3, #20
 80144ee:	431a      	orrs	r2, r3
 80144f0:	68bb      	ldr	r3, [r7, #8]
 80144f2:	699b      	ldr	r3, [r3, #24]
 80144f4:	3b02      	subs	r3, #2
 80144f6:	061b      	lsls	r3, r3, #24
 80144f8:	431a      	orrs	r2, r3
 80144fa:	68bb      	ldr	r3, [r7, #8]
 80144fc:	69db      	ldr	r3, [r3, #28]
 80144fe:	4313      	orrs	r3, r2
 8014500:	687a      	ldr	r2, [r7, #4]
 8014502:	3201      	adds	r2, #1
 8014504:	4319      	orrs	r1, r3
 8014506:	68fb      	ldr	r3, [r7, #12]
 8014508:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014514:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014518:	d113      	bne.n	8014542 <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	685b      	ldr	r3, [r3, #4]
 801451e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8014522:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8014524:	68bb      	ldr	r3, [r7, #8]
 8014526:	695b      	ldr	r3, [r3, #20]
 8014528:	3b01      	subs	r3, #1
 801452a:	051b      	lsls	r3, r3, #20
 801452c:	697a      	ldr	r2, [r7, #20]
 801452e:	4313      	orrs	r3, r2
 8014530:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	685b      	ldr	r3, [r3, #4]
 8014536:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 801453a:	697b      	ldr	r3, [r7, #20]
 801453c:	431a      	orrs	r2, r3
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8014542:	2300      	movs	r3, #0
}
 8014544:	4618      	mov	r0, r3
 8014546:	371c      	adds	r7, #28
 8014548:	46bd      	mov	sp, r7
 801454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801454e:	4770      	bx	lr

08014550 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8014550:	b480      	push	{r7}
 8014552:	b085      	sub	sp, #20
 8014554:	af00      	add	r7, sp, #0
 8014556:	60f8      	str	r0, [r7, #12]
 8014558:	60b9      	str	r1, [r7, #8]
 801455a:	607a      	str	r2, [r7, #4]
 801455c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 801455e:	683b      	ldr	r3, [r7, #0]
 8014560:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8014564:	d11d      	bne.n	80145a2 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	687a      	ldr	r2, [r7, #4]
 801456a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801456e:	4b13      	ldr	r3, [pc, #76]	; (80145bc <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8014570:	4013      	ands	r3, r2
 8014572:	68ba      	ldr	r2, [r7, #8]
 8014574:	6811      	ldr	r1, [r2, #0]
 8014576:	68ba      	ldr	r2, [r7, #8]
 8014578:	6852      	ldr	r2, [r2, #4]
 801457a:	0112      	lsls	r2, r2, #4
 801457c:	4311      	orrs	r1, r2
 801457e:	68ba      	ldr	r2, [r7, #8]
 8014580:	6892      	ldr	r2, [r2, #8]
 8014582:	0212      	lsls	r2, r2, #8
 8014584:	4311      	orrs	r1, r2
 8014586:	68ba      	ldr	r2, [r7, #8]
 8014588:	69d2      	ldr	r2, [r2, #28]
 801458a:	4311      	orrs	r1, r2
 801458c:	68ba      	ldr	r2, [r7, #8]
 801458e:	6912      	ldr	r2, [r2, #16]
 8014590:	0412      	lsls	r2, r2, #16
 8014592:	430a      	orrs	r2, r1
 8014594:	ea43 0102 	orr.w	r1, r3, r2
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	687a      	ldr	r2, [r7, #4]
 801459c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80145a0:	e005      	b.n	80145ae <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	687a      	ldr	r2, [r7, #4]
 80145a6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80145aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80145ae:	2300      	movs	r3, #0
}
 80145b0:	4618      	mov	r0, r3
 80145b2:	3714      	adds	r7, #20
 80145b4:	46bd      	mov	sp, r7
 80145b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ba:	4770      	bx	lr
 80145bc:	cff00000 	.word	0xcff00000

080145c0 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80145c0:	b084      	sub	sp, #16
 80145c2:	b480      	push	{r7}
 80145c4:	b085      	sub	sp, #20
 80145c6:	af00      	add	r7, sp, #0
 80145c8:	6078      	str	r0, [r7, #4]
 80145ca:	f107 001c 	add.w	r0, r7, #28
 80145ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80145d2:	2300      	movs	r3, #0
 80145d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 80145d6:	6a3b      	ldr	r3, [r7, #32]
 80145d8:	68fa      	ldr	r2, [r7, #12]
 80145da:	4313      	orrs	r3, r2
 80145dc:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 80145de:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80145e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 80145e2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80145e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80145e6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80145e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80145ea:	431a      	orrs	r2, r3
             Init.ClockDiv
 80145ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80145ee:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80145f0:	68fa      	ldr	r2, [r7, #12]
 80145f2:	4313      	orrs	r3, r2
 80145f4:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	685b      	ldr	r3, [r3, #4]
 80145fa:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80145fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8014602:	68fa      	ldr	r2, [r7, #12]
 8014604:	431a      	orrs	r2, r3
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801460a:	2300      	movs	r3, #0
}
 801460c:	4618      	mov	r0, r3
 801460e:	3714      	adds	r7, #20
 8014610:	46bd      	mov	sp, r7
 8014612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014616:	b004      	add	sp, #16
 8014618:	4770      	bx	lr

0801461a <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 801461a:	b480      	push	{r7}
 801461c:	b083      	sub	sp, #12
 801461e:	af00      	add	r7, sp, #0
 8014620:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8014628:	4618      	mov	r0, r3
 801462a:	370c      	adds	r7, #12
 801462c:	46bd      	mov	sp, r7
 801462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014632:	4770      	bx	lr

08014634 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8014634:	b580      	push	{r7, lr}
 8014636:	b082      	sub	sp, #8
 8014638:	af00      	add	r7, sp, #0
 801463a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	2203      	movs	r2, #3
 8014640:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8014642:	2002      	movs	r0, #2
 8014644:	f7f6 fcc8 	bl	800afd8 <HAL_Delay>

  return HAL_OK;
 8014648:	2300      	movs	r3, #0
}
 801464a:	4618      	mov	r0, r3
 801464c:	3708      	adds	r7, #8
 801464e:	46bd      	mov	sp, r7
 8014650:	bd80      	pop	{r7, pc}

08014652 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8014652:	b480      	push	{r7}
 8014654:	b083      	sub	sp, #12
 8014656:	af00      	add	r7, sp, #0
 8014658:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	f003 0303 	and.w	r3, r3, #3
}
 8014662:	4618      	mov	r0, r3
 8014664:	370c      	adds	r7, #12
 8014666:	46bd      	mov	sp, r7
 8014668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801466c:	4770      	bx	lr

0801466e <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 801466e:	b480      	push	{r7}
 8014670:	b085      	sub	sp, #20
 8014672:	af00      	add	r7, sp, #0
 8014674:	6078      	str	r0, [r7, #4]
 8014676:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8014678:	2300      	movs	r3, #0
 801467a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801467c:	683b      	ldr	r3, [r7, #0]
 801467e:	681a      	ldr	r2, [r3, #0]
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8014684:	683b      	ldr	r3, [r7, #0]
 8014686:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801468c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 801468e:	683b      	ldr	r3, [r7, #0]
 8014690:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8014692:	431a      	orrs	r2, r3
                       Command->CPSM);
 8014694:	683b      	ldr	r3, [r7, #0]
 8014696:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8014698:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801469a:	68fa      	ldr	r2, [r7, #12]
 801469c:	4313      	orrs	r3, r2
 801469e:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	68db      	ldr	r3, [r3, #12]
 80146a4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80146a8:	f023 030f 	bic.w	r3, r3, #15
 80146ac:	68fa      	ldr	r2, [r7, #12]
 80146ae:	431a      	orrs	r2, r3
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80146b4:	2300      	movs	r3, #0
}
 80146b6:	4618      	mov	r0, r3
 80146b8:	3714      	adds	r7, #20
 80146ba:	46bd      	mov	sp, r7
 80146bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146c0:	4770      	bx	lr

080146c2 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80146c2:	b480      	push	{r7}
 80146c4:	b083      	sub	sp, #12
 80146c6:	af00      	add	r7, sp, #0
 80146c8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	691b      	ldr	r3, [r3, #16]
 80146ce:	b2db      	uxtb	r3, r3
}
 80146d0:	4618      	mov	r0, r3
 80146d2:	370c      	adds	r7, #12
 80146d4:	46bd      	mov	sp, r7
 80146d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146da:	4770      	bx	lr

080146dc <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80146dc:	b480      	push	{r7}
 80146de:	b085      	sub	sp, #20
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	6078      	str	r0, [r7, #4]
 80146e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	3314      	adds	r3, #20
 80146ea:	461a      	mov	r2, r3
 80146ec:	683b      	ldr	r3, [r7, #0]
 80146ee:	4413      	add	r3, r2
 80146f0:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	681b      	ldr	r3, [r3, #0]
}
 80146f6:	4618      	mov	r0, r3
 80146f8:	3714      	adds	r7, #20
 80146fa:	46bd      	mov	sp, r7
 80146fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014700:	4770      	bx	lr

08014702 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8014702:	b480      	push	{r7}
 8014704:	b085      	sub	sp, #20
 8014706:	af00      	add	r7, sp, #0
 8014708:	6078      	str	r0, [r7, #4]
 801470a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801470c:	2300      	movs	r3, #0
 801470e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8014710:	683b      	ldr	r3, [r7, #0]
 8014712:	681a      	ldr	r2, [r3, #0]
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8014718:	683b      	ldr	r3, [r7, #0]
 801471a:	685a      	ldr	r2, [r3, #4]
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8014720:	683b      	ldr	r3, [r7, #0]
 8014722:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8014724:	683b      	ldr	r3, [r7, #0]
 8014726:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8014728:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 801472a:	683b      	ldr	r3, [r7, #0]
 801472c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 801472e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8014730:	683b      	ldr	r3, [r7, #0]
 8014732:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8014734:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8014736:	68fa      	ldr	r2, [r7, #12]
 8014738:	4313      	orrs	r3, r2
 801473a:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014740:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	431a      	orrs	r2, r3
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801474c:	2300      	movs	r3, #0

}
 801474e:	4618      	mov	r0, r3
 8014750:	3714      	adds	r7, #20
 8014752:	46bd      	mov	sp, r7
 8014754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014758:	4770      	bx	lr

0801475a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 801475a:	b580      	push	{r7, lr}
 801475c:	b088      	sub	sp, #32
 801475e:	af00      	add	r7, sp, #0
 8014760:	6078      	str	r0, [r7, #4]
 8014762:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8014764:	683b      	ldr	r3, [r7, #0]
 8014766:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8014768:	2310      	movs	r3, #16
 801476a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801476c:	2340      	movs	r3, #64	; 0x40
 801476e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014770:	2300      	movs	r3, #0
 8014772:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014778:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801477a:	f107 0308 	add.w	r3, r7, #8
 801477e:	4619      	mov	r1, r3
 8014780:	6878      	ldr	r0, [r7, #4]
 8014782:	f7ff ff74 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8014786:	f241 3288 	movw	r2, #5000	; 0x1388
 801478a:	2110      	movs	r1, #16
 801478c:	6878      	ldr	r0, [r7, #4]
 801478e:	f000 f94d 	bl	8014a2c <SDMMC_GetCmdResp1>
 8014792:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014794:	69fb      	ldr	r3, [r7, #28]
}
 8014796:	4618      	mov	r0, r3
 8014798:	3720      	adds	r7, #32
 801479a:	46bd      	mov	sp, r7
 801479c:	bd80      	pop	{r7, pc}

0801479e <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 801479e:	b580      	push	{r7, lr}
 80147a0:	b08a      	sub	sp, #40	; 0x28
 80147a2:	af00      	add	r7, sp, #0
 80147a4:	60f8      	str	r0, [r7, #12]
 80147a6:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80147aa:	683b      	ldr	r3, [r7, #0]
 80147ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80147ae:	2307      	movs	r3, #7
 80147b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80147b2:	2340      	movs	r3, #64	; 0x40
 80147b4:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80147b6:	2300      	movs	r3, #0
 80147b8:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80147ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80147be:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80147c0:	f107 0310 	add.w	r3, r7, #16
 80147c4:	4619      	mov	r1, r3
 80147c6:	68f8      	ldr	r0, [r7, #12]
 80147c8:	f7ff ff51 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80147cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80147d0:	2107      	movs	r1, #7
 80147d2:	68f8      	ldr	r0, [r7, #12]
 80147d4:	f000 f92a 	bl	8014a2c <SDMMC_GetCmdResp1>
 80147d8:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80147da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80147dc:	4618      	mov	r0, r3
 80147de:	3728      	adds	r7, #40	; 0x28
 80147e0:	46bd      	mov	sp, r7
 80147e2:	bd80      	pop	{r7, pc}

080147e4 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80147e4:	b580      	push	{r7, lr}
 80147e6:	b088      	sub	sp, #32
 80147e8:	af00      	add	r7, sp, #0
 80147ea:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80147ec:	2300      	movs	r3, #0
 80147ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80147f0:	2300      	movs	r3, #0
 80147f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80147f4:	2300      	movs	r3, #0
 80147f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80147f8:	2300      	movs	r3, #0
 80147fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80147fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014800:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014802:	f107 0308 	add.w	r3, r7, #8
 8014806:	4619      	mov	r1, r3
 8014808:	6878      	ldr	r0, [r7, #4]
 801480a:	f7ff ff30 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801480e:	6878      	ldr	r0, [r7, #4]
 8014810:	f000 fb44 	bl	8014e9c <SDMMC_GetCmdError>
 8014814:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014816:	69fb      	ldr	r3, [r7, #28]
}
 8014818:	4618      	mov	r0, r3
 801481a:	3720      	adds	r7, #32
 801481c:	46bd      	mov	sp, r7
 801481e:	bd80      	pop	{r7, pc}

08014820 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8014820:	b580      	push	{r7, lr}
 8014822:	b088      	sub	sp, #32
 8014824:	af00      	add	r7, sp, #0
 8014826:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8014828:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 801482c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 801482e:	2308      	movs	r3, #8
 8014830:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8014832:	2340      	movs	r3, #64	; 0x40
 8014834:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014836:	2300      	movs	r3, #0
 8014838:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801483a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801483e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014840:	f107 0308 	add.w	r3, r7, #8
 8014844:	4619      	mov	r1, r3
 8014846:	6878      	ldr	r0, [r7, #4]
 8014848:	f7ff ff11 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801484c:	6878      	ldr	r0, [r7, #4]
 801484e:	f000 fad7 	bl	8014e00 <SDMMC_GetCmdResp7>
 8014852:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014854:	69fb      	ldr	r3, [r7, #28]
}
 8014856:	4618      	mov	r0, r3
 8014858:	3720      	adds	r7, #32
 801485a:	46bd      	mov	sp, r7
 801485c:	bd80      	pop	{r7, pc}

0801485e <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801485e:	b580      	push	{r7, lr}
 8014860:	b088      	sub	sp, #32
 8014862:	af00      	add	r7, sp, #0
 8014864:	6078      	str	r0, [r7, #4]
 8014866:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801486c:	2337      	movs	r3, #55	; 0x37
 801486e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8014870:	2340      	movs	r3, #64	; 0x40
 8014872:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014874:	2300      	movs	r3, #0
 8014876:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801487c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801487e:	f107 0308 	add.w	r3, r7, #8
 8014882:	4619      	mov	r1, r3
 8014884:	6878      	ldr	r0, [r7, #4]
 8014886:	f7ff fef2 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 801488a:	f241 3288 	movw	r2, #5000	; 0x1388
 801488e:	2137      	movs	r1, #55	; 0x37
 8014890:	6878      	ldr	r0, [r7, #4]
 8014892:	f000 f8cb 	bl	8014a2c <SDMMC_GetCmdResp1>
 8014896:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014898:	69fb      	ldr	r3, [r7, #28]
}
 801489a:	4618      	mov	r0, r3
 801489c:	3720      	adds	r7, #32
 801489e:	46bd      	mov	sp, r7
 80148a0:	bd80      	pop	{r7, pc}

080148a2 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80148a2:	b580      	push	{r7, lr}
 80148a4:	b088      	sub	sp, #32
 80148a6:	af00      	add	r7, sp, #0
 80148a8:	6078      	str	r0, [r7, #4]
 80148aa:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80148ac:	683b      	ldr	r3, [r7, #0]
 80148ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80148b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80148b6:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80148b8:	2329      	movs	r3, #41	; 0x29
 80148ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80148bc:	2340      	movs	r3, #64	; 0x40
 80148be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80148c0:	2300      	movs	r3, #0
 80148c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80148c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80148c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80148ca:	f107 0308 	add.w	r3, r7, #8
 80148ce:	4619      	mov	r1, r3
 80148d0:	6878      	ldr	r0, [r7, #4]
 80148d2:	f7ff fecc 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80148d6:	6878      	ldr	r0, [r7, #4]
 80148d8:	f000 f9de 	bl	8014c98 <SDMMC_GetCmdResp3>
 80148dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80148de:	69fb      	ldr	r3, [r7, #28]
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3720      	adds	r7, #32
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}

080148e8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b088      	sub	sp, #32
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	6078      	str	r0, [r7, #4]
 80148f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80148f2:	683b      	ldr	r3, [r7, #0]
 80148f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80148f6:	2306      	movs	r3, #6
 80148f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80148fa:	2340      	movs	r3, #64	; 0x40
 80148fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80148fe:	2300      	movs	r3, #0
 8014900:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014906:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014908:	f107 0308 	add.w	r3, r7, #8
 801490c:	4619      	mov	r1, r3
 801490e:	6878      	ldr	r0, [r7, #4]
 8014910:	f7ff fead 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8014914:	f241 3288 	movw	r2, #5000	; 0x1388
 8014918:	2106      	movs	r1, #6
 801491a:	6878      	ldr	r0, [r7, #4]
 801491c:	f000 f886 	bl	8014a2c <SDMMC_GetCmdResp1>
 8014920:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014922:	69fb      	ldr	r3, [r7, #28]
}
 8014924:	4618      	mov	r0, r3
 8014926:	3720      	adds	r7, #32
 8014928:	46bd      	mov	sp, r7
 801492a:	bd80      	pop	{r7, pc}

0801492c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 801492c:	b580      	push	{r7, lr}
 801492e:	b088      	sub	sp, #32
 8014930:	af00      	add	r7, sp, #0
 8014932:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8014934:	2300      	movs	r3, #0
 8014936:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8014938:	2333      	movs	r3, #51	; 0x33
 801493a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801493c:	2340      	movs	r3, #64	; 0x40
 801493e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014940:	2300      	movs	r3, #0
 8014942:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014944:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014948:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801494a:	f107 0308 	add.w	r3, r7, #8
 801494e:	4619      	mov	r1, r3
 8014950:	6878      	ldr	r0, [r7, #4]
 8014952:	f7ff fe8c 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8014956:	f241 3288 	movw	r2, #5000	; 0x1388
 801495a:	2133      	movs	r1, #51	; 0x33
 801495c:	6878      	ldr	r0, [r7, #4]
 801495e:	f000 f865 	bl	8014a2c <SDMMC_GetCmdResp1>
 8014962:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014964:	69fb      	ldr	r3, [r7, #28]
}
 8014966:	4618      	mov	r0, r3
 8014968:	3720      	adds	r7, #32
 801496a:	46bd      	mov	sp, r7
 801496c:	bd80      	pop	{r7, pc}

0801496e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801496e:	b580      	push	{r7, lr}
 8014970:	b088      	sub	sp, #32
 8014972:	af00      	add	r7, sp, #0
 8014974:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8014976:	2300      	movs	r3, #0
 8014978:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801497a:	2302      	movs	r3, #2
 801497c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801497e:	23c0      	movs	r3, #192	; 0xc0
 8014980:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014982:	2300      	movs	r3, #0
 8014984:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801498a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801498c:	f107 0308 	add.w	r3, r7, #8
 8014990:	4619      	mov	r1, r3
 8014992:	6878      	ldr	r0, [r7, #4]
 8014994:	f7ff fe6b 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8014998:	6878      	ldr	r0, [r7, #4]
 801499a:	f000 f935 	bl	8014c08 <SDMMC_GetCmdResp2>
 801499e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80149a0:	69fb      	ldr	r3, [r7, #28]
}
 80149a2:	4618      	mov	r0, r3
 80149a4:	3720      	adds	r7, #32
 80149a6:	46bd      	mov	sp, r7
 80149a8:	bd80      	pop	{r7, pc}

080149aa <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80149aa:	b580      	push	{r7, lr}
 80149ac:	b088      	sub	sp, #32
 80149ae:	af00      	add	r7, sp, #0
 80149b0:	6078      	str	r0, [r7, #4]
 80149b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80149b4:	683b      	ldr	r3, [r7, #0]
 80149b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80149b8:	2309      	movs	r3, #9
 80149ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80149bc:	23c0      	movs	r3, #192	; 0xc0
 80149be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80149c0:	2300      	movs	r3, #0
 80149c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80149c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80149c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80149ca:	f107 0308 	add.w	r3, r7, #8
 80149ce:	4619      	mov	r1, r3
 80149d0:	6878      	ldr	r0, [r7, #4]
 80149d2:	f7ff fe4c 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80149d6:	6878      	ldr	r0, [r7, #4]
 80149d8:	f000 f916 	bl	8014c08 <SDMMC_GetCmdResp2>
 80149dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80149de:	69fb      	ldr	r3, [r7, #28]
}
 80149e0:	4618      	mov	r0, r3
 80149e2:	3720      	adds	r7, #32
 80149e4:	46bd      	mov	sp, r7
 80149e6:	bd80      	pop	{r7, pc}

080149e8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b088      	sub	sp, #32
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	6078      	str	r0, [r7, #4]
 80149f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80149f2:	2300      	movs	r3, #0
 80149f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80149f6:	2303      	movs	r3, #3
 80149f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80149fa:	2340      	movs	r3, #64	; 0x40
 80149fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80149fe:	2300      	movs	r3, #0
 8014a00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014a06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014a08:	f107 0308 	add.w	r3, r7, #8
 8014a0c:	4619      	mov	r1, r3
 8014a0e:	6878      	ldr	r0, [r7, #4]
 8014a10:	f7ff fe2d 	bl	801466e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8014a14:	683a      	ldr	r2, [r7, #0]
 8014a16:	2103      	movs	r1, #3
 8014a18:	6878      	ldr	r0, [r7, #4]
 8014a1a:	f000 f97b 	bl	8014d14 <SDMMC_GetCmdResp6>
 8014a1e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014a20:	69fb      	ldr	r3, [r7, #28]
}
 8014a22:	4618      	mov	r0, r3
 8014a24:	3720      	adds	r7, #32
 8014a26:	46bd      	mov	sp, r7
 8014a28:	bd80      	pop	{r7, pc}
	...

08014a2c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8014a2c:	b580      	push	{r7, lr}
 8014a2e:	b088      	sub	sp, #32
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	60f8      	str	r0, [r7, #12]
 8014a34:	460b      	mov	r3, r1
 8014a36:	607a      	str	r2, [r7, #4]
 8014a38:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8014a3a:	4b70      	ldr	r3, [pc, #448]	; (8014bfc <SDMMC_GetCmdResp1+0x1d0>)
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	4a70      	ldr	r2, [pc, #448]	; (8014c00 <SDMMC_GetCmdResp1+0x1d4>)
 8014a40:	fba2 2303 	umull	r2, r3, r2, r3
 8014a44:	0a5a      	lsrs	r2, r3, #9
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	fb02 f303 	mul.w	r3, r2, r3
 8014a4c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8014a4e:	69fb      	ldr	r3, [r7, #28]
 8014a50:	1e5a      	subs	r2, r3, #1
 8014a52:	61fa      	str	r2, [r7, #28]
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d102      	bne.n	8014a5e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014a58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014a5c:	e0c9      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8014a5e:	68fb      	ldr	r3, [r7, #12]
 8014a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014a62:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014a64:	69bb      	ldr	r3, [r7, #24]
 8014a66:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d0ef      	beq.n	8014a4e <SDMMC_GetCmdResp1+0x22>
 8014a6e:	69bb      	ldr	r3, [r7, #24]
 8014a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d1ea      	bne.n	8014a4e <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014a7c:	f003 0304 	and.w	r3, r3, #4
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d004      	beq.n	8014a8e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	2204      	movs	r2, #4
 8014a88:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014a8a:	2304      	movs	r3, #4
 8014a8c:	e0b1      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014a92:	f003 0301 	and.w	r3, r3, #1
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d004      	beq.n	8014aa4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	2201      	movs	r2, #1
 8014a9e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	e0a6      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	22c5      	movs	r2, #197	; 0xc5
 8014aa8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8014aaa:	68f8      	ldr	r0, [r7, #12]
 8014aac:	f7ff fe09 	bl	80146c2 <SDMMC_GetCommandResponse>
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	461a      	mov	r2, r3
 8014ab4:	7afb      	ldrb	r3, [r7, #11]
 8014ab6:	4293      	cmp	r3, r2
 8014ab8:	d001      	beq.n	8014abe <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014aba:	2301      	movs	r3, #1
 8014abc:	e099      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8014abe:	2100      	movs	r1, #0
 8014ac0:	68f8      	ldr	r0, [r7, #12]
 8014ac2:	f7ff fe0b 	bl	80146dc <SDMMC_GetResponse>
 8014ac6:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8014ac8:	697a      	ldr	r2, [r7, #20]
 8014aca:	4b4e      	ldr	r3, [pc, #312]	; (8014c04 <SDMMC_GetCmdResp1+0x1d8>)
 8014acc:	4013      	ands	r3, r2
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d101      	bne.n	8014ad6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8014ad2:	2300      	movs	r3, #0
 8014ad4:	e08d      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8014ad6:	697b      	ldr	r3, [r7, #20]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	da02      	bge.n	8014ae2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8014adc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8014ae0:	e087      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8014ae2:	697b      	ldr	r3, [r7, #20]
 8014ae4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d001      	beq.n	8014af0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8014aec:	2340      	movs	r3, #64	; 0x40
 8014aee:	e080      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8014af0:	697b      	ldr	r3, [r7, #20]
 8014af2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d001      	beq.n	8014afe <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8014afa:	2380      	movs	r3, #128	; 0x80
 8014afc:	e079      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8014afe:	697b      	ldr	r3, [r7, #20]
 8014b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d002      	beq.n	8014b0e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8014b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014b0c:	e071      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8014b0e:	697b      	ldr	r3, [r7, #20]
 8014b10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d002      	beq.n	8014b1e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8014b18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014b1c:	e069      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8014b1e:	697b      	ldr	r3, [r7, #20]
 8014b20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d002      	beq.n	8014b2e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8014b28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014b2c:	e061      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8014b2e:	697b      	ldr	r3, [r7, #20]
 8014b30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d002      	beq.n	8014b3e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8014b38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014b3c:	e059      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8014b3e:	697b      	ldr	r3, [r7, #20]
 8014b40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	d002      	beq.n	8014b4e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8014b48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8014b4c:	e051      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8014b4e:	697b      	ldr	r3, [r7, #20]
 8014b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d002      	beq.n	8014b5e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8014b58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8014b5c:	e049      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8014b5e:	697b      	ldr	r3, [r7, #20]
 8014b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d002      	beq.n	8014b6e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8014b68:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014b6c:	e041      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8014b6e:	697b      	ldr	r3, [r7, #20]
 8014b70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d002      	beq.n	8014b7e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8014b78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8014b7c:	e039      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8014b7e:	697b      	ldr	r3, [r7, #20]
 8014b80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d002      	beq.n	8014b8e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8014b88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8014b8c:	e031      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8014b8e:	697b      	ldr	r3, [r7, #20]
 8014b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d002      	beq.n	8014b9e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8014b98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014b9c:	e029      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8014b9e:	697b      	ldr	r3, [r7, #20]
 8014ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d002      	beq.n	8014bae <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8014ba8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014bac:	e021      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8014bae:	697b      	ldr	r3, [r7, #20]
 8014bb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d002      	beq.n	8014bbe <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8014bb8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8014bbc:	e019      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8014bbe:	697b      	ldr	r3, [r7, #20]
 8014bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d002      	beq.n	8014bce <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8014bc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8014bcc:	e011      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d002      	beq.n	8014bde <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8014bd8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8014bdc:	e009      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8014bde:	697b      	ldr	r3, [r7, #20]
 8014be0:	f003 0308 	and.w	r3, r3, #8
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d002      	beq.n	8014bee <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8014be8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8014bec:	e001      	b.n	8014bf2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8014bee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8014bf2:	4618      	mov	r0, r3
 8014bf4:	3720      	adds	r7, #32
 8014bf6:	46bd      	mov	sp, r7
 8014bf8:	bd80      	pop	{r7, pc}
 8014bfa:	bf00      	nop
 8014bfc:	20000194 	.word	0x20000194
 8014c00:	10624dd3 	.word	0x10624dd3
 8014c04:	fdffe008 	.word	0xfdffe008

08014c08 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8014c08:	b480      	push	{r7}
 8014c0a:	b085      	sub	sp, #20
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8014c10:	4b1f      	ldr	r3, [pc, #124]	; (8014c90 <SDMMC_GetCmdResp2+0x88>)
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	4a1f      	ldr	r2, [pc, #124]	; (8014c94 <SDMMC_GetCmdResp2+0x8c>)
 8014c16:	fba2 2303 	umull	r2, r3, r2, r3
 8014c1a:	0a5b      	lsrs	r3, r3, #9
 8014c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8014c20:	fb02 f303 	mul.w	r3, r2, r3
 8014c24:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	1e5a      	subs	r2, r3, #1
 8014c2a:	60fa      	str	r2, [r7, #12]
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d102      	bne.n	8014c36 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014c30:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014c34:	e026      	b.n	8014c84 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014c3a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014c3c:	68bb      	ldr	r3, [r7, #8]
 8014c3e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d0ef      	beq.n	8014c26 <SDMMC_GetCmdResp2+0x1e>
 8014c46:	68bb      	ldr	r3, [r7, #8]
 8014c48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d1ea      	bne.n	8014c26 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014c54:	f003 0304 	and.w	r3, r3, #4
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d004      	beq.n	8014c66 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	2204      	movs	r2, #4
 8014c60:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014c62:	2304      	movs	r3, #4
 8014c64:	e00e      	b.n	8014c84 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014c6a:	f003 0301 	and.w	r3, r3, #1
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d004      	beq.n	8014c7c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	2201      	movs	r2, #1
 8014c76:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014c78:	2301      	movs	r3, #1
 8014c7a:	e003      	b.n	8014c84 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	22c5      	movs	r2, #197	; 0xc5
 8014c80:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8014c82:	2300      	movs	r3, #0
}
 8014c84:	4618      	mov	r0, r3
 8014c86:	3714      	adds	r7, #20
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8e:	4770      	bx	lr
 8014c90:	20000194 	.word	0x20000194
 8014c94:	10624dd3 	.word	0x10624dd3

08014c98 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8014c98:	b480      	push	{r7}
 8014c9a:	b085      	sub	sp, #20
 8014c9c:	af00      	add	r7, sp, #0
 8014c9e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8014ca0:	4b1a      	ldr	r3, [pc, #104]	; (8014d0c <SDMMC_GetCmdResp3+0x74>)
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	4a1a      	ldr	r2, [pc, #104]	; (8014d10 <SDMMC_GetCmdResp3+0x78>)
 8014ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8014caa:	0a5b      	lsrs	r3, r3, #9
 8014cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8014cb0:	fb02 f303 	mul.w	r3, r2, r3
 8014cb4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	1e5a      	subs	r2, r3, #1
 8014cba:	60fa      	str	r2, [r7, #12]
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d102      	bne.n	8014cc6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014cc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014cc4:	e01b      	b.n	8014cfe <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014cca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014ccc:	68bb      	ldr	r3, [r7, #8]
 8014cce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d0ef      	beq.n	8014cb6 <SDMMC_GetCmdResp3+0x1e>
 8014cd6:	68bb      	ldr	r3, [r7, #8]
 8014cd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d1ea      	bne.n	8014cb6 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014ce4:	f003 0304 	and.w	r3, r3, #4
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d004      	beq.n	8014cf6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	2204      	movs	r2, #4
 8014cf0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014cf2:	2304      	movs	r3, #4
 8014cf4:	e003      	b.n	8014cfe <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	22c5      	movs	r2, #197	; 0xc5
 8014cfa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8014cfc:	2300      	movs	r3, #0
}
 8014cfe:	4618      	mov	r0, r3
 8014d00:	3714      	adds	r7, #20
 8014d02:	46bd      	mov	sp, r7
 8014d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d08:	4770      	bx	lr
 8014d0a:	bf00      	nop
 8014d0c:	20000194 	.word	0x20000194
 8014d10:	10624dd3 	.word	0x10624dd3

08014d14 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8014d14:	b580      	push	{r7, lr}
 8014d16:	b088      	sub	sp, #32
 8014d18:	af00      	add	r7, sp, #0
 8014d1a:	60f8      	str	r0, [r7, #12]
 8014d1c:	460b      	mov	r3, r1
 8014d1e:	607a      	str	r2, [r7, #4]
 8014d20:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8014d22:	4b35      	ldr	r3, [pc, #212]	; (8014df8 <SDMMC_GetCmdResp6+0xe4>)
 8014d24:	681b      	ldr	r3, [r3, #0]
 8014d26:	4a35      	ldr	r2, [pc, #212]	; (8014dfc <SDMMC_GetCmdResp6+0xe8>)
 8014d28:	fba2 2303 	umull	r2, r3, r2, r3
 8014d2c:	0a5b      	lsrs	r3, r3, #9
 8014d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8014d32:	fb02 f303 	mul.w	r3, r2, r3
 8014d36:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8014d38:	69fb      	ldr	r3, [r7, #28]
 8014d3a:	1e5a      	subs	r2, r3, #1
 8014d3c:	61fa      	str	r2, [r7, #28]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d102      	bne.n	8014d48 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014d42:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014d46:	e052      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014d4c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014d4e:	69bb      	ldr	r3, [r7, #24]
 8014d50:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d0ef      	beq.n	8014d38 <SDMMC_GetCmdResp6+0x24>
 8014d58:	69bb      	ldr	r3, [r7, #24]
 8014d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d1ea      	bne.n	8014d38 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014d66:	f003 0304 	and.w	r3, r3, #4
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d004      	beq.n	8014d78 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	2204      	movs	r2, #4
 8014d72:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014d74:	2304      	movs	r3, #4
 8014d76:	e03a      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014d7c:	f003 0301 	and.w	r3, r3, #1
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d004      	beq.n	8014d8e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	2201      	movs	r2, #1
 8014d88:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014d8a:	2301      	movs	r3, #1
 8014d8c:	e02f      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8014d8e:	68f8      	ldr	r0, [r7, #12]
 8014d90:	f7ff fc97 	bl	80146c2 <SDMMC_GetCommandResponse>
 8014d94:	4603      	mov	r3, r0
 8014d96:	461a      	mov	r2, r3
 8014d98:	7afb      	ldrb	r3, [r7, #11]
 8014d9a:	4293      	cmp	r3, r2
 8014d9c:	d001      	beq.n	8014da2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014d9e:	2301      	movs	r3, #1
 8014da0:	e025      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	22c5      	movs	r2, #197	; 0xc5
 8014da6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8014da8:	2100      	movs	r1, #0
 8014daa:	68f8      	ldr	r0, [r7, #12]
 8014dac:	f7ff fc96 	bl	80146dc <SDMMC_GetResponse>
 8014db0:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8014db2:	697b      	ldr	r3, [r7, #20]
 8014db4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d106      	bne.n	8014dca <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8014dbc:	697b      	ldr	r3, [r7, #20]
 8014dbe:	0c1b      	lsrs	r3, r3, #16
 8014dc0:	b29a      	uxth	r2, r3
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8014dc6:	2300      	movs	r3, #0
 8014dc8:	e011      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8014dca:	697b      	ldr	r3, [r7, #20]
 8014dcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d002      	beq.n	8014dda <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8014dd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8014dd8:	e009      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8014dda:	697b      	ldr	r3, [r7, #20]
 8014ddc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d002      	beq.n	8014dea <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8014de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8014de8:	e001      	b.n	8014dee <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8014dea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8014dee:	4618      	mov	r0, r3
 8014df0:	3720      	adds	r7, #32
 8014df2:	46bd      	mov	sp, r7
 8014df4:	bd80      	pop	{r7, pc}
 8014df6:	bf00      	nop
 8014df8:	20000194 	.word	0x20000194
 8014dfc:	10624dd3 	.word	0x10624dd3

08014e00 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8014e00:	b480      	push	{r7}
 8014e02:	b085      	sub	sp, #20
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8014e08:	4b22      	ldr	r3, [pc, #136]	; (8014e94 <SDMMC_GetCmdResp7+0x94>)
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	4a22      	ldr	r2, [pc, #136]	; (8014e98 <SDMMC_GetCmdResp7+0x98>)
 8014e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8014e12:	0a5b      	lsrs	r3, r3, #9
 8014e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8014e18:	fb02 f303 	mul.w	r3, r2, r3
 8014e1c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	1e5a      	subs	r2, r3, #1
 8014e22:	60fa      	str	r2, [r7, #12]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d102      	bne.n	8014e2e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014e28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014e2c:	e02c      	b.n	8014e88 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e32:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014e34:	68bb      	ldr	r3, [r7, #8]
 8014e36:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d0ef      	beq.n	8014e1e <SDMMC_GetCmdResp7+0x1e>
 8014e3e:	68bb      	ldr	r3, [r7, #8]
 8014e40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d1ea      	bne.n	8014e1e <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e4c:	f003 0304 	and.w	r3, r3, #4
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d004      	beq.n	8014e5e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	2204      	movs	r2, #4
 8014e58:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014e5a:	2304      	movs	r3, #4
 8014e5c:	e014      	b.n	8014e88 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e62:	f003 0301 	and.w	r3, r3, #1
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d004      	beq.n	8014e74 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	2201      	movs	r2, #1
 8014e6e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014e70:	2301      	movs	r3, #1
 8014e72:	e009      	b.n	8014e88 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d002      	beq.n	8014e86 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2240      	movs	r2, #64	; 0x40
 8014e84:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8014e86:	2300      	movs	r3, #0

}
 8014e88:	4618      	mov	r0, r3
 8014e8a:	3714      	adds	r7, #20
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e92:	4770      	bx	lr
 8014e94:	20000194 	.word	0x20000194
 8014e98:	10624dd3 	.word	0x10624dd3

08014e9c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8014e9c:	b480      	push	{r7}
 8014e9e:	b085      	sub	sp, #20
 8014ea0:	af00      	add	r7, sp, #0
 8014ea2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8014ea4:	4b11      	ldr	r3, [pc, #68]	; (8014eec <SDMMC_GetCmdError+0x50>)
 8014ea6:	681b      	ldr	r3, [r3, #0]
 8014ea8:	4a11      	ldr	r2, [pc, #68]	; (8014ef0 <SDMMC_GetCmdError+0x54>)
 8014eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8014eae:	0a5b      	lsrs	r3, r3, #9
 8014eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8014eb4:	fb02 f303 	mul.w	r3, r2, r3
 8014eb8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	1e5a      	subs	r2, r3, #1
 8014ebe:	60fa      	str	r2, [r7, #12]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d102      	bne.n	8014eca <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014ec4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014ec8:	e009      	b.n	8014ede <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d0f1      	beq.n	8014eba <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	22c5      	movs	r2, #197	; 0xc5
 8014eda:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8014edc:	2300      	movs	r3, #0
}
 8014ede:	4618      	mov	r0, r3
 8014ee0:	3714      	adds	r7, #20
 8014ee2:	46bd      	mov	sp, r7
 8014ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee8:	4770      	bx	lr
 8014eea:	bf00      	nop
 8014eec:	20000194 	.word	0x20000194
 8014ef0:	10624dd3 	.word	0x10624dd3

08014ef4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014ef4:	b084      	sub	sp, #16
 8014ef6:	b580      	push	{r7, lr}
 8014ef8:	b084      	sub	sp, #16
 8014efa:	af00      	add	r7, sp, #0
 8014efc:	6078      	str	r0, [r7, #4]
 8014efe:	f107 001c 	add.w	r0, r7, #28
 8014f02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	68db      	ldr	r3, [r3, #12]
 8014f0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8014f12:	6878      	ldr	r0, [r7, #4]
 8014f14:	f001 faf6 	bl	8016504 <USB_CoreReset>
 8014f18:	4603      	mov	r3, r0
 8014f1a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8014f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d106      	bne.n	8014f30 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f26:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	639a      	str	r2, [r3, #56]	; 0x38
 8014f2e:	e005      	b.n	8014f3c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8014f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f3e:	4618      	mov	r0, r3
 8014f40:	3710      	adds	r7, #16
 8014f42:	46bd      	mov	sp, r7
 8014f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014f48:	b004      	add	sp, #16
 8014f4a:	4770      	bx	lr

08014f4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b087      	sub	sp, #28
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	60f8      	str	r0, [r7, #12]
 8014f54:	60b9      	str	r1, [r7, #8]
 8014f56:	4613      	mov	r3, r2
 8014f58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8014f5a:	79fb      	ldrb	r3, [r7, #7]
 8014f5c:	2b02      	cmp	r3, #2
 8014f5e:	d165      	bne.n	801502c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014f60:	68bb      	ldr	r3, [r7, #8]
 8014f62:	4a3e      	ldr	r2, [pc, #248]	; (801505c <USB_SetTurnaroundTime+0x110>)
 8014f64:	4293      	cmp	r3, r2
 8014f66:	d906      	bls.n	8014f76 <USB_SetTurnaroundTime+0x2a>
 8014f68:	68bb      	ldr	r3, [r7, #8]
 8014f6a:	4a3d      	ldr	r2, [pc, #244]	; (8015060 <USB_SetTurnaroundTime+0x114>)
 8014f6c:	4293      	cmp	r3, r2
 8014f6e:	d202      	bcs.n	8014f76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8014f70:	230f      	movs	r3, #15
 8014f72:	617b      	str	r3, [r7, #20]
 8014f74:	e05c      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8014f76:	68bb      	ldr	r3, [r7, #8]
 8014f78:	4a39      	ldr	r2, [pc, #228]	; (8015060 <USB_SetTurnaroundTime+0x114>)
 8014f7a:	4293      	cmp	r3, r2
 8014f7c:	d306      	bcc.n	8014f8c <USB_SetTurnaroundTime+0x40>
 8014f7e:	68bb      	ldr	r3, [r7, #8]
 8014f80:	4a38      	ldr	r2, [pc, #224]	; (8015064 <USB_SetTurnaroundTime+0x118>)
 8014f82:	4293      	cmp	r3, r2
 8014f84:	d202      	bcs.n	8014f8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8014f86:	230e      	movs	r3, #14
 8014f88:	617b      	str	r3, [r7, #20]
 8014f8a:	e051      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8014f8c:	68bb      	ldr	r3, [r7, #8]
 8014f8e:	4a35      	ldr	r2, [pc, #212]	; (8015064 <USB_SetTurnaroundTime+0x118>)
 8014f90:	4293      	cmp	r3, r2
 8014f92:	d306      	bcc.n	8014fa2 <USB_SetTurnaroundTime+0x56>
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	4a34      	ldr	r2, [pc, #208]	; (8015068 <USB_SetTurnaroundTime+0x11c>)
 8014f98:	4293      	cmp	r3, r2
 8014f9a:	d202      	bcs.n	8014fa2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8014f9c:	230d      	movs	r3, #13
 8014f9e:	617b      	str	r3, [r7, #20]
 8014fa0:	e046      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	4a30      	ldr	r2, [pc, #192]	; (8015068 <USB_SetTurnaroundTime+0x11c>)
 8014fa6:	4293      	cmp	r3, r2
 8014fa8:	d306      	bcc.n	8014fb8 <USB_SetTurnaroundTime+0x6c>
 8014faa:	68bb      	ldr	r3, [r7, #8]
 8014fac:	4a2f      	ldr	r2, [pc, #188]	; (801506c <USB_SetTurnaroundTime+0x120>)
 8014fae:	4293      	cmp	r3, r2
 8014fb0:	d802      	bhi.n	8014fb8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8014fb2:	230c      	movs	r3, #12
 8014fb4:	617b      	str	r3, [r7, #20]
 8014fb6:	e03b      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014fb8:	68bb      	ldr	r3, [r7, #8]
 8014fba:	4a2c      	ldr	r2, [pc, #176]	; (801506c <USB_SetTurnaroundTime+0x120>)
 8014fbc:	4293      	cmp	r3, r2
 8014fbe:	d906      	bls.n	8014fce <USB_SetTurnaroundTime+0x82>
 8014fc0:	68bb      	ldr	r3, [r7, #8]
 8014fc2:	4a2b      	ldr	r2, [pc, #172]	; (8015070 <USB_SetTurnaroundTime+0x124>)
 8014fc4:	4293      	cmp	r3, r2
 8014fc6:	d802      	bhi.n	8014fce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014fc8:	230b      	movs	r3, #11
 8014fca:	617b      	str	r3, [r7, #20]
 8014fcc:	e030      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8014fce:	68bb      	ldr	r3, [r7, #8]
 8014fd0:	4a27      	ldr	r2, [pc, #156]	; (8015070 <USB_SetTurnaroundTime+0x124>)
 8014fd2:	4293      	cmp	r3, r2
 8014fd4:	d906      	bls.n	8014fe4 <USB_SetTurnaroundTime+0x98>
 8014fd6:	68bb      	ldr	r3, [r7, #8]
 8014fd8:	4a26      	ldr	r2, [pc, #152]	; (8015074 <USB_SetTurnaroundTime+0x128>)
 8014fda:	4293      	cmp	r3, r2
 8014fdc:	d802      	bhi.n	8014fe4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8014fde:	230a      	movs	r3, #10
 8014fe0:	617b      	str	r3, [r7, #20]
 8014fe2:	e025      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8014fe4:	68bb      	ldr	r3, [r7, #8]
 8014fe6:	4a23      	ldr	r2, [pc, #140]	; (8015074 <USB_SetTurnaroundTime+0x128>)
 8014fe8:	4293      	cmp	r3, r2
 8014fea:	d906      	bls.n	8014ffa <USB_SetTurnaroundTime+0xae>
 8014fec:	68bb      	ldr	r3, [r7, #8]
 8014fee:	4a22      	ldr	r2, [pc, #136]	; (8015078 <USB_SetTurnaroundTime+0x12c>)
 8014ff0:	4293      	cmp	r3, r2
 8014ff2:	d202      	bcs.n	8014ffa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014ff4:	2309      	movs	r3, #9
 8014ff6:	617b      	str	r3, [r7, #20]
 8014ff8:	e01a      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014ffa:	68bb      	ldr	r3, [r7, #8]
 8014ffc:	4a1e      	ldr	r2, [pc, #120]	; (8015078 <USB_SetTurnaroundTime+0x12c>)
 8014ffe:	4293      	cmp	r3, r2
 8015000:	d306      	bcc.n	8015010 <USB_SetTurnaroundTime+0xc4>
 8015002:	68bb      	ldr	r3, [r7, #8]
 8015004:	4a1d      	ldr	r2, [pc, #116]	; (801507c <USB_SetTurnaroundTime+0x130>)
 8015006:	4293      	cmp	r3, r2
 8015008:	d802      	bhi.n	8015010 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801500a:	2308      	movs	r3, #8
 801500c:	617b      	str	r3, [r7, #20]
 801500e:	e00f      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8015010:	68bb      	ldr	r3, [r7, #8]
 8015012:	4a1a      	ldr	r2, [pc, #104]	; (801507c <USB_SetTurnaroundTime+0x130>)
 8015014:	4293      	cmp	r3, r2
 8015016:	d906      	bls.n	8015026 <USB_SetTurnaroundTime+0xda>
 8015018:	68bb      	ldr	r3, [r7, #8]
 801501a:	4a19      	ldr	r2, [pc, #100]	; (8015080 <USB_SetTurnaroundTime+0x134>)
 801501c:	4293      	cmp	r3, r2
 801501e:	d202      	bcs.n	8015026 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8015020:	2307      	movs	r3, #7
 8015022:	617b      	str	r3, [r7, #20]
 8015024:	e004      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8015026:	2306      	movs	r3, #6
 8015028:	617b      	str	r3, [r7, #20]
 801502a:	e001      	b.n	8015030 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801502c:	2309      	movs	r3, #9
 801502e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	68db      	ldr	r3, [r3, #12]
 8015034:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	68da      	ldr	r2, [r3, #12]
 8015040:	697b      	ldr	r3, [r7, #20]
 8015042:	029b      	lsls	r3, r3, #10
 8015044:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8015048:	431a      	orrs	r2, r3
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801504e:	2300      	movs	r3, #0
}
 8015050:	4618      	mov	r0, r3
 8015052:	371c      	adds	r7, #28
 8015054:	46bd      	mov	sp, r7
 8015056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505a:	4770      	bx	lr
 801505c:	00d8acbf 	.word	0x00d8acbf
 8015060:	00e4e1c0 	.word	0x00e4e1c0
 8015064:	00f42400 	.word	0x00f42400
 8015068:	01067380 	.word	0x01067380
 801506c:	011a499f 	.word	0x011a499f
 8015070:	01312cff 	.word	0x01312cff
 8015074:	014ca43f 	.word	0x014ca43f
 8015078:	016e3600 	.word	0x016e3600
 801507c:	01a6ab1f 	.word	0x01a6ab1f
 8015080:	01e84800 	.word	0x01e84800

08015084 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015084:	b480      	push	{r7}
 8015086:	b083      	sub	sp, #12
 8015088:	af00      	add	r7, sp, #0
 801508a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	689b      	ldr	r3, [r3, #8]
 8015090:	f043 0201 	orr.w	r2, r3, #1
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8015098:	2300      	movs	r3, #0
}
 801509a:	4618      	mov	r0, r3
 801509c:	370c      	adds	r7, #12
 801509e:	46bd      	mov	sp, r7
 80150a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a4:	4770      	bx	lr

080150a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80150a6:	b480      	push	{r7}
 80150a8:	b083      	sub	sp, #12
 80150aa:	af00      	add	r7, sp, #0
 80150ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	689b      	ldr	r3, [r3, #8]
 80150b2:	f023 0201 	bic.w	r2, r3, #1
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80150ba:	2300      	movs	r3, #0
}
 80150bc:	4618      	mov	r0, r3
 80150be:	370c      	adds	r7, #12
 80150c0:	46bd      	mov	sp, r7
 80150c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150c6:	4770      	bx	lr

080150c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b084      	sub	sp, #16
 80150cc:	af00      	add	r7, sp, #0
 80150ce:	6078      	str	r0, [r7, #4]
 80150d0:	460b      	mov	r3, r1
 80150d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80150d4:	2300      	movs	r3, #0
 80150d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	68db      	ldr	r3, [r3, #12]
 80150dc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80150e4:	78fb      	ldrb	r3, [r7, #3]
 80150e6:	2b01      	cmp	r3, #1
 80150e8:	d115      	bne.n	8015116 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	68db      	ldr	r3, [r3, #12]
 80150ee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80150f6:	2001      	movs	r0, #1
 80150f8:	f7f5 ff6e 	bl	800afd8 <HAL_Delay>
      ms++;
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	3301      	adds	r3, #1
 8015100:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	f001 f985 	bl	8016412 <USB_GetMode>
 8015108:	4603      	mov	r3, r0
 801510a:	2b01      	cmp	r3, #1
 801510c:	d01e      	beq.n	801514c <USB_SetCurrentMode+0x84>
 801510e:	68fb      	ldr	r3, [r7, #12]
 8015110:	2b31      	cmp	r3, #49	; 0x31
 8015112:	d9f0      	bls.n	80150f6 <USB_SetCurrentMode+0x2e>
 8015114:	e01a      	b.n	801514c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8015116:	78fb      	ldrb	r3, [r7, #3]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d115      	bne.n	8015148 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	68db      	ldr	r3, [r3, #12]
 8015120:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8015128:	2001      	movs	r0, #1
 801512a:	f7f5 ff55 	bl	800afd8 <HAL_Delay>
      ms++;
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	3301      	adds	r3, #1
 8015132:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8015134:	6878      	ldr	r0, [r7, #4]
 8015136:	f001 f96c 	bl	8016412 <USB_GetMode>
 801513a:	4603      	mov	r3, r0
 801513c:	2b00      	cmp	r3, #0
 801513e:	d005      	beq.n	801514c <USB_SetCurrentMode+0x84>
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	2b31      	cmp	r3, #49	; 0x31
 8015144:	d9f0      	bls.n	8015128 <USB_SetCurrentMode+0x60>
 8015146:	e001      	b.n	801514c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8015148:	2301      	movs	r3, #1
 801514a:	e005      	b.n	8015158 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	2b32      	cmp	r3, #50	; 0x32
 8015150:	d101      	bne.n	8015156 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8015152:	2301      	movs	r3, #1
 8015154:	e000      	b.n	8015158 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8015156:	2300      	movs	r3, #0
}
 8015158:	4618      	mov	r0, r3
 801515a:	3710      	adds	r7, #16
 801515c:	46bd      	mov	sp, r7
 801515e:	bd80      	pop	{r7, pc}

08015160 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015160:	b084      	sub	sp, #16
 8015162:	b580      	push	{r7, lr}
 8015164:	b086      	sub	sp, #24
 8015166:	af00      	add	r7, sp, #0
 8015168:	6078      	str	r0, [r7, #4]
 801516a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801516e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015172:	2300      	movs	r3, #0
 8015174:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801517a:	2300      	movs	r3, #0
 801517c:	613b      	str	r3, [r7, #16]
 801517e:	e009      	b.n	8015194 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8015180:	687a      	ldr	r2, [r7, #4]
 8015182:	693b      	ldr	r3, [r7, #16]
 8015184:	3340      	adds	r3, #64	; 0x40
 8015186:	009b      	lsls	r3, r3, #2
 8015188:	4413      	add	r3, r2
 801518a:	2200      	movs	r2, #0
 801518c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801518e:	693b      	ldr	r3, [r7, #16]
 8015190:	3301      	adds	r3, #1
 8015192:	613b      	str	r3, [r7, #16]
 8015194:	693b      	ldr	r3, [r7, #16]
 8015196:	2b0e      	cmp	r3, #14
 8015198:	d9f2      	bls.n	8015180 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801519a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801519c:	2b00      	cmp	r3, #0
 801519e:	d11c      	bne.n	80151da <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80151a0:	68fb      	ldr	r3, [r7, #12]
 80151a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80151a6:	685b      	ldr	r3, [r3, #4]
 80151a8:	68fa      	ldr	r2, [r7, #12]
 80151aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80151ae:	f043 0302 	orr.w	r3, r3, #2
 80151b2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151b8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	681b      	ldr	r3, [r3, #0]
 80151c4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	601a      	str	r2, [r3, #0]
 80151d8:	e005      	b.n	80151e6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80151e6:	68fb      	ldr	r3, [r7, #12]
 80151e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80151ec:	461a      	mov	r2, r3
 80151ee:	2300      	movs	r3, #0
 80151f0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80151f8:	4619      	mov	r1, r3
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015200:	461a      	mov	r2, r3
 8015202:	680b      	ldr	r3, [r1, #0]
 8015204:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8015206:	2103      	movs	r1, #3
 8015208:	6878      	ldr	r0, [r7, #4]
 801520a:	f000 f959 	bl	80154c0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801520e:	2110      	movs	r1, #16
 8015210:	6878      	ldr	r0, [r7, #4]
 8015212:	f000 f8f1 	bl	80153f8 <USB_FlushTxFifo>
 8015216:	4603      	mov	r3, r0
 8015218:	2b00      	cmp	r3, #0
 801521a:	d001      	beq.n	8015220 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 801521c:	2301      	movs	r3, #1
 801521e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015220:	6878      	ldr	r0, [r7, #4]
 8015222:	f000 f91d 	bl	8015460 <USB_FlushRxFifo>
 8015226:	4603      	mov	r3, r0
 8015228:	2b00      	cmp	r3, #0
 801522a:	d001      	beq.n	8015230 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 801522c:	2301      	movs	r3, #1
 801522e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8015230:	68fb      	ldr	r3, [r7, #12]
 8015232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015236:	461a      	mov	r2, r3
 8015238:	2300      	movs	r3, #0
 801523a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801523c:	68fb      	ldr	r3, [r7, #12]
 801523e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015242:	461a      	mov	r2, r3
 8015244:	2300      	movs	r3, #0
 8015246:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8015248:	68fb      	ldr	r3, [r7, #12]
 801524a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801524e:	461a      	mov	r2, r3
 8015250:	2300      	movs	r3, #0
 8015252:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015254:	2300      	movs	r3, #0
 8015256:	613b      	str	r3, [r7, #16]
 8015258:	e043      	b.n	80152e2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801525a:	693b      	ldr	r3, [r7, #16]
 801525c:	015a      	lsls	r2, r3, #5
 801525e:	68fb      	ldr	r3, [r7, #12]
 8015260:	4413      	add	r3, r2
 8015262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801526c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015270:	d118      	bne.n	80152a4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8015272:	693b      	ldr	r3, [r7, #16]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d10a      	bne.n	801528e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8015278:	693b      	ldr	r3, [r7, #16]
 801527a:	015a      	lsls	r2, r3, #5
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	4413      	add	r3, r2
 8015280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015284:	461a      	mov	r2, r3
 8015286:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801528a:	6013      	str	r3, [r2, #0]
 801528c:	e013      	b.n	80152b6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801528e:	693b      	ldr	r3, [r7, #16]
 8015290:	015a      	lsls	r2, r3, #5
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	4413      	add	r3, r2
 8015296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801529a:	461a      	mov	r2, r3
 801529c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80152a0:	6013      	str	r3, [r2, #0]
 80152a2:	e008      	b.n	80152b6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80152a4:	693b      	ldr	r3, [r7, #16]
 80152a6:	015a      	lsls	r2, r3, #5
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	4413      	add	r3, r2
 80152ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80152b0:	461a      	mov	r2, r3
 80152b2:	2300      	movs	r3, #0
 80152b4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80152b6:	693b      	ldr	r3, [r7, #16]
 80152b8:	015a      	lsls	r2, r3, #5
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	4413      	add	r3, r2
 80152be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80152c2:	461a      	mov	r2, r3
 80152c4:	2300      	movs	r3, #0
 80152c6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80152c8:	693b      	ldr	r3, [r7, #16]
 80152ca:	015a      	lsls	r2, r3, #5
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	4413      	add	r3, r2
 80152d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80152d4:	461a      	mov	r2, r3
 80152d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80152da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80152dc:	693b      	ldr	r3, [r7, #16]
 80152de:	3301      	adds	r3, #1
 80152e0:	613b      	str	r3, [r7, #16]
 80152e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152e4:	693a      	ldr	r2, [r7, #16]
 80152e6:	429a      	cmp	r2, r3
 80152e8:	d3b7      	bcc.n	801525a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80152ea:	2300      	movs	r3, #0
 80152ec:	613b      	str	r3, [r7, #16]
 80152ee:	e043      	b.n	8015378 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80152f0:	693b      	ldr	r3, [r7, #16]
 80152f2:	015a      	lsls	r2, r3, #5
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	4413      	add	r3, r2
 80152f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015302:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015306:	d118      	bne.n	801533a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8015308:	693b      	ldr	r3, [r7, #16]
 801530a:	2b00      	cmp	r3, #0
 801530c:	d10a      	bne.n	8015324 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801530e:	693b      	ldr	r3, [r7, #16]
 8015310:	015a      	lsls	r2, r3, #5
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	4413      	add	r3, r2
 8015316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801531a:	461a      	mov	r2, r3
 801531c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8015320:	6013      	str	r3, [r2, #0]
 8015322:	e013      	b.n	801534c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8015324:	693b      	ldr	r3, [r7, #16]
 8015326:	015a      	lsls	r2, r3, #5
 8015328:	68fb      	ldr	r3, [r7, #12]
 801532a:	4413      	add	r3, r2
 801532c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015330:	461a      	mov	r2, r3
 8015332:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8015336:	6013      	str	r3, [r2, #0]
 8015338:	e008      	b.n	801534c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801533a:	693b      	ldr	r3, [r7, #16]
 801533c:	015a      	lsls	r2, r3, #5
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	4413      	add	r3, r2
 8015342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015346:	461a      	mov	r2, r3
 8015348:	2300      	movs	r3, #0
 801534a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801534c:	693b      	ldr	r3, [r7, #16]
 801534e:	015a      	lsls	r2, r3, #5
 8015350:	68fb      	ldr	r3, [r7, #12]
 8015352:	4413      	add	r3, r2
 8015354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015358:	461a      	mov	r2, r3
 801535a:	2300      	movs	r3, #0
 801535c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801535e:	693b      	ldr	r3, [r7, #16]
 8015360:	015a      	lsls	r2, r3, #5
 8015362:	68fb      	ldr	r3, [r7, #12]
 8015364:	4413      	add	r3, r2
 8015366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801536a:	461a      	mov	r2, r3
 801536c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8015370:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015372:	693b      	ldr	r3, [r7, #16]
 8015374:	3301      	adds	r3, #1
 8015376:	613b      	str	r3, [r7, #16]
 8015378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801537a:	693a      	ldr	r2, [r7, #16]
 801537c:	429a      	cmp	r2, r3
 801537e:	d3b7      	bcc.n	80152f0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015386:	691b      	ldr	r3, [r3, #16]
 8015388:	68fa      	ldr	r2, [r7, #12]
 801538a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801538e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015392:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2200      	movs	r2, #0
 8015398:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80153a0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	699b      	ldr	r3, [r3, #24]
 80153a6:	f043 0210 	orr.w	r2, r3, #16
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	699a      	ldr	r2, [r3, #24]
 80153b2:	4b10      	ldr	r3, [pc, #64]	; (80153f4 <USB_DevInit+0x294>)
 80153b4:	4313      	orrs	r3, r2
 80153b6:	687a      	ldr	r2, [r7, #4]
 80153b8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80153ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d005      	beq.n	80153cc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	699b      	ldr	r3, [r3, #24]
 80153c4:	f043 0208 	orr.w	r2, r3, #8
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80153cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80153ce:	2b01      	cmp	r3, #1
 80153d0:	d107      	bne.n	80153e2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	699b      	ldr	r3, [r3, #24]
 80153d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80153da:	f043 0304 	orr.w	r3, r3, #4
 80153de:	687a      	ldr	r2, [r7, #4]
 80153e0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80153e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80153e4:	4618      	mov	r0, r3
 80153e6:	3718      	adds	r7, #24
 80153e8:	46bd      	mov	sp, r7
 80153ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80153ee:	b004      	add	sp, #16
 80153f0:	4770      	bx	lr
 80153f2:	bf00      	nop
 80153f4:	803c3800 	.word	0x803c3800

080153f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80153f8:	b480      	push	{r7}
 80153fa:	b085      	sub	sp, #20
 80153fc:	af00      	add	r7, sp, #0
 80153fe:	6078      	str	r0, [r7, #4]
 8015400:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8015402:	2300      	movs	r3, #0
 8015404:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	3301      	adds	r3, #1
 801540a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	4a13      	ldr	r2, [pc, #76]	; (801545c <USB_FlushTxFifo+0x64>)
 8015410:	4293      	cmp	r3, r2
 8015412:	d901      	bls.n	8015418 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8015414:	2303      	movs	r3, #3
 8015416:	e01b      	b.n	8015450 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	691b      	ldr	r3, [r3, #16]
 801541c:	2b00      	cmp	r3, #0
 801541e:	daf2      	bge.n	8015406 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8015420:	2300      	movs	r3, #0
 8015422:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8015424:	683b      	ldr	r3, [r7, #0]
 8015426:	019b      	lsls	r3, r3, #6
 8015428:	f043 0220 	orr.w	r2, r3, #32
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	3301      	adds	r3, #1
 8015434:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	4a08      	ldr	r2, [pc, #32]	; (801545c <USB_FlushTxFifo+0x64>)
 801543a:	4293      	cmp	r3, r2
 801543c:	d901      	bls.n	8015442 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801543e:	2303      	movs	r3, #3
 8015440:	e006      	b.n	8015450 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	691b      	ldr	r3, [r3, #16]
 8015446:	f003 0320 	and.w	r3, r3, #32
 801544a:	2b20      	cmp	r3, #32
 801544c:	d0f0      	beq.n	8015430 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801544e:	2300      	movs	r3, #0
}
 8015450:	4618      	mov	r0, r3
 8015452:	3714      	adds	r7, #20
 8015454:	46bd      	mov	sp, r7
 8015456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801545a:	4770      	bx	lr
 801545c:	00030d40 	.word	0x00030d40

08015460 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8015460:	b480      	push	{r7}
 8015462:	b085      	sub	sp, #20
 8015464:	af00      	add	r7, sp, #0
 8015466:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015468:	2300      	movs	r3, #0
 801546a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801546c:	68fb      	ldr	r3, [r7, #12]
 801546e:	3301      	adds	r3, #1
 8015470:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	4a11      	ldr	r2, [pc, #68]	; (80154bc <USB_FlushRxFifo+0x5c>)
 8015476:	4293      	cmp	r3, r2
 8015478:	d901      	bls.n	801547e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801547a:	2303      	movs	r3, #3
 801547c:	e018      	b.n	80154b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	691b      	ldr	r3, [r3, #16]
 8015482:	2b00      	cmp	r3, #0
 8015484:	daf2      	bge.n	801546c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8015486:	2300      	movs	r3, #0
 8015488:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	2210      	movs	r2, #16
 801548e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	3301      	adds	r3, #1
 8015494:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	4a08      	ldr	r2, [pc, #32]	; (80154bc <USB_FlushRxFifo+0x5c>)
 801549a:	4293      	cmp	r3, r2
 801549c:	d901      	bls.n	80154a2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801549e:	2303      	movs	r3, #3
 80154a0:	e006      	b.n	80154b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	691b      	ldr	r3, [r3, #16]
 80154a6:	f003 0310 	and.w	r3, r3, #16
 80154aa:	2b10      	cmp	r3, #16
 80154ac:	d0f0      	beq.n	8015490 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80154ae:	2300      	movs	r3, #0
}
 80154b0:	4618      	mov	r0, r3
 80154b2:	3714      	adds	r7, #20
 80154b4:	46bd      	mov	sp, r7
 80154b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ba:	4770      	bx	lr
 80154bc:	00030d40 	.word	0x00030d40

080154c0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80154c0:	b480      	push	{r7}
 80154c2:	b085      	sub	sp, #20
 80154c4:	af00      	add	r7, sp, #0
 80154c6:	6078      	str	r0, [r7, #4]
 80154c8:	460b      	mov	r3, r1
 80154ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80154d6:	681a      	ldr	r2, [r3, #0]
 80154d8:	78fb      	ldrb	r3, [r7, #3]
 80154da:	68f9      	ldr	r1, [r7, #12]
 80154dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80154e0:	4313      	orrs	r3, r2
 80154e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80154e4:	2300      	movs	r3, #0
}
 80154e6:	4618      	mov	r0, r3
 80154e8:	3714      	adds	r7, #20
 80154ea:	46bd      	mov	sp, r7
 80154ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154f0:	4770      	bx	lr

080154f2 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80154f2:	b480      	push	{r7}
 80154f4:	b087      	sub	sp, #28
 80154f6:	af00      	add	r7, sp, #0
 80154f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80154fe:	693b      	ldr	r3, [r7, #16]
 8015500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015504:	689b      	ldr	r3, [r3, #8]
 8015506:	f003 0306 	and.w	r3, r3, #6
 801550a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	2b02      	cmp	r3, #2
 8015510:	d002      	beq.n	8015518 <USB_GetDevSpeed+0x26>
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	2b06      	cmp	r3, #6
 8015516:	d102      	bne.n	801551e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8015518:	2302      	movs	r3, #2
 801551a:	75fb      	strb	r3, [r7, #23]
 801551c:	e001      	b.n	8015522 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 801551e:	230f      	movs	r3, #15
 8015520:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8015522:	7dfb      	ldrb	r3, [r7, #23]
}
 8015524:	4618      	mov	r0, r3
 8015526:	371c      	adds	r7, #28
 8015528:	46bd      	mov	sp, r7
 801552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801552e:	4770      	bx	lr

08015530 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015530:	b480      	push	{r7}
 8015532:	b085      	sub	sp, #20
 8015534:	af00      	add	r7, sp, #0
 8015536:	6078      	str	r0, [r7, #4]
 8015538:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801553e:	683b      	ldr	r3, [r7, #0]
 8015540:	781b      	ldrb	r3, [r3, #0]
 8015542:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015544:	683b      	ldr	r3, [r7, #0]
 8015546:	785b      	ldrb	r3, [r3, #1]
 8015548:	2b01      	cmp	r3, #1
 801554a:	d13a      	bne.n	80155c2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015552:	69da      	ldr	r2, [r3, #28]
 8015554:	683b      	ldr	r3, [r7, #0]
 8015556:	781b      	ldrb	r3, [r3, #0]
 8015558:	f003 030f 	and.w	r3, r3, #15
 801555c:	2101      	movs	r1, #1
 801555e:	fa01 f303 	lsl.w	r3, r1, r3
 8015562:	b29b      	uxth	r3, r3
 8015564:	68f9      	ldr	r1, [r7, #12]
 8015566:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801556a:	4313      	orrs	r3, r2
 801556c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801556e:	68bb      	ldr	r3, [r7, #8]
 8015570:	015a      	lsls	r2, r3, #5
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	4413      	add	r3, r2
 8015576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8015580:	2b00      	cmp	r3, #0
 8015582:	d155      	bne.n	8015630 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015584:	68bb      	ldr	r3, [r7, #8]
 8015586:	015a      	lsls	r2, r3, #5
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	4413      	add	r3, r2
 801558c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015590:	681a      	ldr	r2, [r3, #0]
 8015592:	683b      	ldr	r3, [r7, #0]
 8015594:	68db      	ldr	r3, [r3, #12]
 8015596:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801559a:	683b      	ldr	r3, [r7, #0]
 801559c:	791b      	ldrb	r3, [r3, #4]
 801559e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80155a0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	059b      	lsls	r3, r3, #22
 80155a6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80155a8:	4313      	orrs	r3, r2
 80155aa:	68ba      	ldr	r2, [r7, #8]
 80155ac:	0151      	lsls	r1, r2, #5
 80155ae:	68fa      	ldr	r2, [r7, #12]
 80155b0:	440a      	add	r2, r1
 80155b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80155b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80155ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80155be:	6013      	str	r3, [r2, #0]
 80155c0:	e036      	b.n	8015630 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80155c8:	69da      	ldr	r2, [r3, #28]
 80155ca:	683b      	ldr	r3, [r7, #0]
 80155cc:	781b      	ldrb	r3, [r3, #0]
 80155ce:	f003 030f 	and.w	r3, r3, #15
 80155d2:	2101      	movs	r1, #1
 80155d4:	fa01 f303 	lsl.w	r3, r1, r3
 80155d8:	041b      	lsls	r3, r3, #16
 80155da:	68f9      	ldr	r1, [r7, #12]
 80155dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80155e0:	4313      	orrs	r3, r2
 80155e2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80155e4:	68bb      	ldr	r3, [r7, #8]
 80155e6:	015a      	lsls	r2, r3, #5
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	4413      	add	r3, r2
 80155ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d11a      	bne.n	8015630 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80155fa:	68bb      	ldr	r3, [r7, #8]
 80155fc:	015a      	lsls	r2, r3, #5
 80155fe:	68fb      	ldr	r3, [r7, #12]
 8015600:	4413      	add	r3, r2
 8015602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015606:	681a      	ldr	r2, [r3, #0]
 8015608:	683b      	ldr	r3, [r7, #0]
 801560a:	68db      	ldr	r3, [r3, #12]
 801560c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8015610:	683b      	ldr	r3, [r7, #0]
 8015612:	791b      	ldrb	r3, [r3, #4]
 8015614:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015616:	430b      	orrs	r3, r1
 8015618:	4313      	orrs	r3, r2
 801561a:	68ba      	ldr	r2, [r7, #8]
 801561c:	0151      	lsls	r1, r2, #5
 801561e:	68fa      	ldr	r2, [r7, #12]
 8015620:	440a      	add	r2, r1
 8015622:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801562a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801562e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8015630:	2300      	movs	r3, #0
}
 8015632:	4618      	mov	r0, r3
 8015634:	3714      	adds	r7, #20
 8015636:	46bd      	mov	sp, r7
 8015638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801563c:	4770      	bx	lr
	...

08015640 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015640:	b480      	push	{r7}
 8015642:	b085      	sub	sp, #20
 8015644:	af00      	add	r7, sp, #0
 8015646:	6078      	str	r0, [r7, #4]
 8015648:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801564e:	683b      	ldr	r3, [r7, #0]
 8015650:	781b      	ldrb	r3, [r3, #0]
 8015652:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8015654:	683b      	ldr	r3, [r7, #0]
 8015656:	785b      	ldrb	r3, [r3, #1]
 8015658:	2b01      	cmp	r3, #1
 801565a:	d161      	bne.n	8015720 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801565c:	68bb      	ldr	r3, [r7, #8]
 801565e:	015a      	lsls	r2, r3, #5
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	4413      	add	r3, r2
 8015664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801566e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015672:	d11f      	bne.n	80156b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8015674:	68bb      	ldr	r3, [r7, #8]
 8015676:	015a      	lsls	r2, r3, #5
 8015678:	68fb      	ldr	r3, [r7, #12]
 801567a:	4413      	add	r3, r2
 801567c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	68ba      	ldr	r2, [r7, #8]
 8015684:	0151      	lsls	r1, r2, #5
 8015686:	68fa      	ldr	r2, [r7, #12]
 8015688:	440a      	add	r2, r1
 801568a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801568e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015692:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015694:	68bb      	ldr	r3, [r7, #8]
 8015696:	015a      	lsls	r2, r3, #5
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	4413      	add	r3, r2
 801569c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	68ba      	ldr	r2, [r7, #8]
 80156a4:	0151      	lsls	r1, r2, #5
 80156a6:	68fa      	ldr	r2, [r7, #12]
 80156a8:	440a      	add	r2, r1
 80156aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80156ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80156b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80156ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80156bc:	683b      	ldr	r3, [r7, #0]
 80156be:	781b      	ldrb	r3, [r3, #0]
 80156c0:	f003 030f 	and.w	r3, r3, #15
 80156c4:	2101      	movs	r1, #1
 80156c6:	fa01 f303 	lsl.w	r3, r1, r3
 80156ca:	b29b      	uxth	r3, r3
 80156cc:	43db      	mvns	r3, r3
 80156ce:	68f9      	ldr	r1, [r7, #12]
 80156d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80156d4:	4013      	ands	r3, r2
 80156d6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80156de:	69da      	ldr	r2, [r3, #28]
 80156e0:	683b      	ldr	r3, [r7, #0]
 80156e2:	781b      	ldrb	r3, [r3, #0]
 80156e4:	f003 030f 	and.w	r3, r3, #15
 80156e8:	2101      	movs	r1, #1
 80156ea:	fa01 f303 	lsl.w	r3, r1, r3
 80156ee:	b29b      	uxth	r3, r3
 80156f0:	43db      	mvns	r3, r3
 80156f2:	68f9      	ldr	r1, [r7, #12]
 80156f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80156f8:	4013      	ands	r3, r2
 80156fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80156fc:	68bb      	ldr	r3, [r7, #8]
 80156fe:	015a      	lsls	r2, r3, #5
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	4413      	add	r3, r2
 8015704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015708:	681a      	ldr	r2, [r3, #0]
 801570a:	68bb      	ldr	r3, [r7, #8]
 801570c:	0159      	lsls	r1, r3, #5
 801570e:	68fb      	ldr	r3, [r7, #12]
 8015710:	440b      	add	r3, r1
 8015712:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015716:	4619      	mov	r1, r3
 8015718:	4b35      	ldr	r3, [pc, #212]	; (80157f0 <USB_DeactivateEndpoint+0x1b0>)
 801571a:	4013      	ands	r3, r2
 801571c:	600b      	str	r3, [r1, #0]
 801571e:	e060      	b.n	80157e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015720:	68bb      	ldr	r3, [r7, #8]
 8015722:	015a      	lsls	r2, r3, #5
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	4413      	add	r3, r2
 8015728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015736:	d11f      	bne.n	8015778 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015738:	68bb      	ldr	r3, [r7, #8]
 801573a:	015a      	lsls	r2, r3, #5
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	4413      	add	r3, r2
 8015740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	68ba      	ldr	r2, [r7, #8]
 8015748:	0151      	lsls	r1, r2, #5
 801574a:	68fa      	ldr	r2, [r7, #12]
 801574c:	440a      	add	r2, r1
 801574e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015752:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015756:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8015758:	68bb      	ldr	r3, [r7, #8]
 801575a:	015a      	lsls	r2, r3, #5
 801575c:	68fb      	ldr	r3, [r7, #12]
 801575e:	4413      	add	r3, r2
 8015760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	68ba      	ldr	r2, [r7, #8]
 8015768:	0151      	lsls	r1, r2, #5
 801576a:	68fa      	ldr	r2, [r7, #12]
 801576c:	440a      	add	r2, r1
 801576e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015772:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015776:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015778:	68fb      	ldr	r3, [r7, #12]
 801577a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801577e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015780:	683b      	ldr	r3, [r7, #0]
 8015782:	781b      	ldrb	r3, [r3, #0]
 8015784:	f003 030f 	and.w	r3, r3, #15
 8015788:	2101      	movs	r1, #1
 801578a:	fa01 f303 	lsl.w	r3, r1, r3
 801578e:	041b      	lsls	r3, r3, #16
 8015790:	43db      	mvns	r3, r3
 8015792:	68f9      	ldr	r1, [r7, #12]
 8015794:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015798:	4013      	ands	r3, r2
 801579a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80157a2:	69da      	ldr	r2, [r3, #28]
 80157a4:	683b      	ldr	r3, [r7, #0]
 80157a6:	781b      	ldrb	r3, [r3, #0]
 80157a8:	f003 030f 	and.w	r3, r3, #15
 80157ac:	2101      	movs	r1, #1
 80157ae:	fa01 f303 	lsl.w	r3, r1, r3
 80157b2:	041b      	lsls	r3, r3, #16
 80157b4:	43db      	mvns	r3, r3
 80157b6:	68f9      	ldr	r1, [r7, #12]
 80157b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80157bc:	4013      	ands	r3, r2
 80157be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80157c0:	68bb      	ldr	r3, [r7, #8]
 80157c2:	015a      	lsls	r2, r3, #5
 80157c4:	68fb      	ldr	r3, [r7, #12]
 80157c6:	4413      	add	r3, r2
 80157c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80157cc:	681a      	ldr	r2, [r3, #0]
 80157ce:	68bb      	ldr	r3, [r7, #8]
 80157d0:	0159      	lsls	r1, r3, #5
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	440b      	add	r3, r1
 80157d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80157da:	4619      	mov	r1, r3
 80157dc:	4b05      	ldr	r3, [pc, #20]	; (80157f4 <USB_DeactivateEndpoint+0x1b4>)
 80157de:	4013      	ands	r3, r2
 80157e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80157e2:	2300      	movs	r3, #0
}
 80157e4:	4618      	mov	r0, r3
 80157e6:	3714      	adds	r7, #20
 80157e8:	46bd      	mov	sp, r7
 80157ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ee:	4770      	bx	lr
 80157f0:	ec337800 	.word	0xec337800
 80157f4:	eff37800 	.word	0xeff37800

080157f8 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b086      	sub	sp, #24
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]
 8015800:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8015806:	683b      	ldr	r3, [r7, #0]
 8015808:	781b      	ldrb	r3, [r3, #0]
 801580a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801580c:	683b      	ldr	r3, [r7, #0]
 801580e:	785b      	ldrb	r3, [r3, #1]
 8015810:	2b01      	cmp	r3, #1
 8015812:	f040 810a 	bne.w	8015a2a <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015816:	683b      	ldr	r3, [r7, #0]
 8015818:	699b      	ldr	r3, [r3, #24]
 801581a:	2b00      	cmp	r3, #0
 801581c:	d132      	bne.n	8015884 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801581e:	693b      	ldr	r3, [r7, #16]
 8015820:	015a      	lsls	r2, r3, #5
 8015822:	697b      	ldr	r3, [r7, #20]
 8015824:	4413      	add	r3, r2
 8015826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801582a:	691b      	ldr	r3, [r3, #16]
 801582c:	693a      	ldr	r2, [r7, #16]
 801582e:	0151      	lsls	r1, r2, #5
 8015830:	697a      	ldr	r2, [r7, #20]
 8015832:	440a      	add	r2, r1
 8015834:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015838:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801583c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8015840:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015842:	693b      	ldr	r3, [r7, #16]
 8015844:	015a      	lsls	r2, r3, #5
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	4413      	add	r3, r2
 801584a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801584e:	691b      	ldr	r3, [r3, #16]
 8015850:	693a      	ldr	r2, [r7, #16]
 8015852:	0151      	lsls	r1, r2, #5
 8015854:	697a      	ldr	r2, [r7, #20]
 8015856:	440a      	add	r2, r1
 8015858:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801585c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015860:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015862:	693b      	ldr	r3, [r7, #16]
 8015864:	015a      	lsls	r2, r3, #5
 8015866:	697b      	ldr	r3, [r7, #20]
 8015868:	4413      	add	r3, r2
 801586a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801586e:	691b      	ldr	r3, [r3, #16]
 8015870:	693a      	ldr	r2, [r7, #16]
 8015872:	0151      	lsls	r1, r2, #5
 8015874:	697a      	ldr	r2, [r7, #20]
 8015876:	440a      	add	r2, r1
 8015878:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801587c:	0cdb      	lsrs	r3, r3, #19
 801587e:	04db      	lsls	r3, r3, #19
 8015880:	6113      	str	r3, [r2, #16]
 8015882:	e074      	b.n	801596e <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015884:	693b      	ldr	r3, [r7, #16]
 8015886:	015a      	lsls	r2, r3, #5
 8015888:	697b      	ldr	r3, [r7, #20]
 801588a:	4413      	add	r3, r2
 801588c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015890:	691b      	ldr	r3, [r3, #16]
 8015892:	693a      	ldr	r2, [r7, #16]
 8015894:	0151      	lsls	r1, r2, #5
 8015896:	697a      	ldr	r2, [r7, #20]
 8015898:	440a      	add	r2, r1
 801589a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801589e:	0cdb      	lsrs	r3, r3, #19
 80158a0:	04db      	lsls	r3, r3, #19
 80158a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80158a4:	693b      	ldr	r3, [r7, #16]
 80158a6:	015a      	lsls	r2, r3, #5
 80158a8:	697b      	ldr	r3, [r7, #20]
 80158aa:	4413      	add	r3, r2
 80158ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80158b0:	691b      	ldr	r3, [r3, #16]
 80158b2:	693a      	ldr	r2, [r7, #16]
 80158b4:	0151      	lsls	r1, r2, #5
 80158b6:	697a      	ldr	r2, [r7, #20]
 80158b8:	440a      	add	r2, r1
 80158ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80158be:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80158c2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80158c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80158c8:	693b      	ldr	r3, [r7, #16]
 80158ca:	015a      	lsls	r2, r3, #5
 80158cc:	697b      	ldr	r3, [r7, #20]
 80158ce:	4413      	add	r3, r2
 80158d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80158d4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80158d6:	683b      	ldr	r3, [r7, #0]
 80158d8:	6999      	ldr	r1, [r3, #24]
 80158da:	683b      	ldr	r3, [r7, #0]
 80158dc:	68db      	ldr	r3, [r3, #12]
 80158de:	440b      	add	r3, r1
 80158e0:	1e59      	subs	r1, r3, #1
 80158e2:	683b      	ldr	r3, [r7, #0]
 80158e4:	68db      	ldr	r3, [r3, #12]
 80158e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80158ea:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80158ec:	4b9e      	ldr	r3, [pc, #632]	; (8015b68 <USB_EPStartXfer+0x370>)
 80158ee:	400b      	ands	r3, r1
 80158f0:	6939      	ldr	r1, [r7, #16]
 80158f2:	0148      	lsls	r0, r1, #5
 80158f4:	6979      	ldr	r1, [r7, #20]
 80158f6:	4401      	add	r1, r0
 80158f8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80158fc:	4313      	orrs	r3, r2
 80158fe:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015900:	693b      	ldr	r3, [r7, #16]
 8015902:	015a      	lsls	r2, r3, #5
 8015904:	697b      	ldr	r3, [r7, #20]
 8015906:	4413      	add	r3, r2
 8015908:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801590c:	691a      	ldr	r2, [r3, #16]
 801590e:	683b      	ldr	r3, [r7, #0]
 8015910:	699b      	ldr	r3, [r3, #24]
 8015912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015916:	6939      	ldr	r1, [r7, #16]
 8015918:	0148      	lsls	r0, r1, #5
 801591a:	6979      	ldr	r1, [r7, #20]
 801591c:	4401      	add	r1, r0
 801591e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8015922:	4313      	orrs	r3, r2
 8015924:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8015926:	683b      	ldr	r3, [r7, #0]
 8015928:	791b      	ldrb	r3, [r3, #4]
 801592a:	2b01      	cmp	r3, #1
 801592c:	d11f      	bne.n	801596e <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801592e:	693b      	ldr	r3, [r7, #16]
 8015930:	015a      	lsls	r2, r3, #5
 8015932:	697b      	ldr	r3, [r7, #20]
 8015934:	4413      	add	r3, r2
 8015936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801593a:	691b      	ldr	r3, [r3, #16]
 801593c:	693a      	ldr	r2, [r7, #16]
 801593e:	0151      	lsls	r1, r2, #5
 8015940:	697a      	ldr	r2, [r7, #20]
 8015942:	440a      	add	r2, r1
 8015944:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015948:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 801594c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801594e:	693b      	ldr	r3, [r7, #16]
 8015950:	015a      	lsls	r2, r3, #5
 8015952:	697b      	ldr	r3, [r7, #20]
 8015954:	4413      	add	r3, r2
 8015956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801595a:	691b      	ldr	r3, [r3, #16]
 801595c:	693a      	ldr	r2, [r7, #16]
 801595e:	0151      	lsls	r1, r2, #5
 8015960:	697a      	ldr	r2, [r7, #20]
 8015962:	440a      	add	r2, r1
 8015964:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015968:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801596c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801596e:	693b      	ldr	r3, [r7, #16]
 8015970:	015a      	lsls	r2, r3, #5
 8015972:	697b      	ldr	r3, [r7, #20]
 8015974:	4413      	add	r3, r2
 8015976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	693a      	ldr	r2, [r7, #16]
 801597e:	0151      	lsls	r1, r2, #5
 8015980:	697a      	ldr	r2, [r7, #20]
 8015982:	440a      	add	r2, r1
 8015984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015988:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801598c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 801598e:	683b      	ldr	r3, [r7, #0]
 8015990:	791b      	ldrb	r3, [r3, #4]
 8015992:	2b01      	cmp	r3, #1
 8015994:	d015      	beq.n	80159c2 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8015996:	683b      	ldr	r3, [r7, #0]
 8015998:	699b      	ldr	r3, [r3, #24]
 801599a:	2b00      	cmp	r3, #0
 801599c:	f000 8106 	beq.w	8015bac <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80159a0:	697b      	ldr	r3, [r7, #20]
 80159a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80159a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80159a8:	683b      	ldr	r3, [r7, #0]
 80159aa:	781b      	ldrb	r3, [r3, #0]
 80159ac:	f003 030f 	and.w	r3, r3, #15
 80159b0:	2101      	movs	r1, #1
 80159b2:	fa01 f303 	lsl.w	r3, r1, r3
 80159b6:	6979      	ldr	r1, [r7, #20]
 80159b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80159bc:	4313      	orrs	r3, r2
 80159be:	634b      	str	r3, [r1, #52]	; 0x34
 80159c0:	e0f4      	b.n	8015bac <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80159c2:	697b      	ldr	r3, [r7, #20]
 80159c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80159c8:	689b      	ldr	r3, [r3, #8]
 80159ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d110      	bne.n	80159f4 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80159d2:	693b      	ldr	r3, [r7, #16]
 80159d4:	015a      	lsls	r2, r3, #5
 80159d6:	697b      	ldr	r3, [r7, #20]
 80159d8:	4413      	add	r3, r2
 80159da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	693a      	ldr	r2, [r7, #16]
 80159e2:	0151      	lsls	r1, r2, #5
 80159e4:	697a      	ldr	r2, [r7, #20]
 80159e6:	440a      	add	r2, r1
 80159e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80159ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80159f0:	6013      	str	r3, [r2, #0]
 80159f2:	e00f      	b.n	8015a14 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80159f4:	693b      	ldr	r3, [r7, #16]
 80159f6:	015a      	lsls	r2, r3, #5
 80159f8:	697b      	ldr	r3, [r7, #20]
 80159fa:	4413      	add	r3, r2
 80159fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015a00:	681b      	ldr	r3, [r3, #0]
 8015a02:	693a      	ldr	r2, [r7, #16]
 8015a04:	0151      	lsls	r1, r2, #5
 8015a06:	697a      	ldr	r2, [r7, #20]
 8015a08:	440a      	add	r2, r1
 8015a0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015a12:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8015a14:	683b      	ldr	r3, [r7, #0]
 8015a16:	6919      	ldr	r1, [r3, #16]
 8015a18:	683b      	ldr	r3, [r7, #0]
 8015a1a:	781a      	ldrb	r2, [r3, #0]
 8015a1c:	683b      	ldr	r3, [r7, #0]
 8015a1e:	699b      	ldr	r3, [r3, #24]
 8015a20:	b29b      	uxth	r3, r3
 8015a22:	6878      	ldr	r0, [r7, #4]
 8015a24:	f000 fa94 	bl	8015f50 <USB_WritePacket>
 8015a28:	e0c0      	b.n	8015bac <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015a2a:	693b      	ldr	r3, [r7, #16]
 8015a2c:	015a      	lsls	r2, r3, #5
 8015a2e:	697b      	ldr	r3, [r7, #20]
 8015a30:	4413      	add	r3, r2
 8015a32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015a36:	691b      	ldr	r3, [r3, #16]
 8015a38:	693a      	ldr	r2, [r7, #16]
 8015a3a:	0151      	lsls	r1, r2, #5
 8015a3c:	697a      	ldr	r2, [r7, #20]
 8015a3e:	440a      	add	r2, r1
 8015a40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015a44:	0cdb      	lsrs	r3, r3, #19
 8015a46:	04db      	lsls	r3, r3, #19
 8015a48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8015a4a:	693b      	ldr	r3, [r7, #16]
 8015a4c:	015a      	lsls	r2, r3, #5
 8015a4e:	697b      	ldr	r3, [r7, #20]
 8015a50:	4413      	add	r3, r2
 8015a52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015a56:	691b      	ldr	r3, [r3, #16]
 8015a58:	693a      	ldr	r2, [r7, #16]
 8015a5a:	0151      	lsls	r1, r2, #5
 8015a5c:	697a      	ldr	r2, [r7, #20]
 8015a5e:	440a      	add	r2, r1
 8015a60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015a64:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8015a68:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8015a6c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8015a6e:	683b      	ldr	r3, [r7, #0]
 8015a70:	699b      	ldr	r3, [r3, #24]
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d123      	bne.n	8015abe <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8015a76:	693b      	ldr	r3, [r7, #16]
 8015a78:	015a      	lsls	r2, r3, #5
 8015a7a:	697b      	ldr	r3, [r7, #20]
 8015a7c:	4413      	add	r3, r2
 8015a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015a82:	691a      	ldr	r2, [r3, #16]
 8015a84:	683b      	ldr	r3, [r7, #0]
 8015a86:	68db      	ldr	r3, [r3, #12]
 8015a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015a8c:	6939      	ldr	r1, [r7, #16]
 8015a8e:	0148      	lsls	r0, r1, #5
 8015a90:	6979      	ldr	r1, [r7, #20]
 8015a92:	4401      	add	r1, r0
 8015a94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8015a98:	4313      	orrs	r3, r2
 8015a9a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015a9c:	693b      	ldr	r3, [r7, #16]
 8015a9e:	015a      	lsls	r2, r3, #5
 8015aa0:	697b      	ldr	r3, [r7, #20]
 8015aa2:	4413      	add	r3, r2
 8015aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015aa8:	691b      	ldr	r3, [r3, #16]
 8015aaa:	693a      	ldr	r2, [r7, #16]
 8015aac:	0151      	lsls	r1, r2, #5
 8015aae:	697a      	ldr	r2, [r7, #20]
 8015ab0:	440a      	add	r2, r1
 8015ab2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015ab6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015aba:	6113      	str	r3, [r2, #16]
 8015abc:	e037      	b.n	8015b2e <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015abe:	683b      	ldr	r3, [r7, #0]
 8015ac0:	699a      	ldr	r2, [r3, #24]
 8015ac2:	683b      	ldr	r3, [r7, #0]
 8015ac4:	68db      	ldr	r3, [r3, #12]
 8015ac6:	4413      	add	r3, r2
 8015ac8:	1e5a      	subs	r2, r3, #1
 8015aca:	683b      	ldr	r3, [r7, #0]
 8015acc:	68db      	ldr	r3, [r3, #12]
 8015ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8015ad2:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	68db      	ldr	r3, [r3, #12]
 8015ad8:	89fa      	ldrh	r2, [r7, #14]
 8015ada:	fb03 f202 	mul.w	r2, r3, r2
 8015ade:	683b      	ldr	r3, [r7, #0]
 8015ae0:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8015ae2:	693b      	ldr	r3, [r7, #16]
 8015ae4:	015a      	lsls	r2, r3, #5
 8015ae6:	697b      	ldr	r3, [r7, #20]
 8015ae8:	4413      	add	r3, r2
 8015aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015aee:	691a      	ldr	r2, [r3, #16]
 8015af0:	89fb      	ldrh	r3, [r7, #14]
 8015af2:	04d9      	lsls	r1, r3, #19
 8015af4:	4b1c      	ldr	r3, [pc, #112]	; (8015b68 <USB_EPStartXfer+0x370>)
 8015af6:	400b      	ands	r3, r1
 8015af8:	6939      	ldr	r1, [r7, #16]
 8015afa:	0148      	lsls	r0, r1, #5
 8015afc:	6979      	ldr	r1, [r7, #20]
 8015afe:	4401      	add	r1, r0
 8015b00:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8015b04:	4313      	orrs	r3, r2
 8015b06:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8015b08:	693b      	ldr	r3, [r7, #16]
 8015b0a:	015a      	lsls	r2, r3, #5
 8015b0c:	697b      	ldr	r3, [r7, #20]
 8015b0e:	4413      	add	r3, r2
 8015b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015b14:	691a      	ldr	r2, [r3, #16]
 8015b16:	683b      	ldr	r3, [r7, #0]
 8015b18:	69db      	ldr	r3, [r3, #28]
 8015b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015b1e:	6939      	ldr	r1, [r7, #16]
 8015b20:	0148      	lsls	r0, r1, #5
 8015b22:	6979      	ldr	r1, [r7, #20]
 8015b24:	4401      	add	r1, r0
 8015b26:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8015b2a:	4313      	orrs	r3, r2
 8015b2c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8015b2e:	683b      	ldr	r3, [r7, #0]
 8015b30:	791b      	ldrb	r3, [r3, #4]
 8015b32:	2b01      	cmp	r3, #1
 8015b34:	d12a      	bne.n	8015b8c <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015b36:	697b      	ldr	r3, [r7, #20]
 8015b38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015b3c:	689b      	ldr	r3, [r3, #8]
 8015b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d112      	bne.n	8015b6c <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8015b46:	693b      	ldr	r3, [r7, #16]
 8015b48:	015a      	lsls	r2, r3, #5
 8015b4a:	697b      	ldr	r3, [r7, #20]
 8015b4c:	4413      	add	r3, r2
 8015b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	693a      	ldr	r2, [r7, #16]
 8015b56:	0151      	lsls	r1, r2, #5
 8015b58:	697a      	ldr	r2, [r7, #20]
 8015b5a:	440a      	add	r2, r1
 8015b5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015b60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8015b64:	6013      	str	r3, [r2, #0]
 8015b66:	e011      	b.n	8015b8c <USB_EPStartXfer+0x394>
 8015b68:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8015b6c:	693b      	ldr	r3, [r7, #16]
 8015b6e:	015a      	lsls	r2, r3, #5
 8015b70:	697b      	ldr	r3, [r7, #20]
 8015b72:	4413      	add	r3, r2
 8015b74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	693a      	ldr	r2, [r7, #16]
 8015b7c:	0151      	lsls	r1, r2, #5
 8015b7e:	697a      	ldr	r2, [r7, #20]
 8015b80:	440a      	add	r2, r1
 8015b82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015b8a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8015b8c:	693b      	ldr	r3, [r7, #16]
 8015b8e:	015a      	lsls	r2, r3, #5
 8015b90:	697b      	ldr	r3, [r7, #20]
 8015b92:	4413      	add	r3, r2
 8015b94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	693a      	ldr	r2, [r7, #16]
 8015b9c:	0151      	lsls	r1, r2, #5
 8015b9e:	697a      	ldr	r2, [r7, #20]
 8015ba0:	440a      	add	r2, r1
 8015ba2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015ba6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8015baa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015bac:	2300      	movs	r3, #0
}
 8015bae:	4618      	mov	r0, r3
 8015bb0:	3718      	adds	r7, #24
 8015bb2:	46bd      	mov	sp, r7
 8015bb4:	bd80      	pop	{r7, pc}
 8015bb6:	bf00      	nop

08015bb8 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b085      	sub	sp, #20
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	6078      	str	r0, [r7, #4]
 8015bc0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015bc6:	683b      	ldr	r3, [r7, #0]
 8015bc8:	781b      	ldrb	r3, [r3, #0]
 8015bca:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015bcc:	683b      	ldr	r3, [r7, #0]
 8015bce:	785b      	ldrb	r3, [r3, #1]
 8015bd0:	2b01      	cmp	r3, #1
 8015bd2:	f040 80ab 	bne.w	8015d2c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015bd6:	683b      	ldr	r3, [r7, #0]
 8015bd8:	699b      	ldr	r3, [r3, #24]
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d132      	bne.n	8015c44 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015bde:	68bb      	ldr	r3, [r7, #8]
 8015be0:	015a      	lsls	r2, r3, #5
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	4413      	add	r3, r2
 8015be6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015bea:	691b      	ldr	r3, [r3, #16]
 8015bec:	68ba      	ldr	r2, [r7, #8]
 8015bee:	0151      	lsls	r1, r2, #5
 8015bf0:	68fa      	ldr	r2, [r7, #12]
 8015bf2:	440a      	add	r2, r1
 8015bf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015bf8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8015bfc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8015c00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015c02:	68bb      	ldr	r3, [r7, #8]
 8015c04:	015a      	lsls	r2, r3, #5
 8015c06:	68fb      	ldr	r3, [r7, #12]
 8015c08:	4413      	add	r3, r2
 8015c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015c0e:	691b      	ldr	r3, [r3, #16]
 8015c10:	68ba      	ldr	r2, [r7, #8]
 8015c12:	0151      	lsls	r1, r2, #5
 8015c14:	68fa      	ldr	r2, [r7, #12]
 8015c16:	440a      	add	r2, r1
 8015c18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015c1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015c20:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015c22:	68bb      	ldr	r3, [r7, #8]
 8015c24:	015a      	lsls	r2, r3, #5
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	4413      	add	r3, r2
 8015c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015c2e:	691b      	ldr	r3, [r3, #16]
 8015c30:	68ba      	ldr	r2, [r7, #8]
 8015c32:	0151      	lsls	r1, r2, #5
 8015c34:	68fa      	ldr	r2, [r7, #12]
 8015c36:	440a      	add	r2, r1
 8015c38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015c3c:	0cdb      	lsrs	r3, r3, #19
 8015c3e:	04db      	lsls	r3, r3, #19
 8015c40:	6113      	str	r3, [r2, #16]
 8015c42:	e04e      	b.n	8015ce2 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015c44:	68bb      	ldr	r3, [r7, #8]
 8015c46:	015a      	lsls	r2, r3, #5
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	4413      	add	r3, r2
 8015c4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015c50:	691b      	ldr	r3, [r3, #16]
 8015c52:	68ba      	ldr	r2, [r7, #8]
 8015c54:	0151      	lsls	r1, r2, #5
 8015c56:	68fa      	ldr	r2, [r7, #12]
 8015c58:	440a      	add	r2, r1
 8015c5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015c5e:	0cdb      	lsrs	r3, r3, #19
 8015c60:	04db      	lsls	r3, r3, #19
 8015c62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015c64:	68bb      	ldr	r3, [r7, #8]
 8015c66:	015a      	lsls	r2, r3, #5
 8015c68:	68fb      	ldr	r3, [r7, #12]
 8015c6a:	4413      	add	r3, r2
 8015c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015c70:	691b      	ldr	r3, [r3, #16]
 8015c72:	68ba      	ldr	r2, [r7, #8]
 8015c74:	0151      	lsls	r1, r2, #5
 8015c76:	68fa      	ldr	r2, [r7, #12]
 8015c78:	440a      	add	r2, r1
 8015c7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015c7e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8015c82:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8015c86:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8015c88:	683b      	ldr	r3, [r7, #0]
 8015c8a:	699a      	ldr	r2, [r3, #24]
 8015c8c:	683b      	ldr	r3, [r7, #0]
 8015c8e:	68db      	ldr	r3, [r3, #12]
 8015c90:	429a      	cmp	r2, r3
 8015c92:	d903      	bls.n	8015c9c <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8015c94:	683b      	ldr	r3, [r7, #0]
 8015c96:	68da      	ldr	r2, [r3, #12]
 8015c98:	683b      	ldr	r3, [r7, #0]
 8015c9a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015c9c:	68bb      	ldr	r3, [r7, #8]
 8015c9e:	015a      	lsls	r2, r3, #5
 8015ca0:	68fb      	ldr	r3, [r7, #12]
 8015ca2:	4413      	add	r3, r2
 8015ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015ca8:	691b      	ldr	r3, [r3, #16]
 8015caa:	68ba      	ldr	r2, [r7, #8]
 8015cac:	0151      	lsls	r1, r2, #5
 8015cae:	68fa      	ldr	r2, [r7, #12]
 8015cb0:	440a      	add	r2, r1
 8015cb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015cb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015cba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015cbc:	68bb      	ldr	r3, [r7, #8]
 8015cbe:	015a      	lsls	r2, r3, #5
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	4413      	add	r3, r2
 8015cc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015cc8:	691a      	ldr	r2, [r3, #16]
 8015cca:	683b      	ldr	r3, [r7, #0]
 8015ccc:	699b      	ldr	r3, [r3, #24]
 8015cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015cd2:	68b9      	ldr	r1, [r7, #8]
 8015cd4:	0148      	lsls	r0, r1, #5
 8015cd6:	68f9      	ldr	r1, [r7, #12]
 8015cd8:	4401      	add	r1, r0
 8015cda:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8015cde:	4313      	orrs	r3, r2
 8015ce0:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015ce2:	68bb      	ldr	r3, [r7, #8]
 8015ce4:	015a      	lsls	r2, r3, #5
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	4413      	add	r3, r2
 8015cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	68ba      	ldr	r2, [r7, #8]
 8015cf2:	0151      	lsls	r1, r2, #5
 8015cf4:	68fa      	ldr	r2, [r7, #12]
 8015cf6:	440a      	add	r2, r1
 8015cf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015cfc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8015d00:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8015d02:	683b      	ldr	r3, [r7, #0]
 8015d04:	699b      	ldr	r3, [r3, #24]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d071      	beq.n	8015dee <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8015d0a:	68fb      	ldr	r3, [r7, #12]
 8015d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015d12:	683b      	ldr	r3, [r7, #0]
 8015d14:	781b      	ldrb	r3, [r3, #0]
 8015d16:	f003 030f 	and.w	r3, r3, #15
 8015d1a:	2101      	movs	r1, #1
 8015d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8015d20:	68f9      	ldr	r1, [r7, #12]
 8015d22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015d26:	4313      	orrs	r3, r2
 8015d28:	634b      	str	r3, [r1, #52]	; 0x34
 8015d2a:	e060      	b.n	8015dee <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015d2c:	68bb      	ldr	r3, [r7, #8]
 8015d2e:	015a      	lsls	r2, r3, #5
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	4413      	add	r3, r2
 8015d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015d38:	691b      	ldr	r3, [r3, #16]
 8015d3a:	68ba      	ldr	r2, [r7, #8]
 8015d3c:	0151      	lsls	r1, r2, #5
 8015d3e:	68fa      	ldr	r2, [r7, #12]
 8015d40:	440a      	add	r2, r1
 8015d42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015d46:	0cdb      	lsrs	r3, r3, #19
 8015d48:	04db      	lsls	r3, r3, #19
 8015d4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8015d4c:	68bb      	ldr	r3, [r7, #8]
 8015d4e:	015a      	lsls	r2, r3, #5
 8015d50:	68fb      	ldr	r3, [r7, #12]
 8015d52:	4413      	add	r3, r2
 8015d54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015d58:	691b      	ldr	r3, [r3, #16]
 8015d5a:	68ba      	ldr	r2, [r7, #8]
 8015d5c:	0151      	lsls	r1, r2, #5
 8015d5e:	68fa      	ldr	r2, [r7, #12]
 8015d60:	440a      	add	r2, r1
 8015d62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015d66:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8015d6a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8015d6e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8015d70:	683b      	ldr	r3, [r7, #0]
 8015d72:	699b      	ldr	r3, [r3, #24]
 8015d74:	2b00      	cmp	r3, #0
 8015d76:	d003      	beq.n	8015d80 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8015d78:	683b      	ldr	r3, [r7, #0]
 8015d7a:	68da      	ldr	r2, [r3, #12]
 8015d7c:	683b      	ldr	r3, [r7, #0]
 8015d7e:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	68da      	ldr	r2, [r3, #12]
 8015d84:	683b      	ldr	r3, [r7, #0]
 8015d86:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d88:	68bb      	ldr	r3, [r7, #8]
 8015d8a:	015a      	lsls	r2, r3, #5
 8015d8c:	68fb      	ldr	r3, [r7, #12]
 8015d8e:	4413      	add	r3, r2
 8015d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015d94:	691b      	ldr	r3, [r3, #16]
 8015d96:	68ba      	ldr	r2, [r7, #8]
 8015d98:	0151      	lsls	r1, r2, #5
 8015d9a:	68fa      	ldr	r2, [r7, #12]
 8015d9c:	440a      	add	r2, r1
 8015d9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015da2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015da6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8015da8:	68bb      	ldr	r3, [r7, #8]
 8015daa:	015a      	lsls	r2, r3, #5
 8015dac:	68fb      	ldr	r3, [r7, #12]
 8015dae:	4413      	add	r3, r2
 8015db0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015db4:	691a      	ldr	r2, [r3, #16]
 8015db6:	683b      	ldr	r3, [r7, #0]
 8015db8:	69db      	ldr	r3, [r3, #28]
 8015dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015dbe:	68b9      	ldr	r1, [r7, #8]
 8015dc0:	0148      	lsls	r0, r1, #5
 8015dc2:	68f9      	ldr	r1, [r7, #12]
 8015dc4:	4401      	add	r1, r0
 8015dc6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8015dca:	4313      	orrs	r3, r2
 8015dcc:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8015dce:	68bb      	ldr	r3, [r7, #8]
 8015dd0:	015a      	lsls	r2, r3, #5
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	4413      	add	r3, r2
 8015dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	68ba      	ldr	r2, [r7, #8]
 8015dde:	0151      	lsls	r1, r2, #5
 8015de0:	68fa      	ldr	r2, [r7, #12]
 8015de2:	440a      	add	r2, r1
 8015de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015de8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8015dec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015dee:	2300      	movs	r3, #0
}
 8015df0:	4618      	mov	r0, r3
 8015df2:	3714      	adds	r7, #20
 8015df4:	46bd      	mov	sp, r7
 8015df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dfa:	4770      	bx	lr

08015dfc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015dfc:	b480      	push	{r7}
 8015dfe:	b087      	sub	sp, #28
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
 8015e04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8015e06:	2300      	movs	r3, #0
 8015e08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8015e0a:	2300      	movs	r3, #0
 8015e0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015e12:	683b      	ldr	r3, [r7, #0]
 8015e14:	785b      	ldrb	r3, [r3, #1]
 8015e16:	2b01      	cmp	r3, #1
 8015e18:	d14a      	bne.n	8015eb0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015e1a:	683b      	ldr	r3, [r7, #0]
 8015e1c:	781b      	ldrb	r3, [r3, #0]
 8015e1e:	015a      	lsls	r2, r3, #5
 8015e20:	693b      	ldr	r3, [r7, #16]
 8015e22:	4413      	add	r3, r2
 8015e24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e28:	681b      	ldr	r3, [r3, #0]
 8015e2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015e32:	f040 8086 	bne.w	8015f42 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8015e36:	683b      	ldr	r3, [r7, #0]
 8015e38:	781b      	ldrb	r3, [r3, #0]
 8015e3a:	015a      	lsls	r2, r3, #5
 8015e3c:	693b      	ldr	r3, [r7, #16]
 8015e3e:	4413      	add	r3, r2
 8015e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	683a      	ldr	r2, [r7, #0]
 8015e48:	7812      	ldrb	r2, [r2, #0]
 8015e4a:	0151      	lsls	r1, r2, #5
 8015e4c:	693a      	ldr	r2, [r7, #16]
 8015e4e:	440a      	add	r2, r1
 8015e50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015e54:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015e58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015e5a:	683b      	ldr	r3, [r7, #0]
 8015e5c:	781b      	ldrb	r3, [r3, #0]
 8015e5e:	015a      	lsls	r2, r3, #5
 8015e60:	693b      	ldr	r3, [r7, #16]
 8015e62:	4413      	add	r3, r2
 8015e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	683a      	ldr	r2, [r7, #0]
 8015e6c:	7812      	ldrb	r2, [r2, #0]
 8015e6e:	0151      	lsls	r1, r2, #5
 8015e70:	693a      	ldr	r2, [r7, #16]
 8015e72:	440a      	add	r2, r1
 8015e74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015e78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015e7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	3301      	adds	r3, #1
 8015e82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	f242 7210 	movw	r2, #10000	; 0x2710
 8015e8a:	4293      	cmp	r3, r2
 8015e8c:	d902      	bls.n	8015e94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015e8e:	2301      	movs	r3, #1
 8015e90:	75fb      	strb	r3, [r7, #23]
          break;
 8015e92:	e056      	b.n	8015f42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8015e94:	683b      	ldr	r3, [r7, #0]
 8015e96:	781b      	ldrb	r3, [r3, #0]
 8015e98:	015a      	lsls	r2, r3, #5
 8015e9a:	693b      	ldr	r3, [r7, #16]
 8015e9c:	4413      	add	r3, r2
 8015e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015eac:	d0e7      	beq.n	8015e7e <USB_EPStopXfer+0x82>
 8015eae:	e048      	b.n	8015f42 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015eb0:	683b      	ldr	r3, [r7, #0]
 8015eb2:	781b      	ldrb	r3, [r3, #0]
 8015eb4:	015a      	lsls	r2, r3, #5
 8015eb6:	693b      	ldr	r3, [r7, #16]
 8015eb8:	4413      	add	r3, r2
 8015eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015ec4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015ec8:	d13b      	bne.n	8015f42 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015eca:	683b      	ldr	r3, [r7, #0]
 8015ecc:	781b      	ldrb	r3, [r3, #0]
 8015ece:	015a      	lsls	r2, r3, #5
 8015ed0:	693b      	ldr	r3, [r7, #16]
 8015ed2:	4413      	add	r3, r2
 8015ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015ed8:	681b      	ldr	r3, [r3, #0]
 8015eda:	683a      	ldr	r2, [r7, #0]
 8015edc:	7812      	ldrb	r2, [r2, #0]
 8015ede:	0151      	lsls	r1, r2, #5
 8015ee0:	693a      	ldr	r2, [r7, #16]
 8015ee2:	440a      	add	r2, r1
 8015ee4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015ee8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8015eec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015eee:	683b      	ldr	r3, [r7, #0]
 8015ef0:	781b      	ldrb	r3, [r3, #0]
 8015ef2:	015a      	lsls	r2, r3, #5
 8015ef4:	693b      	ldr	r3, [r7, #16]
 8015ef6:	4413      	add	r3, r2
 8015ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015efc:	681b      	ldr	r3, [r3, #0]
 8015efe:	683a      	ldr	r2, [r7, #0]
 8015f00:	7812      	ldrb	r2, [r2, #0]
 8015f02:	0151      	lsls	r1, r2, #5
 8015f04:	693a      	ldr	r2, [r7, #16]
 8015f06:	440a      	add	r2, r1
 8015f08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015f0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8015f10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015f12:	68fb      	ldr	r3, [r7, #12]
 8015f14:	3301      	adds	r3, #1
 8015f16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	f242 7210 	movw	r2, #10000	; 0x2710
 8015f1e:	4293      	cmp	r3, r2
 8015f20:	d902      	bls.n	8015f28 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8015f22:	2301      	movs	r3, #1
 8015f24:	75fb      	strb	r3, [r7, #23]
          break;
 8015f26:	e00c      	b.n	8015f42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8015f28:	683b      	ldr	r3, [r7, #0]
 8015f2a:	781b      	ldrb	r3, [r3, #0]
 8015f2c:	015a      	lsls	r2, r3, #5
 8015f2e:	693b      	ldr	r3, [r7, #16]
 8015f30:	4413      	add	r3, r2
 8015f32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015f3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8015f40:	d0e7      	beq.n	8015f12 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8015f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8015f44:	4618      	mov	r0, r3
 8015f46:	371c      	adds	r7, #28
 8015f48:	46bd      	mov	sp, r7
 8015f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f4e:	4770      	bx	lr

08015f50 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8015f50:	b480      	push	{r7}
 8015f52:	b089      	sub	sp, #36	; 0x24
 8015f54:	af00      	add	r7, sp, #0
 8015f56:	60f8      	str	r0, [r7, #12]
 8015f58:	60b9      	str	r1, [r7, #8]
 8015f5a:	4611      	mov	r1, r2
 8015f5c:	461a      	mov	r2, r3
 8015f5e:	460b      	mov	r3, r1
 8015f60:	71fb      	strb	r3, [r7, #7]
 8015f62:	4613      	mov	r3, r2
 8015f64:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8015f6a:	68bb      	ldr	r3, [r7, #8]
 8015f6c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8015f6e:	88bb      	ldrh	r3, [r7, #4]
 8015f70:	3303      	adds	r3, #3
 8015f72:	089b      	lsrs	r3, r3, #2
 8015f74:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8015f76:	2300      	movs	r3, #0
 8015f78:	61bb      	str	r3, [r7, #24]
 8015f7a:	e018      	b.n	8015fae <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8015f7c:	79fb      	ldrb	r3, [r7, #7]
 8015f7e:	031a      	lsls	r2, r3, #12
 8015f80:	697b      	ldr	r3, [r7, #20]
 8015f82:	4413      	add	r3, r2
 8015f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015f88:	461a      	mov	r2, r3
 8015f8a:	69fb      	ldr	r3, [r7, #28]
 8015f8c:	681b      	ldr	r3, [r3, #0]
 8015f8e:	6013      	str	r3, [r2, #0]
    pSrc++;
 8015f90:	69fb      	ldr	r3, [r7, #28]
 8015f92:	3301      	adds	r3, #1
 8015f94:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8015f96:	69fb      	ldr	r3, [r7, #28]
 8015f98:	3301      	adds	r3, #1
 8015f9a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8015f9c:	69fb      	ldr	r3, [r7, #28]
 8015f9e:	3301      	adds	r3, #1
 8015fa0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8015fa2:	69fb      	ldr	r3, [r7, #28]
 8015fa4:	3301      	adds	r3, #1
 8015fa6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8015fa8:	69bb      	ldr	r3, [r7, #24]
 8015faa:	3301      	adds	r3, #1
 8015fac:	61bb      	str	r3, [r7, #24]
 8015fae:	69ba      	ldr	r2, [r7, #24]
 8015fb0:	693b      	ldr	r3, [r7, #16]
 8015fb2:	429a      	cmp	r2, r3
 8015fb4:	d3e2      	bcc.n	8015f7c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8015fb6:	2300      	movs	r3, #0
}
 8015fb8:	4618      	mov	r0, r3
 8015fba:	3724      	adds	r7, #36	; 0x24
 8015fbc:	46bd      	mov	sp, r7
 8015fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fc2:	4770      	bx	lr

08015fc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015fc4:	b480      	push	{r7}
 8015fc6:	b08b      	sub	sp, #44	; 0x2c
 8015fc8:	af00      	add	r7, sp, #0
 8015fca:	60f8      	str	r0, [r7, #12]
 8015fcc:	60b9      	str	r1, [r7, #8]
 8015fce:	4613      	mov	r3, r2
 8015fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015fd6:	68bb      	ldr	r3, [r7, #8]
 8015fd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8015fda:	88fb      	ldrh	r3, [r7, #6]
 8015fdc:	089b      	lsrs	r3, r3, #2
 8015fde:	b29b      	uxth	r3, r3
 8015fe0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015fe2:	88fb      	ldrh	r3, [r7, #6]
 8015fe4:	f003 0303 	and.w	r3, r3, #3
 8015fe8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8015fea:	2300      	movs	r3, #0
 8015fec:	623b      	str	r3, [r7, #32]
 8015fee:	e014      	b.n	801601a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015ff0:	69bb      	ldr	r3, [r7, #24]
 8015ff2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015ff6:	681a      	ldr	r2, [r3, #0]
 8015ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ffa:	601a      	str	r2, [r3, #0]
    pDest++;
 8015ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ffe:	3301      	adds	r3, #1
 8016000:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8016002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016004:	3301      	adds	r3, #1
 8016006:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8016008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801600a:	3301      	adds	r3, #1
 801600c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801600e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016010:	3301      	adds	r3, #1
 8016012:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8016014:	6a3b      	ldr	r3, [r7, #32]
 8016016:	3301      	adds	r3, #1
 8016018:	623b      	str	r3, [r7, #32]
 801601a:	6a3a      	ldr	r2, [r7, #32]
 801601c:	697b      	ldr	r3, [r7, #20]
 801601e:	429a      	cmp	r2, r3
 8016020:	d3e6      	bcc.n	8015ff0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8016022:	8bfb      	ldrh	r3, [r7, #30]
 8016024:	2b00      	cmp	r3, #0
 8016026:	d01e      	beq.n	8016066 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8016028:	2300      	movs	r3, #0
 801602a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801602c:	69bb      	ldr	r3, [r7, #24]
 801602e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016032:	461a      	mov	r2, r3
 8016034:	f107 0310 	add.w	r3, r7, #16
 8016038:	6812      	ldr	r2, [r2, #0]
 801603a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801603c:	693a      	ldr	r2, [r7, #16]
 801603e:	6a3b      	ldr	r3, [r7, #32]
 8016040:	b2db      	uxtb	r3, r3
 8016042:	00db      	lsls	r3, r3, #3
 8016044:	fa22 f303 	lsr.w	r3, r2, r3
 8016048:	b2da      	uxtb	r2, r3
 801604a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801604c:	701a      	strb	r2, [r3, #0]
      i++;
 801604e:	6a3b      	ldr	r3, [r7, #32]
 8016050:	3301      	adds	r3, #1
 8016052:	623b      	str	r3, [r7, #32]
      pDest++;
 8016054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016056:	3301      	adds	r3, #1
 8016058:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 801605a:	8bfb      	ldrh	r3, [r7, #30]
 801605c:	3b01      	subs	r3, #1
 801605e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8016060:	8bfb      	ldrh	r3, [r7, #30]
 8016062:	2b00      	cmp	r3, #0
 8016064:	d1ea      	bne.n	801603c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8016066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8016068:	4618      	mov	r0, r3
 801606a:	372c      	adds	r7, #44	; 0x2c
 801606c:	46bd      	mov	sp, r7
 801606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016072:	4770      	bx	lr

08016074 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016074:	b480      	push	{r7}
 8016076:	b085      	sub	sp, #20
 8016078:	af00      	add	r7, sp, #0
 801607a:	6078      	str	r0, [r7, #4]
 801607c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8016082:	683b      	ldr	r3, [r7, #0]
 8016084:	781b      	ldrb	r3, [r3, #0]
 8016086:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8016088:	683b      	ldr	r3, [r7, #0]
 801608a:	785b      	ldrb	r3, [r3, #1]
 801608c:	2b01      	cmp	r3, #1
 801608e:	d12c      	bne.n	80160ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8016090:	68bb      	ldr	r3, [r7, #8]
 8016092:	015a      	lsls	r2, r3, #5
 8016094:	68fb      	ldr	r3, [r7, #12]
 8016096:	4413      	add	r3, r2
 8016098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	2b00      	cmp	r3, #0
 80160a0:	db12      	blt.n	80160c8 <USB_EPSetStall+0x54>
 80160a2:	68bb      	ldr	r3, [r7, #8]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d00f      	beq.n	80160c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80160a8:	68bb      	ldr	r3, [r7, #8]
 80160aa:	015a      	lsls	r2, r3, #5
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	4413      	add	r3, r2
 80160b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	68ba      	ldr	r2, [r7, #8]
 80160b8:	0151      	lsls	r1, r2, #5
 80160ba:	68fa      	ldr	r2, [r7, #12]
 80160bc:	440a      	add	r2, r1
 80160be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80160c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80160c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80160c8:	68bb      	ldr	r3, [r7, #8]
 80160ca:	015a      	lsls	r2, r3, #5
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	4413      	add	r3, r2
 80160d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	68ba      	ldr	r2, [r7, #8]
 80160d8:	0151      	lsls	r1, r2, #5
 80160da:	68fa      	ldr	r2, [r7, #12]
 80160dc:	440a      	add	r2, r1
 80160de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80160e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80160e6:	6013      	str	r3, [r2, #0]
 80160e8:	e02b      	b.n	8016142 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80160ea:	68bb      	ldr	r3, [r7, #8]
 80160ec:	015a      	lsls	r2, r3, #5
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	4413      	add	r3, r2
 80160f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80160f6:	681b      	ldr	r3, [r3, #0]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	db12      	blt.n	8016122 <USB_EPSetStall+0xae>
 80160fc:	68bb      	ldr	r3, [r7, #8]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d00f      	beq.n	8016122 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8016102:	68bb      	ldr	r3, [r7, #8]
 8016104:	015a      	lsls	r2, r3, #5
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	4413      	add	r3, r2
 801610a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801610e:	681b      	ldr	r3, [r3, #0]
 8016110:	68ba      	ldr	r2, [r7, #8]
 8016112:	0151      	lsls	r1, r2, #5
 8016114:	68fa      	ldr	r2, [r7, #12]
 8016116:	440a      	add	r2, r1
 8016118:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801611c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8016120:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8016122:	68bb      	ldr	r3, [r7, #8]
 8016124:	015a      	lsls	r2, r3, #5
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	4413      	add	r3, r2
 801612a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	68ba      	ldr	r2, [r7, #8]
 8016132:	0151      	lsls	r1, r2, #5
 8016134:	68fa      	ldr	r2, [r7, #12]
 8016136:	440a      	add	r2, r1
 8016138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801613c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016140:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016142:	2300      	movs	r3, #0
}
 8016144:	4618      	mov	r0, r3
 8016146:	3714      	adds	r7, #20
 8016148:	46bd      	mov	sp, r7
 801614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801614e:	4770      	bx	lr

08016150 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016150:	b480      	push	{r7}
 8016152:	b085      	sub	sp, #20
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
 8016158:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801615e:	683b      	ldr	r3, [r7, #0]
 8016160:	781b      	ldrb	r3, [r3, #0]
 8016162:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8016164:	683b      	ldr	r3, [r7, #0]
 8016166:	785b      	ldrb	r3, [r3, #1]
 8016168:	2b01      	cmp	r3, #1
 801616a:	d128      	bne.n	80161be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801616c:	68bb      	ldr	r3, [r7, #8]
 801616e:	015a      	lsls	r2, r3, #5
 8016170:	68fb      	ldr	r3, [r7, #12]
 8016172:	4413      	add	r3, r2
 8016174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	68ba      	ldr	r2, [r7, #8]
 801617c:	0151      	lsls	r1, r2, #5
 801617e:	68fa      	ldr	r2, [r7, #12]
 8016180:	440a      	add	r2, r1
 8016182:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016186:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801618a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801618c:	683b      	ldr	r3, [r7, #0]
 801618e:	791b      	ldrb	r3, [r3, #4]
 8016190:	2b03      	cmp	r3, #3
 8016192:	d003      	beq.n	801619c <USB_EPClearStall+0x4c>
 8016194:	683b      	ldr	r3, [r7, #0]
 8016196:	791b      	ldrb	r3, [r3, #4]
 8016198:	2b02      	cmp	r3, #2
 801619a:	d138      	bne.n	801620e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801619c:	68bb      	ldr	r3, [r7, #8]
 801619e:	015a      	lsls	r2, r3, #5
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	4413      	add	r3, r2
 80161a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80161a8:	681b      	ldr	r3, [r3, #0]
 80161aa:	68ba      	ldr	r2, [r7, #8]
 80161ac:	0151      	lsls	r1, r2, #5
 80161ae:	68fa      	ldr	r2, [r7, #12]
 80161b0:	440a      	add	r2, r1
 80161b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80161b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80161ba:	6013      	str	r3, [r2, #0]
 80161bc:	e027      	b.n	801620e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80161be:	68bb      	ldr	r3, [r7, #8]
 80161c0:	015a      	lsls	r2, r3, #5
 80161c2:	68fb      	ldr	r3, [r7, #12]
 80161c4:	4413      	add	r3, r2
 80161c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161ca:	681b      	ldr	r3, [r3, #0]
 80161cc:	68ba      	ldr	r2, [r7, #8]
 80161ce:	0151      	lsls	r1, r2, #5
 80161d0:	68fa      	ldr	r2, [r7, #12]
 80161d2:	440a      	add	r2, r1
 80161d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80161d8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80161dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80161de:	683b      	ldr	r3, [r7, #0]
 80161e0:	791b      	ldrb	r3, [r3, #4]
 80161e2:	2b03      	cmp	r3, #3
 80161e4:	d003      	beq.n	80161ee <USB_EPClearStall+0x9e>
 80161e6:	683b      	ldr	r3, [r7, #0]
 80161e8:	791b      	ldrb	r3, [r3, #4]
 80161ea:	2b02      	cmp	r3, #2
 80161ec:	d10f      	bne.n	801620e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80161ee:	68bb      	ldr	r3, [r7, #8]
 80161f0:	015a      	lsls	r2, r3, #5
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	4413      	add	r3, r2
 80161f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161fa:	681b      	ldr	r3, [r3, #0]
 80161fc:	68ba      	ldr	r2, [r7, #8]
 80161fe:	0151      	lsls	r1, r2, #5
 8016200:	68fa      	ldr	r2, [r7, #12]
 8016202:	440a      	add	r2, r1
 8016204:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801620c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801620e:	2300      	movs	r3, #0
}
 8016210:	4618      	mov	r0, r3
 8016212:	3714      	adds	r7, #20
 8016214:	46bd      	mov	sp, r7
 8016216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801621a:	4770      	bx	lr

0801621c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801621c:	b480      	push	{r7}
 801621e:	b085      	sub	sp, #20
 8016220:	af00      	add	r7, sp, #0
 8016222:	6078      	str	r0, [r7, #4]
 8016224:	460b      	mov	r3, r1
 8016226:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016228:	687b      	ldr	r3, [r7, #4]
 801622a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016232:	681b      	ldr	r3, [r3, #0]
 8016234:	68fa      	ldr	r2, [r7, #12]
 8016236:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801623a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801623e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8016240:	68fb      	ldr	r3, [r7, #12]
 8016242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016246:	681a      	ldr	r2, [r3, #0]
 8016248:	78fb      	ldrb	r3, [r7, #3]
 801624a:	011b      	lsls	r3, r3, #4
 801624c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8016250:	68f9      	ldr	r1, [r7, #12]
 8016252:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016256:	4313      	orrs	r3, r2
 8016258:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801625a:	2300      	movs	r3, #0
}
 801625c:	4618      	mov	r0, r3
 801625e:	3714      	adds	r7, #20
 8016260:	46bd      	mov	sp, r7
 8016262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016266:	4770      	bx	lr

08016268 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8016268:	b480      	push	{r7}
 801626a:	b085      	sub	sp, #20
 801626c:	af00      	add	r7, sp, #0
 801626e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	68fa      	ldr	r2, [r7, #12]
 801627e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016282:	f023 0303 	bic.w	r3, r3, #3
 8016286:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801628e:	685b      	ldr	r3, [r3, #4]
 8016290:	68fa      	ldr	r2, [r7, #12]
 8016292:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016296:	f023 0302 	bic.w	r3, r3, #2
 801629a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801629c:	2300      	movs	r3, #0
}
 801629e:	4618      	mov	r0, r3
 80162a0:	3714      	adds	r7, #20
 80162a2:	46bd      	mov	sp, r7
 80162a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162a8:	4770      	bx	lr

080162aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80162aa:	b480      	push	{r7}
 80162ac:	b085      	sub	sp, #20
 80162ae:	af00      	add	r7, sp, #0
 80162b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	68fa      	ldr	r2, [r7, #12]
 80162c0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80162c4:	f023 0303 	bic.w	r3, r3, #3
 80162c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80162ca:	68fb      	ldr	r3, [r7, #12]
 80162cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80162d0:	685b      	ldr	r3, [r3, #4]
 80162d2:	68fa      	ldr	r2, [r7, #12]
 80162d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80162d8:	f043 0302 	orr.w	r3, r3, #2
 80162dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80162de:	2300      	movs	r3, #0
}
 80162e0:	4618      	mov	r0, r3
 80162e2:	3714      	adds	r7, #20
 80162e4:	46bd      	mov	sp, r7
 80162e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162ea:	4770      	bx	lr

080162ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80162ec:	b480      	push	{r7}
 80162ee:	b085      	sub	sp, #20
 80162f0:	af00      	add	r7, sp, #0
 80162f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	695b      	ldr	r3, [r3, #20]
 80162f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	699b      	ldr	r3, [r3, #24]
 80162fe:	68fa      	ldr	r2, [r7, #12]
 8016300:	4013      	ands	r3, r2
 8016302:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8016304:	68fb      	ldr	r3, [r7, #12]
}
 8016306:	4618      	mov	r0, r3
 8016308:	3714      	adds	r7, #20
 801630a:	46bd      	mov	sp, r7
 801630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016310:	4770      	bx	lr

08016312 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8016312:	b480      	push	{r7}
 8016314:	b085      	sub	sp, #20
 8016316:	af00      	add	r7, sp, #0
 8016318:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801631e:	68fb      	ldr	r3, [r7, #12]
 8016320:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016324:	699b      	ldr	r3, [r3, #24]
 8016326:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801632e:	69db      	ldr	r3, [r3, #28]
 8016330:	68ba      	ldr	r2, [r7, #8]
 8016332:	4013      	ands	r3, r2
 8016334:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8016336:	68bb      	ldr	r3, [r7, #8]
 8016338:	0c1b      	lsrs	r3, r3, #16
}
 801633a:	4618      	mov	r0, r3
 801633c:	3714      	adds	r7, #20
 801633e:	46bd      	mov	sp, r7
 8016340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016344:	4770      	bx	lr

08016346 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8016346:	b480      	push	{r7}
 8016348:	b085      	sub	sp, #20
 801634a:	af00      	add	r7, sp, #0
 801634c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8016352:	68fb      	ldr	r3, [r7, #12]
 8016354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016358:	699b      	ldr	r3, [r3, #24]
 801635a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016362:	69db      	ldr	r3, [r3, #28]
 8016364:	68ba      	ldr	r2, [r7, #8]
 8016366:	4013      	ands	r3, r2
 8016368:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801636a:	68bb      	ldr	r3, [r7, #8]
 801636c:	b29b      	uxth	r3, r3
}
 801636e:	4618      	mov	r0, r3
 8016370:	3714      	adds	r7, #20
 8016372:	46bd      	mov	sp, r7
 8016374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016378:	4770      	bx	lr

0801637a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801637a:	b480      	push	{r7}
 801637c:	b085      	sub	sp, #20
 801637e:	af00      	add	r7, sp, #0
 8016380:	6078      	str	r0, [r7, #4]
 8016382:	460b      	mov	r3, r1
 8016384:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801638a:	78fb      	ldrb	r3, [r7, #3]
 801638c:	015a      	lsls	r2, r3, #5
 801638e:	68fb      	ldr	r3, [r7, #12]
 8016390:	4413      	add	r3, r2
 8016392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016396:	689b      	ldr	r3, [r3, #8]
 8016398:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801639a:	68fb      	ldr	r3, [r7, #12]
 801639c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80163a0:	695b      	ldr	r3, [r3, #20]
 80163a2:	68ba      	ldr	r2, [r7, #8]
 80163a4:	4013      	ands	r3, r2
 80163a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80163a8:	68bb      	ldr	r3, [r7, #8]
}
 80163aa:	4618      	mov	r0, r3
 80163ac:	3714      	adds	r7, #20
 80163ae:	46bd      	mov	sp, r7
 80163b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b4:	4770      	bx	lr

080163b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80163b6:	b480      	push	{r7}
 80163b8:	b087      	sub	sp, #28
 80163ba:	af00      	add	r7, sp, #0
 80163bc:	6078      	str	r0, [r7, #4]
 80163be:	460b      	mov	r3, r1
 80163c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80163c6:	697b      	ldr	r3, [r7, #20]
 80163c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80163cc:	691b      	ldr	r3, [r3, #16]
 80163ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80163d0:	697b      	ldr	r3, [r7, #20]
 80163d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80163d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80163d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80163da:	78fb      	ldrb	r3, [r7, #3]
 80163dc:	f003 030f 	and.w	r3, r3, #15
 80163e0:	68fa      	ldr	r2, [r7, #12]
 80163e2:	fa22 f303 	lsr.w	r3, r2, r3
 80163e6:	01db      	lsls	r3, r3, #7
 80163e8:	b2db      	uxtb	r3, r3
 80163ea:	693a      	ldr	r2, [r7, #16]
 80163ec:	4313      	orrs	r3, r2
 80163ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80163f0:	78fb      	ldrb	r3, [r7, #3]
 80163f2:	015a      	lsls	r2, r3, #5
 80163f4:	697b      	ldr	r3, [r7, #20]
 80163f6:	4413      	add	r3, r2
 80163f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80163fc:	689b      	ldr	r3, [r3, #8]
 80163fe:	693a      	ldr	r2, [r7, #16]
 8016400:	4013      	ands	r3, r2
 8016402:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016404:	68bb      	ldr	r3, [r7, #8]
}
 8016406:	4618      	mov	r0, r3
 8016408:	371c      	adds	r7, #28
 801640a:	46bd      	mov	sp, r7
 801640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016410:	4770      	bx	lr

08016412 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8016412:	b480      	push	{r7}
 8016414:	b083      	sub	sp, #12
 8016416:	af00      	add	r7, sp, #0
 8016418:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	695b      	ldr	r3, [r3, #20]
 801641e:	f003 0301 	and.w	r3, r3, #1
}
 8016422:	4618      	mov	r0, r3
 8016424:	370c      	adds	r7, #12
 8016426:	46bd      	mov	sp, r7
 8016428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801642c:	4770      	bx	lr

0801642e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 801642e:	b480      	push	{r7}
 8016430:	b085      	sub	sp, #20
 8016432:	af00      	add	r7, sp, #0
 8016434:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	68fa      	ldr	r2, [r7, #12]
 8016444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016448:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801644c:	f023 0307 	bic.w	r3, r3, #7
 8016450:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8016452:	68fb      	ldr	r3, [r7, #12]
 8016454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016458:	685b      	ldr	r3, [r3, #4]
 801645a:	68fa      	ldr	r2, [r7, #12]
 801645c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8016464:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8016466:	2300      	movs	r3, #0
}
 8016468:	4618      	mov	r0, r3
 801646a:	3714      	adds	r7, #20
 801646c:	46bd      	mov	sp, r7
 801646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016472:	4770      	bx	lr

08016474 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8016474:	b480      	push	{r7}
 8016476:	b085      	sub	sp, #20
 8016478:	af00      	add	r7, sp, #0
 801647a:	6078      	str	r0, [r7, #4]
 801647c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	333c      	adds	r3, #60	; 0x3c
 8016486:	3304      	adds	r3, #4
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801648c:	68bb      	ldr	r3, [r7, #8]
 801648e:	4a1c      	ldr	r2, [pc, #112]	; (8016500 <USB_EP0_OutStart+0x8c>)
 8016490:	4293      	cmp	r3, r2
 8016492:	d90a      	bls.n	80164aa <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80164a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80164a4:	d101      	bne.n	80164aa <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80164a6:	2300      	movs	r3, #0
 80164a8:	e024      	b.n	80164f4 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80164aa:	68fb      	ldr	r3, [r7, #12]
 80164ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164b0:	461a      	mov	r2, r3
 80164b2:	2300      	movs	r3, #0
 80164b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164bc:	691b      	ldr	r3, [r3, #16]
 80164be:	68fa      	ldr	r2, [r7, #12]
 80164c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80164c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80164c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80164ca:	68fb      	ldr	r3, [r7, #12]
 80164cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164d0:	691b      	ldr	r3, [r3, #16]
 80164d2:	68fa      	ldr	r2, [r7, #12]
 80164d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80164d8:	f043 0318 	orr.w	r3, r3, #24
 80164dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164e4:	691b      	ldr	r3, [r3, #16]
 80164e6:	68fa      	ldr	r2, [r7, #12]
 80164e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80164ec:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80164f0:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80164f2:	2300      	movs	r3, #0
}
 80164f4:	4618      	mov	r0, r3
 80164f6:	3714      	adds	r7, #20
 80164f8:	46bd      	mov	sp, r7
 80164fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164fe:	4770      	bx	lr
 8016500:	4f54300a 	.word	0x4f54300a

08016504 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8016504:	b480      	push	{r7}
 8016506:	b085      	sub	sp, #20
 8016508:	af00      	add	r7, sp, #0
 801650a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801650c:	2300      	movs	r3, #0
 801650e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	3301      	adds	r3, #1
 8016514:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8016516:	68fb      	ldr	r3, [r7, #12]
 8016518:	4a13      	ldr	r2, [pc, #76]	; (8016568 <USB_CoreReset+0x64>)
 801651a:	4293      	cmp	r3, r2
 801651c:	d901      	bls.n	8016522 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801651e:	2303      	movs	r3, #3
 8016520:	e01b      	b.n	801655a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	691b      	ldr	r3, [r3, #16]
 8016526:	2b00      	cmp	r3, #0
 8016528:	daf2      	bge.n	8016510 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801652a:	2300      	movs	r3, #0
 801652c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	691b      	ldr	r3, [r3, #16]
 8016532:	f043 0201 	orr.w	r2, r3, #1
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	3301      	adds	r3, #1
 801653e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	4a09      	ldr	r2, [pc, #36]	; (8016568 <USB_CoreReset+0x64>)
 8016544:	4293      	cmp	r3, r2
 8016546:	d901      	bls.n	801654c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8016548:	2303      	movs	r3, #3
 801654a:	e006      	b.n	801655a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	691b      	ldr	r3, [r3, #16]
 8016550:	f003 0301 	and.w	r3, r3, #1
 8016554:	2b01      	cmp	r3, #1
 8016556:	d0f0      	beq.n	801653a <USB_CoreReset+0x36>

  return HAL_OK;
 8016558:	2300      	movs	r3, #0
}
 801655a:	4618      	mov	r0, r3
 801655c:	3714      	adds	r7, #20
 801655e:	46bd      	mov	sp, r7
 8016560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016564:	4770      	bx	lr
 8016566:	bf00      	nop
 8016568:	00030d40 	.word	0x00030d40

0801656c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b084      	sub	sp, #16
 8016570:	af00      	add	r7, sp, #0
 8016572:	6078      	str	r0, [r7, #4]
 8016574:	460b      	mov	r3, r1
 8016576:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8016578:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801657c:	f002 fa6c 	bl	8018a58 <USBD_static_malloc>
 8016580:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8016582:	68fb      	ldr	r3, [r7, #12]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d105      	bne.n	8016594 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	2200      	movs	r2, #0
 801658c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8016590:	2302      	movs	r3, #2
 8016592:	e066      	b.n	8016662 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	68fa      	ldr	r2, [r7, #12]
 8016598:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	7c1b      	ldrb	r3, [r3, #16]
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d119      	bne.n	80165d8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80165a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80165a8:	2202      	movs	r2, #2
 80165aa:	2181      	movs	r1, #129	; 0x81
 80165ac:	6878      	ldr	r0, [r7, #4]
 80165ae:	f002 f83f 	bl	8018630 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	2201      	movs	r2, #1
 80165b6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80165b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80165bc:	2202      	movs	r2, #2
 80165be:	2101      	movs	r1, #1
 80165c0:	6878      	ldr	r0, [r7, #4]
 80165c2:	f002 f835 	bl	8018630 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	2201      	movs	r2, #1
 80165ca:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	2210      	movs	r2, #16
 80165d2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80165d6:	e016      	b.n	8016606 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80165d8:	2340      	movs	r3, #64	; 0x40
 80165da:	2202      	movs	r2, #2
 80165dc:	2181      	movs	r1, #129	; 0x81
 80165de:	6878      	ldr	r0, [r7, #4]
 80165e0:	f002 f826 	bl	8018630 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80165e4:	687b      	ldr	r3, [r7, #4]
 80165e6:	2201      	movs	r2, #1
 80165e8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80165ea:	2340      	movs	r3, #64	; 0x40
 80165ec:	2202      	movs	r2, #2
 80165ee:	2101      	movs	r1, #1
 80165f0:	6878      	ldr	r0, [r7, #4]
 80165f2:	f002 f81d 	bl	8018630 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80165f6:	687b      	ldr	r3, [r7, #4]
 80165f8:	2201      	movs	r2, #1
 80165fa:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	2210      	movs	r2, #16
 8016602:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8016606:	2308      	movs	r3, #8
 8016608:	2203      	movs	r2, #3
 801660a:	2182      	movs	r1, #130	; 0x82
 801660c:	6878      	ldr	r0, [r7, #4]
 801660e:	f002 f80f 	bl	8018630 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	2201      	movs	r2, #1
 8016616:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8016624:	68fb      	ldr	r3, [r7, #12]
 8016626:	2200      	movs	r2, #0
 8016628:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	2200      	movs	r2, #0
 8016630:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	7c1b      	ldrb	r3, [r3, #16]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d109      	bne.n	8016650 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8016642:	f44f 7300 	mov.w	r3, #512	; 0x200
 8016646:	2101      	movs	r1, #1
 8016648:	6878      	ldr	r0, [r7, #4]
 801664a:	f002 f96b 	bl	8018924 <USBD_LL_PrepareReceive>
 801664e:	e007      	b.n	8016660 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8016650:	68fb      	ldr	r3, [r7, #12]
 8016652:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8016656:	2340      	movs	r3, #64	; 0x40
 8016658:	2101      	movs	r1, #1
 801665a:	6878      	ldr	r0, [r7, #4]
 801665c:	f002 f962 	bl	8018924 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016660:	2300      	movs	r3, #0
}
 8016662:	4618      	mov	r0, r3
 8016664:	3710      	adds	r7, #16
 8016666:	46bd      	mov	sp, r7
 8016668:	bd80      	pop	{r7, pc}

0801666a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801666a:	b580      	push	{r7, lr}
 801666c:	b082      	sub	sp, #8
 801666e:	af00      	add	r7, sp, #0
 8016670:	6078      	str	r0, [r7, #4]
 8016672:	460b      	mov	r3, r1
 8016674:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8016676:	2181      	movs	r1, #129	; 0x81
 8016678:	6878      	ldr	r0, [r7, #4]
 801667a:	f002 f817 	bl	80186ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	2200      	movs	r2, #0
 8016682:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8016684:	2101      	movs	r1, #1
 8016686:	6878      	ldr	r0, [r7, #4]
 8016688:	f002 f810 	bl	80186ac <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	2200      	movs	r2, #0
 8016690:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8016694:	2182      	movs	r1, #130	; 0x82
 8016696:	6878      	ldr	r0, [r7, #4]
 8016698:	f002 f808 	bl	80186ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	2200      	movs	r2, #0
 80166a0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	2200      	movs	r2, #0
 80166a8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d00e      	beq.n	80166d4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80166bc:	685b      	ldr	r3, [r3, #4]
 80166be:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80166c6:	4618      	mov	r0, r3
 80166c8:	f002 f9d4 	bl	8018a74 <USBD_static_free>
    pdev->pClassData = NULL;
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	2200      	movs	r2, #0
 80166d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80166d4:	2300      	movs	r3, #0
}
 80166d6:	4618      	mov	r0, r3
 80166d8:	3708      	adds	r7, #8
 80166da:	46bd      	mov	sp, r7
 80166dc:	bd80      	pop	{r7, pc}
	...

080166e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80166e0:	b580      	push	{r7, lr}
 80166e2:	b086      	sub	sp, #24
 80166e4:	af00      	add	r7, sp, #0
 80166e6:	6078      	str	r0, [r7, #4]
 80166e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80166f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80166f2:	2300      	movs	r3, #0
 80166f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80166f6:	2300      	movs	r3, #0
 80166f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80166fa:	2300      	movs	r3, #0
 80166fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80166fe:	693b      	ldr	r3, [r7, #16]
 8016700:	2b00      	cmp	r3, #0
 8016702:	d101      	bne.n	8016708 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8016704:	2303      	movs	r3, #3
 8016706:	e0af      	b.n	8016868 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016708:	683b      	ldr	r3, [r7, #0]
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016710:	2b00      	cmp	r3, #0
 8016712:	d03f      	beq.n	8016794 <USBD_CDC_Setup+0xb4>
 8016714:	2b20      	cmp	r3, #32
 8016716:	f040 809f 	bne.w	8016858 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801671a:	683b      	ldr	r3, [r7, #0]
 801671c:	88db      	ldrh	r3, [r3, #6]
 801671e:	2b00      	cmp	r3, #0
 8016720:	d02e      	beq.n	8016780 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016722:	683b      	ldr	r3, [r7, #0]
 8016724:	781b      	ldrb	r3, [r3, #0]
 8016726:	b25b      	sxtb	r3, r3
 8016728:	2b00      	cmp	r3, #0
 801672a:	da16      	bge.n	801675a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016732:	689b      	ldr	r3, [r3, #8]
 8016734:	683a      	ldr	r2, [r7, #0]
 8016736:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8016738:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801673a:	683a      	ldr	r2, [r7, #0]
 801673c:	88d2      	ldrh	r2, [r2, #6]
 801673e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8016740:	683b      	ldr	r3, [r7, #0]
 8016742:	88db      	ldrh	r3, [r3, #6]
 8016744:	2b07      	cmp	r3, #7
 8016746:	bf28      	it	cs
 8016748:	2307      	movcs	r3, #7
 801674a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801674c:	693b      	ldr	r3, [r7, #16]
 801674e:	89fa      	ldrh	r2, [r7, #14]
 8016750:	4619      	mov	r1, r3
 8016752:	6878      	ldr	r0, [r7, #4]
 8016754:	f001 fb13 	bl	8017d7e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8016758:	e085      	b.n	8016866 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801675a:	683b      	ldr	r3, [r7, #0]
 801675c:	785a      	ldrb	r2, [r3, #1]
 801675e:	693b      	ldr	r3, [r7, #16]
 8016760:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8016764:	683b      	ldr	r3, [r7, #0]
 8016766:	88db      	ldrh	r3, [r3, #6]
 8016768:	b2da      	uxtb	r2, r3
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8016770:	6939      	ldr	r1, [r7, #16]
 8016772:	683b      	ldr	r3, [r7, #0]
 8016774:	88db      	ldrh	r3, [r3, #6]
 8016776:	461a      	mov	r2, r3
 8016778:	6878      	ldr	r0, [r7, #4]
 801677a:	f001 fb2c 	bl	8017dd6 <USBD_CtlPrepareRx>
      break;
 801677e:	e072      	b.n	8016866 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016786:	689b      	ldr	r3, [r3, #8]
 8016788:	683a      	ldr	r2, [r7, #0]
 801678a:	7850      	ldrb	r0, [r2, #1]
 801678c:	2200      	movs	r2, #0
 801678e:	6839      	ldr	r1, [r7, #0]
 8016790:	4798      	blx	r3
      break;
 8016792:	e068      	b.n	8016866 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016794:	683b      	ldr	r3, [r7, #0]
 8016796:	785b      	ldrb	r3, [r3, #1]
 8016798:	2b0b      	cmp	r3, #11
 801679a:	d852      	bhi.n	8016842 <USBD_CDC_Setup+0x162>
 801679c:	a201      	add	r2, pc, #4	; (adr r2, 80167a4 <USBD_CDC_Setup+0xc4>)
 801679e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167a2:	bf00      	nop
 80167a4:	080167d5 	.word	0x080167d5
 80167a8:	08016851 	.word	0x08016851
 80167ac:	08016843 	.word	0x08016843
 80167b0:	08016843 	.word	0x08016843
 80167b4:	08016843 	.word	0x08016843
 80167b8:	08016843 	.word	0x08016843
 80167bc:	08016843 	.word	0x08016843
 80167c0:	08016843 	.word	0x08016843
 80167c4:	08016843 	.word	0x08016843
 80167c8:	08016843 	.word	0x08016843
 80167cc:	080167ff 	.word	0x080167ff
 80167d0:	08016829 	.word	0x08016829
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80167da:	b2db      	uxtb	r3, r3
 80167dc:	2b03      	cmp	r3, #3
 80167de:	d107      	bne.n	80167f0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80167e0:	f107 030a 	add.w	r3, r7, #10
 80167e4:	2202      	movs	r2, #2
 80167e6:	4619      	mov	r1, r3
 80167e8:	6878      	ldr	r0, [r7, #4]
 80167ea:	f001 fac8 	bl	8017d7e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80167ee:	e032      	b.n	8016856 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80167f0:	6839      	ldr	r1, [r7, #0]
 80167f2:	6878      	ldr	r0, [r7, #4]
 80167f4:	f001 fa52 	bl	8017c9c <USBD_CtlError>
            ret = USBD_FAIL;
 80167f8:	2303      	movs	r3, #3
 80167fa:	75fb      	strb	r3, [r7, #23]
          break;
 80167fc:	e02b      	b.n	8016856 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016804:	b2db      	uxtb	r3, r3
 8016806:	2b03      	cmp	r3, #3
 8016808:	d107      	bne.n	801681a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801680a:	f107 030d 	add.w	r3, r7, #13
 801680e:	2201      	movs	r2, #1
 8016810:	4619      	mov	r1, r3
 8016812:	6878      	ldr	r0, [r7, #4]
 8016814:	f001 fab3 	bl	8017d7e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016818:	e01d      	b.n	8016856 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801681a:	6839      	ldr	r1, [r7, #0]
 801681c:	6878      	ldr	r0, [r7, #4]
 801681e:	f001 fa3d 	bl	8017c9c <USBD_CtlError>
            ret = USBD_FAIL;
 8016822:	2303      	movs	r3, #3
 8016824:	75fb      	strb	r3, [r7, #23]
          break;
 8016826:	e016      	b.n	8016856 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801682e:	b2db      	uxtb	r3, r3
 8016830:	2b03      	cmp	r3, #3
 8016832:	d00f      	beq.n	8016854 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8016834:	6839      	ldr	r1, [r7, #0]
 8016836:	6878      	ldr	r0, [r7, #4]
 8016838:	f001 fa30 	bl	8017c9c <USBD_CtlError>
            ret = USBD_FAIL;
 801683c:	2303      	movs	r3, #3
 801683e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8016840:	e008      	b.n	8016854 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8016842:	6839      	ldr	r1, [r7, #0]
 8016844:	6878      	ldr	r0, [r7, #4]
 8016846:	f001 fa29 	bl	8017c9c <USBD_CtlError>
          ret = USBD_FAIL;
 801684a:	2303      	movs	r3, #3
 801684c:	75fb      	strb	r3, [r7, #23]
          break;
 801684e:	e002      	b.n	8016856 <USBD_CDC_Setup+0x176>
          break;
 8016850:	bf00      	nop
 8016852:	e008      	b.n	8016866 <USBD_CDC_Setup+0x186>
          break;
 8016854:	bf00      	nop
      }
      break;
 8016856:	e006      	b.n	8016866 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8016858:	6839      	ldr	r1, [r7, #0]
 801685a:	6878      	ldr	r0, [r7, #4]
 801685c:	f001 fa1e 	bl	8017c9c <USBD_CtlError>
      ret = USBD_FAIL;
 8016860:	2303      	movs	r3, #3
 8016862:	75fb      	strb	r3, [r7, #23]
      break;
 8016864:	bf00      	nop
  }

  return (uint8_t)ret;
 8016866:	7dfb      	ldrb	r3, [r7, #23]
}
 8016868:	4618      	mov	r0, r3
 801686a:	3718      	adds	r7, #24
 801686c:	46bd      	mov	sp, r7
 801686e:	bd80      	pop	{r7, pc}

08016870 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016870:	b580      	push	{r7, lr}
 8016872:	b084      	sub	sp, #16
 8016874:	af00      	add	r7, sp, #0
 8016876:	6078      	str	r0, [r7, #4]
 8016878:	460b      	mov	r3, r1
 801687a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016882:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801688a:	2b00      	cmp	r3, #0
 801688c:	d101      	bne.n	8016892 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801688e:	2303      	movs	r3, #3
 8016890:	e04f      	b.n	8016932 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016898:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801689a:	78fa      	ldrb	r2, [r7, #3]
 801689c:	6879      	ldr	r1, [r7, #4]
 801689e:	4613      	mov	r3, r2
 80168a0:	009b      	lsls	r3, r3, #2
 80168a2:	4413      	add	r3, r2
 80168a4:	009b      	lsls	r3, r3, #2
 80168a6:	440b      	add	r3, r1
 80168a8:	3318      	adds	r3, #24
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d029      	beq.n	8016904 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80168b0:	78fa      	ldrb	r2, [r7, #3]
 80168b2:	6879      	ldr	r1, [r7, #4]
 80168b4:	4613      	mov	r3, r2
 80168b6:	009b      	lsls	r3, r3, #2
 80168b8:	4413      	add	r3, r2
 80168ba:	009b      	lsls	r3, r3, #2
 80168bc:	440b      	add	r3, r1
 80168be:	3318      	adds	r3, #24
 80168c0:	681a      	ldr	r2, [r3, #0]
 80168c2:	78f9      	ldrb	r1, [r7, #3]
 80168c4:	68f8      	ldr	r0, [r7, #12]
 80168c6:	460b      	mov	r3, r1
 80168c8:	00db      	lsls	r3, r3, #3
 80168ca:	440b      	add	r3, r1
 80168cc:	009b      	lsls	r3, r3, #2
 80168ce:	4403      	add	r3, r0
 80168d0:	3348      	adds	r3, #72	; 0x48
 80168d2:	681b      	ldr	r3, [r3, #0]
 80168d4:	fbb2 f1f3 	udiv	r1, r2, r3
 80168d8:	fb01 f303 	mul.w	r3, r1, r3
 80168dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d110      	bne.n	8016904 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80168e2:	78fa      	ldrb	r2, [r7, #3]
 80168e4:	6879      	ldr	r1, [r7, #4]
 80168e6:	4613      	mov	r3, r2
 80168e8:	009b      	lsls	r3, r3, #2
 80168ea:	4413      	add	r3, r2
 80168ec:	009b      	lsls	r3, r3, #2
 80168ee:	440b      	add	r3, r1
 80168f0:	3318      	adds	r3, #24
 80168f2:	2200      	movs	r2, #0
 80168f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80168f6:	78f9      	ldrb	r1, [r7, #3]
 80168f8:	2300      	movs	r3, #0
 80168fa:	2200      	movs	r2, #0
 80168fc:	6878      	ldr	r0, [r7, #4]
 80168fe:	f001 ffd9 	bl	80188b4 <USBD_LL_Transmit>
 8016902:	e015      	b.n	8016930 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8016904:	68bb      	ldr	r3, [r7, #8]
 8016906:	2200      	movs	r2, #0
 8016908:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016912:	691b      	ldr	r3, [r3, #16]
 8016914:	2b00      	cmp	r3, #0
 8016916:	d00b      	beq.n	8016930 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801691e:	691b      	ldr	r3, [r3, #16]
 8016920:	68ba      	ldr	r2, [r7, #8]
 8016922:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8016926:	68ba      	ldr	r2, [r7, #8]
 8016928:	f502 7104 	add.w	r1, r2, #528	; 0x210
 801692c:	78fa      	ldrb	r2, [r7, #3]
 801692e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016930:	2300      	movs	r3, #0
}
 8016932:	4618      	mov	r0, r3
 8016934:	3710      	adds	r7, #16
 8016936:	46bd      	mov	sp, r7
 8016938:	bd80      	pop	{r7, pc}

0801693a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801693a:	b580      	push	{r7, lr}
 801693c:	b084      	sub	sp, #16
 801693e:	af00      	add	r7, sp, #0
 8016940:	6078      	str	r0, [r7, #4]
 8016942:	460b      	mov	r3, r1
 8016944:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016946:	687b      	ldr	r3, [r7, #4]
 8016948:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801694c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016954:	2b00      	cmp	r3, #0
 8016956:	d101      	bne.n	801695c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8016958:	2303      	movs	r3, #3
 801695a:	e015      	b.n	8016988 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801695c:	78fb      	ldrb	r3, [r7, #3]
 801695e:	4619      	mov	r1, r3
 8016960:	6878      	ldr	r0, [r7, #4]
 8016962:	f002 f817 	bl	8018994 <USBD_LL_GetRxDataSize>
 8016966:	4602      	mov	r2, r0
 8016968:	68fb      	ldr	r3, [r7, #12]
 801696a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016974:	68db      	ldr	r3, [r3, #12]
 8016976:	68fa      	ldr	r2, [r7, #12]
 8016978:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801697c:	68fa      	ldr	r2, [r7, #12]
 801697e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8016982:	4611      	mov	r1, r2
 8016984:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016986:	2300      	movs	r3, #0
}
 8016988:	4618      	mov	r0, r3
 801698a:	3710      	adds	r7, #16
 801698c:	46bd      	mov	sp, r7
 801698e:	bd80      	pop	{r7, pc}

08016990 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016990:	b580      	push	{r7, lr}
 8016992:	b084      	sub	sp, #16
 8016994:	af00      	add	r7, sp, #0
 8016996:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801699e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d101      	bne.n	80169aa <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80169a6:	2303      	movs	r3, #3
 80169a8:	e01b      	b.n	80169e2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d015      	beq.n	80169e0 <USBD_CDC_EP0_RxReady+0x50>
 80169b4:	68fb      	ldr	r3, [r7, #12]
 80169b6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80169ba:	2bff      	cmp	r3, #255	; 0xff
 80169bc:	d010      	beq.n	80169e0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80169c4:	689b      	ldr	r3, [r3, #8]
 80169c6:	68fa      	ldr	r2, [r7, #12]
 80169c8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80169cc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80169ce:	68fa      	ldr	r2, [r7, #12]
 80169d0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80169d4:	b292      	uxth	r2, r2
 80169d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80169d8:	68fb      	ldr	r3, [r7, #12]
 80169da:	22ff      	movs	r2, #255	; 0xff
 80169dc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80169e0:	2300      	movs	r3, #0
}
 80169e2:	4618      	mov	r0, r3
 80169e4:	3710      	adds	r7, #16
 80169e6:	46bd      	mov	sp, r7
 80169e8:	bd80      	pop	{r7, pc}
	...

080169ec <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80169ec:	b480      	push	{r7}
 80169ee:	b083      	sub	sp, #12
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	2243      	movs	r2, #67	; 0x43
 80169f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80169fa:	4b03      	ldr	r3, [pc, #12]	; (8016a08 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80169fc:	4618      	mov	r0, r3
 80169fe:	370c      	adds	r7, #12
 8016a00:	46bd      	mov	sp, r7
 8016a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a06:	4770      	bx	lr
 8016a08:	200005e0 	.word	0x200005e0

08016a0c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016a0c:	b480      	push	{r7}
 8016a0e:	b083      	sub	sp, #12
 8016a10:	af00      	add	r7, sp, #0
 8016a12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	2243      	movs	r2, #67	; 0x43
 8016a18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8016a1a:	4b03      	ldr	r3, [pc, #12]	; (8016a28 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8016a1c:	4618      	mov	r0, r3
 8016a1e:	370c      	adds	r7, #12
 8016a20:	46bd      	mov	sp, r7
 8016a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a26:	4770      	bx	lr
 8016a28:	2000059c 	.word	0x2000059c

08016a2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8016a2c:	b480      	push	{r7}
 8016a2e:	b083      	sub	sp, #12
 8016a30:	af00      	add	r7, sp, #0
 8016a32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	2243      	movs	r2, #67	; 0x43
 8016a38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8016a3a:	4b03      	ldr	r3, [pc, #12]	; (8016a48 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8016a3c:	4618      	mov	r0, r3
 8016a3e:	370c      	adds	r7, #12
 8016a40:	46bd      	mov	sp, r7
 8016a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a46:	4770      	bx	lr
 8016a48:	20000624 	.word	0x20000624

08016a4c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016a4c:	b480      	push	{r7}
 8016a4e:	b083      	sub	sp, #12
 8016a50:	af00      	add	r7, sp, #0
 8016a52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	220a      	movs	r2, #10
 8016a58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016a5a:	4b03      	ldr	r3, [pc, #12]	; (8016a68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	370c      	adds	r7, #12
 8016a60:	46bd      	mov	sp, r7
 8016a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a66:	4770      	bx	lr
 8016a68:	20000558 	.word	0x20000558

08016a6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016a6c:	b480      	push	{r7}
 8016a6e:	b083      	sub	sp, #12
 8016a70:	af00      	add	r7, sp, #0
 8016a72:	6078      	str	r0, [r7, #4]
 8016a74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016a76:	683b      	ldr	r3, [r7, #0]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d101      	bne.n	8016a80 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016a7c:	2303      	movs	r3, #3
 8016a7e:	e004      	b.n	8016a8a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	683a      	ldr	r2, [r7, #0]
 8016a84:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8016a88:	2300      	movs	r3, #0
}
 8016a8a:	4618      	mov	r0, r3
 8016a8c:	370c      	adds	r7, #12
 8016a8e:	46bd      	mov	sp, r7
 8016a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a94:	4770      	bx	lr

08016a96 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8016a96:	b480      	push	{r7}
 8016a98:	b087      	sub	sp, #28
 8016a9a:	af00      	add	r7, sp, #0
 8016a9c:	60f8      	str	r0, [r7, #12]
 8016a9e:	60b9      	str	r1, [r7, #8]
 8016aa0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016aa2:	68fb      	ldr	r3, [r7, #12]
 8016aa4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016aa8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8016aaa:	697b      	ldr	r3, [r7, #20]
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d101      	bne.n	8016ab4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8016ab0:	2303      	movs	r3, #3
 8016ab2:	e008      	b.n	8016ac6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8016ab4:	697b      	ldr	r3, [r7, #20]
 8016ab6:	68ba      	ldr	r2, [r7, #8]
 8016ab8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8016abc:	697b      	ldr	r3, [r7, #20]
 8016abe:	687a      	ldr	r2, [r7, #4]
 8016ac0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8016ac4:	2300      	movs	r3, #0
}
 8016ac6:	4618      	mov	r0, r3
 8016ac8:	371c      	adds	r7, #28
 8016aca:	46bd      	mov	sp, r7
 8016acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ad0:	4770      	bx	lr

08016ad2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8016ad2:	b480      	push	{r7}
 8016ad4:	b085      	sub	sp, #20
 8016ad6:	af00      	add	r7, sp, #0
 8016ad8:	6078      	str	r0, [r7, #4]
 8016ada:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016ae2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8016ae4:	68fb      	ldr	r3, [r7, #12]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d101      	bne.n	8016aee <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8016aea:	2303      	movs	r3, #3
 8016aec:	e004      	b.n	8016af8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	683a      	ldr	r2, [r7, #0]
 8016af2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8016af6:	2300      	movs	r3, #0
}
 8016af8:	4618      	mov	r0, r3
 8016afa:	3714      	adds	r7, #20
 8016afc:	46bd      	mov	sp, r7
 8016afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b02:	4770      	bx	lr

08016b04 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8016b04:	b580      	push	{r7, lr}
 8016b06:	b084      	sub	sp, #16
 8016b08:	af00      	add	r7, sp, #0
 8016b0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016b12:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d101      	bne.n	8016b22 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8016b1e:	2303      	movs	r3, #3
 8016b20:	e016      	b.n	8016b50 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	7c1b      	ldrb	r3, [r3, #16]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d109      	bne.n	8016b3e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8016b2a:	68fb      	ldr	r3, [r7, #12]
 8016b2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8016b30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8016b34:	2101      	movs	r1, #1
 8016b36:	6878      	ldr	r0, [r7, #4]
 8016b38:	f001 fef4 	bl	8018924 <USBD_LL_PrepareReceive>
 8016b3c:	e007      	b.n	8016b4e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8016b3e:	68fb      	ldr	r3, [r7, #12]
 8016b40:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8016b44:	2340      	movs	r3, #64	; 0x40
 8016b46:	2101      	movs	r1, #1
 8016b48:	6878      	ldr	r0, [r7, #4]
 8016b4a:	f001 feeb 	bl	8018924 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016b4e:	2300      	movs	r3, #0
}
 8016b50:	4618      	mov	r0, r3
 8016b52:	3710      	adds	r7, #16
 8016b54:	46bd      	mov	sp, r7
 8016b56:	bd80      	pop	{r7, pc}

08016b58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016b58:	b580      	push	{r7, lr}
 8016b5a:	b086      	sub	sp, #24
 8016b5c:	af00      	add	r7, sp, #0
 8016b5e:	60f8      	str	r0, [r7, #12]
 8016b60:	60b9      	str	r1, [r7, #8]
 8016b62:	4613      	mov	r3, r2
 8016b64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016b66:	68fb      	ldr	r3, [r7, #12]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d101      	bne.n	8016b70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8016b6c:	2303      	movs	r3, #3
 8016b6e:	e01f      	b.n	8016bb0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8016b70:	68fb      	ldr	r3, [r7, #12]
 8016b72:	2200      	movs	r2, #0
 8016b74:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	2200      	movs	r2, #0
 8016b7c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8016b80:	68fb      	ldr	r3, [r7, #12]
 8016b82:	2200      	movs	r2, #0
 8016b84:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016b88:	68bb      	ldr	r3, [r7, #8]
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d003      	beq.n	8016b96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	68ba      	ldr	r2, [r7, #8]
 8016b92:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016b96:	68fb      	ldr	r3, [r7, #12]
 8016b98:	2201      	movs	r2, #1
 8016b9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	79fa      	ldrb	r2, [r7, #7]
 8016ba2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016ba4:	68f8      	ldr	r0, [r7, #12]
 8016ba6:	f001 fcc5 	bl	8018534 <USBD_LL_Init>
 8016baa:	4603      	mov	r3, r0
 8016bac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8016bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8016bb0:	4618      	mov	r0, r3
 8016bb2:	3718      	adds	r7, #24
 8016bb4:	46bd      	mov	sp, r7
 8016bb6:	bd80      	pop	{r7, pc}

08016bb8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016bb8:	b580      	push	{r7, lr}
 8016bba:	b084      	sub	sp, #16
 8016bbc:	af00      	add	r7, sp, #0
 8016bbe:	6078      	str	r0, [r7, #4]
 8016bc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016bc6:	683b      	ldr	r3, [r7, #0]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d101      	bne.n	8016bd0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8016bcc:	2303      	movs	r3, #3
 8016bce:	e016      	b.n	8016bfe <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	683a      	ldr	r2, [r7, #0]
 8016bd4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d00b      	beq.n	8016bfc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016bec:	f107 020e 	add.w	r2, r7, #14
 8016bf0:	4610      	mov	r0, r2
 8016bf2:	4798      	blx	r3
 8016bf4:	4602      	mov	r2, r0
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8016bfc:	2300      	movs	r3, #0
}
 8016bfe:	4618      	mov	r0, r3
 8016c00:	3710      	adds	r7, #16
 8016c02:	46bd      	mov	sp, r7
 8016c04:	bd80      	pop	{r7, pc}

08016c06 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016c06:	b580      	push	{r7, lr}
 8016c08:	b082      	sub	sp, #8
 8016c0a:	af00      	add	r7, sp, #0
 8016c0c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8016c0e:	6878      	ldr	r0, [r7, #4]
 8016c10:	f001 fcdc 	bl	80185cc <USBD_LL_Start>
 8016c14:	4603      	mov	r3, r0
}
 8016c16:	4618      	mov	r0, r3
 8016c18:	3708      	adds	r7, #8
 8016c1a:	46bd      	mov	sp, r7
 8016c1c:	bd80      	pop	{r7, pc}

08016c1e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8016c1e:	b480      	push	{r7}
 8016c20:	b083      	sub	sp, #12
 8016c22:	af00      	add	r7, sp, #0
 8016c24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016c26:	2300      	movs	r3, #0
}
 8016c28:	4618      	mov	r0, r3
 8016c2a:	370c      	adds	r7, #12
 8016c2c:	46bd      	mov	sp, r7
 8016c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c32:	4770      	bx	lr

08016c34 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	b084      	sub	sp, #16
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	6078      	str	r0, [r7, #4]
 8016c3c:	460b      	mov	r3, r1
 8016c3e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8016c40:	2303      	movs	r3, #3
 8016c42:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d009      	beq.n	8016c62 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c54:	681b      	ldr	r3, [r3, #0]
 8016c56:	78fa      	ldrb	r2, [r7, #3]
 8016c58:	4611      	mov	r1, r2
 8016c5a:	6878      	ldr	r0, [r7, #4]
 8016c5c:	4798      	blx	r3
 8016c5e:	4603      	mov	r3, r0
 8016c60:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8016c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c64:	4618      	mov	r0, r3
 8016c66:	3710      	adds	r7, #16
 8016c68:	46bd      	mov	sp, r7
 8016c6a:	bd80      	pop	{r7, pc}

08016c6c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	b082      	sub	sp, #8
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	6078      	str	r0, [r7, #4]
 8016c74:	460b      	mov	r3, r1
 8016c76:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8016c78:	687b      	ldr	r3, [r7, #4]
 8016c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d007      	beq.n	8016c92 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c88:	685b      	ldr	r3, [r3, #4]
 8016c8a:	78fa      	ldrb	r2, [r7, #3]
 8016c8c:	4611      	mov	r1, r2
 8016c8e:	6878      	ldr	r0, [r7, #4]
 8016c90:	4798      	blx	r3
  }

  return USBD_OK;
 8016c92:	2300      	movs	r3, #0
}
 8016c94:	4618      	mov	r0, r3
 8016c96:	3708      	adds	r7, #8
 8016c98:	46bd      	mov	sp, r7
 8016c9a:	bd80      	pop	{r7, pc}

08016c9c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8016c9c:	b580      	push	{r7, lr}
 8016c9e:	b084      	sub	sp, #16
 8016ca0:	af00      	add	r7, sp, #0
 8016ca2:	6078      	str	r0, [r7, #4]
 8016ca4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016cac:	6839      	ldr	r1, [r7, #0]
 8016cae:	4618      	mov	r0, r3
 8016cb0:	f000 ffba 	bl	8017c28 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	2201      	movs	r2, #1
 8016cb8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8016cbc:	687b      	ldr	r3, [r7, #4]
 8016cbe:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8016cc2:	461a      	mov	r2, r3
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016cd0:	f003 031f 	and.w	r3, r3, #31
 8016cd4:	2b02      	cmp	r3, #2
 8016cd6:	d01a      	beq.n	8016d0e <USBD_LL_SetupStage+0x72>
 8016cd8:	2b02      	cmp	r3, #2
 8016cda:	d822      	bhi.n	8016d22 <USBD_LL_SetupStage+0x86>
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d002      	beq.n	8016ce6 <USBD_LL_SetupStage+0x4a>
 8016ce0:	2b01      	cmp	r3, #1
 8016ce2:	d00a      	beq.n	8016cfa <USBD_LL_SetupStage+0x5e>
 8016ce4:	e01d      	b.n	8016d22 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016cec:	4619      	mov	r1, r3
 8016cee:	6878      	ldr	r0, [r7, #4]
 8016cf0:	f000 fa62 	bl	80171b8 <USBD_StdDevReq>
 8016cf4:	4603      	mov	r3, r0
 8016cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8016cf8:	e020      	b.n	8016d3c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016d00:	4619      	mov	r1, r3
 8016d02:	6878      	ldr	r0, [r7, #4]
 8016d04:	f000 fac6 	bl	8017294 <USBD_StdItfReq>
 8016d08:	4603      	mov	r3, r0
 8016d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8016d0c:	e016      	b.n	8016d3c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016d14:	4619      	mov	r1, r3
 8016d16:	6878      	ldr	r0, [r7, #4]
 8016d18:	f000 fb05 	bl	8017326 <USBD_StdEPReq>
 8016d1c:	4603      	mov	r3, r0
 8016d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8016d20:	e00c      	b.n	8016d3c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016d28:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016d2c:	b2db      	uxtb	r3, r3
 8016d2e:	4619      	mov	r1, r3
 8016d30:	6878      	ldr	r0, [r7, #4]
 8016d32:	f001 fcf1 	bl	8018718 <USBD_LL_StallEP>
 8016d36:	4603      	mov	r3, r0
 8016d38:	73fb      	strb	r3, [r7, #15]
      break;
 8016d3a:	bf00      	nop
  }

  return ret;
 8016d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d3e:	4618      	mov	r0, r3
 8016d40:	3710      	adds	r7, #16
 8016d42:	46bd      	mov	sp, r7
 8016d44:	bd80      	pop	{r7, pc}

08016d46 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016d46:	b580      	push	{r7, lr}
 8016d48:	b086      	sub	sp, #24
 8016d4a:	af00      	add	r7, sp, #0
 8016d4c:	60f8      	str	r0, [r7, #12]
 8016d4e:	460b      	mov	r3, r1
 8016d50:	607a      	str	r2, [r7, #4]
 8016d52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8016d54:	7afb      	ldrb	r3, [r7, #11]
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d138      	bne.n	8016dcc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8016d5a:	68fb      	ldr	r3, [r7, #12]
 8016d5c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8016d60:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016d62:	68fb      	ldr	r3, [r7, #12]
 8016d64:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8016d68:	2b03      	cmp	r3, #3
 8016d6a:	d14a      	bne.n	8016e02 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	689a      	ldr	r2, [r3, #8]
 8016d70:	693b      	ldr	r3, [r7, #16]
 8016d72:	68db      	ldr	r3, [r3, #12]
 8016d74:	429a      	cmp	r2, r3
 8016d76:	d913      	bls.n	8016da0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016d78:	693b      	ldr	r3, [r7, #16]
 8016d7a:	689a      	ldr	r2, [r3, #8]
 8016d7c:	693b      	ldr	r3, [r7, #16]
 8016d7e:	68db      	ldr	r3, [r3, #12]
 8016d80:	1ad2      	subs	r2, r2, r3
 8016d82:	693b      	ldr	r3, [r7, #16]
 8016d84:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016d86:	693b      	ldr	r3, [r7, #16]
 8016d88:	68da      	ldr	r2, [r3, #12]
 8016d8a:	693b      	ldr	r3, [r7, #16]
 8016d8c:	689b      	ldr	r3, [r3, #8]
 8016d8e:	4293      	cmp	r3, r2
 8016d90:	bf28      	it	cs
 8016d92:	4613      	movcs	r3, r2
 8016d94:	461a      	mov	r2, r3
 8016d96:	6879      	ldr	r1, [r7, #4]
 8016d98:	68f8      	ldr	r0, [r7, #12]
 8016d9a:	f001 f839 	bl	8017e10 <USBD_CtlContinueRx>
 8016d9e:	e030      	b.n	8016e02 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016da0:	68fb      	ldr	r3, [r7, #12]
 8016da2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016da6:	b2db      	uxtb	r3, r3
 8016da8:	2b03      	cmp	r3, #3
 8016daa:	d10b      	bne.n	8016dc4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016db2:	691b      	ldr	r3, [r3, #16]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d005      	beq.n	8016dc4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016dbe:	691b      	ldr	r3, [r3, #16]
 8016dc0:	68f8      	ldr	r0, [r7, #12]
 8016dc2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016dc4:	68f8      	ldr	r0, [r7, #12]
 8016dc6:	f001 f834 	bl	8017e32 <USBD_CtlSendStatus>
 8016dca:	e01a      	b.n	8016e02 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016dd2:	b2db      	uxtb	r3, r3
 8016dd4:	2b03      	cmp	r3, #3
 8016dd6:	d114      	bne.n	8016e02 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8016dd8:	68fb      	ldr	r3, [r7, #12]
 8016dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016dde:	699b      	ldr	r3, [r3, #24]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d00e      	beq.n	8016e02 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8016de4:	68fb      	ldr	r3, [r7, #12]
 8016de6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016dea:	699b      	ldr	r3, [r3, #24]
 8016dec:	7afa      	ldrb	r2, [r7, #11]
 8016dee:	4611      	mov	r1, r2
 8016df0:	68f8      	ldr	r0, [r7, #12]
 8016df2:	4798      	blx	r3
 8016df4:	4603      	mov	r3, r0
 8016df6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8016df8:	7dfb      	ldrb	r3, [r7, #23]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d001      	beq.n	8016e02 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8016dfe:	7dfb      	ldrb	r3, [r7, #23]
 8016e00:	e000      	b.n	8016e04 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8016e02:	2300      	movs	r3, #0
}
 8016e04:	4618      	mov	r0, r3
 8016e06:	3718      	adds	r7, #24
 8016e08:	46bd      	mov	sp, r7
 8016e0a:	bd80      	pop	{r7, pc}

08016e0c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016e0c:	b580      	push	{r7, lr}
 8016e0e:	b086      	sub	sp, #24
 8016e10:	af00      	add	r7, sp, #0
 8016e12:	60f8      	str	r0, [r7, #12]
 8016e14:	460b      	mov	r3, r1
 8016e16:	607a      	str	r2, [r7, #4]
 8016e18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8016e1a:	7afb      	ldrb	r3, [r7, #11]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d16b      	bne.n	8016ef8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8016e20:	68fb      	ldr	r3, [r7, #12]
 8016e22:	3314      	adds	r3, #20
 8016e24:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8016e2c:	2b02      	cmp	r3, #2
 8016e2e:	d156      	bne.n	8016ede <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8016e30:	693b      	ldr	r3, [r7, #16]
 8016e32:	689a      	ldr	r2, [r3, #8]
 8016e34:	693b      	ldr	r3, [r7, #16]
 8016e36:	68db      	ldr	r3, [r3, #12]
 8016e38:	429a      	cmp	r2, r3
 8016e3a:	d914      	bls.n	8016e66 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016e3c:	693b      	ldr	r3, [r7, #16]
 8016e3e:	689a      	ldr	r2, [r3, #8]
 8016e40:	693b      	ldr	r3, [r7, #16]
 8016e42:	68db      	ldr	r3, [r3, #12]
 8016e44:	1ad2      	subs	r2, r2, r3
 8016e46:	693b      	ldr	r3, [r7, #16]
 8016e48:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016e4a:	693b      	ldr	r3, [r7, #16]
 8016e4c:	689b      	ldr	r3, [r3, #8]
 8016e4e:	461a      	mov	r2, r3
 8016e50:	6879      	ldr	r1, [r7, #4]
 8016e52:	68f8      	ldr	r0, [r7, #12]
 8016e54:	f000 ffae 	bl	8017db4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016e58:	2300      	movs	r3, #0
 8016e5a:	2200      	movs	r2, #0
 8016e5c:	2100      	movs	r1, #0
 8016e5e:	68f8      	ldr	r0, [r7, #12]
 8016e60:	f001 fd60 	bl	8018924 <USBD_LL_PrepareReceive>
 8016e64:	e03b      	b.n	8016ede <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016e66:	693b      	ldr	r3, [r7, #16]
 8016e68:	68da      	ldr	r2, [r3, #12]
 8016e6a:	693b      	ldr	r3, [r7, #16]
 8016e6c:	689b      	ldr	r3, [r3, #8]
 8016e6e:	429a      	cmp	r2, r3
 8016e70:	d11c      	bne.n	8016eac <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016e72:	693b      	ldr	r3, [r7, #16]
 8016e74:	685a      	ldr	r2, [r3, #4]
 8016e76:	693b      	ldr	r3, [r7, #16]
 8016e78:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	d316      	bcc.n	8016eac <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016e7e:	693b      	ldr	r3, [r7, #16]
 8016e80:	685a      	ldr	r2, [r3, #4]
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016e88:	429a      	cmp	r2, r3
 8016e8a:	d20f      	bcs.n	8016eac <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016e8c:	2200      	movs	r2, #0
 8016e8e:	2100      	movs	r1, #0
 8016e90:	68f8      	ldr	r0, [r7, #12]
 8016e92:	f000 ff8f 	bl	8017db4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016e96:	68fb      	ldr	r3, [r7, #12]
 8016e98:	2200      	movs	r2, #0
 8016e9a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016e9e:	2300      	movs	r3, #0
 8016ea0:	2200      	movs	r2, #0
 8016ea2:	2100      	movs	r1, #0
 8016ea4:	68f8      	ldr	r0, [r7, #12]
 8016ea6:	f001 fd3d 	bl	8018924 <USBD_LL_PrepareReceive>
 8016eaa:	e018      	b.n	8016ede <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016eb2:	b2db      	uxtb	r3, r3
 8016eb4:	2b03      	cmp	r3, #3
 8016eb6:	d10b      	bne.n	8016ed0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016ebe:	68db      	ldr	r3, [r3, #12]
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d005      	beq.n	8016ed0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016eca:	68db      	ldr	r3, [r3, #12]
 8016ecc:	68f8      	ldr	r0, [r7, #12]
 8016ece:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016ed0:	2180      	movs	r1, #128	; 0x80
 8016ed2:	68f8      	ldr	r0, [r7, #12]
 8016ed4:	f001 fc20 	bl	8018718 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016ed8:	68f8      	ldr	r0, [r7, #12]
 8016eda:	f000 ffbd 	bl	8017e58 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8016ee4:	2b01      	cmp	r3, #1
 8016ee6:	d122      	bne.n	8016f2e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8016ee8:	68f8      	ldr	r0, [r7, #12]
 8016eea:	f7ff fe98 	bl	8016c1e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	2200      	movs	r2, #0
 8016ef2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8016ef6:	e01a      	b.n	8016f2e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016efe:	b2db      	uxtb	r3, r3
 8016f00:	2b03      	cmp	r3, #3
 8016f02:	d114      	bne.n	8016f2e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8016f04:	68fb      	ldr	r3, [r7, #12]
 8016f06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f0a:	695b      	ldr	r3, [r3, #20]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d00e      	beq.n	8016f2e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8016f10:	68fb      	ldr	r3, [r7, #12]
 8016f12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f16:	695b      	ldr	r3, [r3, #20]
 8016f18:	7afa      	ldrb	r2, [r7, #11]
 8016f1a:	4611      	mov	r1, r2
 8016f1c:	68f8      	ldr	r0, [r7, #12]
 8016f1e:	4798      	blx	r3
 8016f20:	4603      	mov	r3, r0
 8016f22:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8016f24:	7dfb      	ldrb	r3, [r7, #23]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d001      	beq.n	8016f2e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8016f2a:	7dfb      	ldrb	r3, [r7, #23]
 8016f2c:	e000      	b.n	8016f30 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8016f2e:	2300      	movs	r3, #0
}
 8016f30:	4618      	mov	r0, r3
 8016f32:	3718      	adds	r7, #24
 8016f34:	46bd      	mov	sp, r7
 8016f36:	bd80      	pop	{r7, pc}

08016f38 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	b082      	sub	sp, #8
 8016f3c:	af00      	add	r7, sp, #0
 8016f3e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	2201      	movs	r2, #1
 8016f44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	2200      	movs	r2, #0
 8016f54:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	2200      	movs	r2, #0
 8016f5a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d101      	bne.n	8016f6c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8016f68:	2303      	movs	r3, #3
 8016f6a:	e02f      	b.n	8016fcc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d00f      	beq.n	8016f96 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f7c:	685b      	ldr	r3, [r3, #4]
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	d009      	beq.n	8016f96 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016f88:	685b      	ldr	r3, [r3, #4]
 8016f8a:	687a      	ldr	r2, [r7, #4]
 8016f8c:	6852      	ldr	r2, [r2, #4]
 8016f8e:	b2d2      	uxtb	r2, r2
 8016f90:	4611      	mov	r1, r2
 8016f92:	6878      	ldr	r0, [r7, #4]
 8016f94:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016f96:	2340      	movs	r3, #64	; 0x40
 8016f98:	2200      	movs	r2, #0
 8016f9a:	2100      	movs	r1, #0
 8016f9c:	6878      	ldr	r0, [r7, #4]
 8016f9e:	f001 fb47 	bl	8018630 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	2201      	movs	r2, #1
 8016fa6:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016faa:	687b      	ldr	r3, [r7, #4]
 8016fac:	2240      	movs	r2, #64	; 0x40
 8016fae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016fb2:	2340      	movs	r3, #64	; 0x40
 8016fb4:	2200      	movs	r2, #0
 8016fb6:	2180      	movs	r1, #128	; 0x80
 8016fb8:	6878      	ldr	r0, [r7, #4]
 8016fba:	f001 fb39 	bl	8018630 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	2201      	movs	r2, #1
 8016fc2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	2240      	movs	r2, #64	; 0x40
 8016fc8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8016fca:	2300      	movs	r3, #0
}
 8016fcc:	4618      	mov	r0, r3
 8016fce:	3708      	adds	r7, #8
 8016fd0:	46bd      	mov	sp, r7
 8016fd2:	bd80      	pop	{r7, pc}

08016fd4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016fd4:	b480      	push	{r7}
 8016fd6:	b083      	sub	sp, #12
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	6078      	str	r0, [r7, #4]
 8016fdc:	460b      	mov	r3, r1
 8016fde:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	78fa      	ldrb	r2, [r7, #3]
 8016fe4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016fe6:	2300      	movs	r3, #0
}
 8016fe8:	4618      	mov	r0, r3
 8016fea:	370c      	adds	r7, #12
 8016fec:	46bd      	mov	sp, r7
 8016fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ff2:	4770      	bx	lr

08016ff4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016ff4:	b480      	push	{r7}
 8016ff6:	b083      	sub	sp, #12
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017002:	b2da      	uxtb	r2, r3
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	2204      	movs	r2, #4
 801700e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8017012:	2300      	movs	r3, #0
}
 8017014:	4618      	mov	r0, r3
 8017016:	370c      	adds	r7, #12
 8017018:	46bd      	mov	sp, r7
 801701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801701e:	4770      	bx	lr

08017020 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8017020:	b480      	push	{r7}
 8017022:	b083      	sub	sp, #12
 8017024:	af00      	add	r7, sp, #0
 8017026:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801702e:	b2db      	uxtb	r3, r3
 8017030:	2b04      	cmp	r3, #4
 8017032:	d106      	bne.n	8017042 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801703a:	b2da      	uxtb	r2, r3
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8017042:	2300      	movs	r3, #0
}
 8017044:	4618      	mov	r0, r3
 8017046:	370c      	adds	r7, #12
 8017048:	46bd      	mov	sp, r7
 801704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704e:	4770      	bx	lr

08017050 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8017050:	b580      	push	{r7, lr}
 8017052:	b082      	sub	sp, #8
 8017054:	af00      	add	r7, sp, #0
 8017056:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801705e:	2b00      	cmp	r3, #0
 8017060:	d101      	bne.n	8017066 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8017062:	2303      	movs	r3, #3
 8017064:	e012      	b.n	801708c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017066:	687b      	ldr	r3, [r7, #4]
 8017068:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801706c:	b2db      	uxtb	r3, r3
 801706e:	2b03      	cmp	r3, #3
 8017070:	d10b      	bne.n	801708a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017078:	69db      	ldr	r3, [r3, #28]
 801707a:	2b00      	cmp	r3, #0
 801707c:	d005      	beq.n	801708a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017084:	69db      	ldr	r3, [r3, #28]
 8017086:	6878      	ldr	r0, [r7, #4]
 8017088:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801708a:	2300      	movs	r3, #0
}
 801708c:	4618      	mov	r0, r3
 801708e:	3708      	adds	r7, #8
 8017090:	46bd      	mov	sp, r7
 8017092:	bd80      	pop	{r7, pc}

08017094 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8017094:	b580      	push	{r7, lr}
 8017096:	b082      	sub	sp, #8
 8017098:	af00      	add	r7, sp, #0
 801709a:	6078      	str	r0, [r7, #4]
 801709c:	460b      	mov	r3, r1
 801709e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d101      	bne.n	80170ae <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80170aa:	2303      	movs	r3, #3
 80170ac:	e014      	b.n	80170d8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80170b4:	b2db      	uxtb	r3, r3
 80170b6:	2b03      	cmp	r3, #3
 80170b8:	d10d      	bne.n	80170d6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170c0:	6a1b      	ldr	r3, [r3, #32]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d007      	beq.n	80170d6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170cc:	6a1b      	ldr	r3, [r3, #32]
 80170ce:	78fa      	ldrb	r2, [r7, #3]
 80170d0:	4611      	mov	r1, r2
 80170d2:	6878      	ldr	r0, [r7, #4]
 80170d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80170d6:	2300      	movs	r3, #0
}
 80170d8:	4618      	mov	r0, r3
 80170da:	3708      	adds	r7, #8
 80170dc:	46bd      	mov	sp, r7
 80170de:	bd80      	pop	{r7, pc}

080170e0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80170e0:	b580      	push	{r7, lr}
 80170e2:	b082      	sub	sp, #8
 80170e4:	af00      	add	r7, sp, #0
 80170e6:	6078      	str	r0, [r7, #4]
 80170e8:	460b      	mov	r3, r1
 80170ea:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80170ec:	687b      	ldr	r3, [r7, #4]
 80170ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d101      	bne.n	80170fa <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80170f6:	2303      	movs	r3, #3
 80170f8:	e014      	b.n	8017124 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017100:	b2db      	uxtb	r3, r3
 8017102:	2b03      	cmp	r3, #3
 8017104:	d10d      	bne.n	8017122 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801710c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801710e:	2b00      	cmp	r3, #0
 8017110:	d007      	beq.n	8017122 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8017112:	687b      	ldr	r3, [r7, #4]
 8017114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801711a:	78fa      	ldrb	r2, [r7, #3]
 801711c:	4611      	mov	r1, r2
 801711e:	6878      	ldr	r0, [r7, #4]
 8017120:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8017122:	2300      	movs	r3, #0
}
 8017124:	4618      	mov	r0, r3
 8017126:	3708      	adds	r7, #8
 8017128:	46bd      	mov	sp, r7
 801712a:	bd80      	pop	{r7, pc}

0801712c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801712c:	b480      	push	{r7}
 801712e:	b083      	sub	sp, #12
 8017130:	af00      	add	r7, sp, #0
 8017132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8017134:	2300      	movs	r3, #0
}
 8017136:	4618      	mov	r0, r3
 8017138:	370c      	adds	r7, #12
 801713a:	46bd      	mov	sp, r7
 801713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017140:	4770      	bx	lr

08017142 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8017142:	b580      	push	{r7, lr}
 8017144:	b082      	sub	sp, #8
 8017146:	af00      	add	r7, sp, #0
 8017148:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	2201      	movs	r2, #1
 801714e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8017152:	687b      	ldr	r3, [r7, #4]
 8017154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017158:	2b00      	cmp	r3, #0
 801715a:	d009      	beq.n	8017170 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017162:	685b      	ldr	r3, [r3, #4]
 8017164:	687a      	ldr	r2, [r7, #4]
 8017166:	6852      	ldr	r2, [r2, #4]
 8017168:	b2d2      	uxtb	r2, r2
 801716a:	4611      	mov	r1, r2
 801716c:	6878      	ldr	r0, [r7, #4]
 801716e:	4798      	blx	r3
  }

  return USBD_OK;
 8017170:	2300      	movs	r3, #0
}
 8017172:	4618      	mov	r0, r3
 8017174:	3708      	adds	r7, #8
 8017176:	46bd      	mov	sp, r7
 8017178:	bd80      	pop	{r7, pc}

0801717a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801717a:	b480      	push	{r7}
 801717c:	b087      	sub	sp, #28
 801717e:	af00      	add	r7, sp, #0
 8017180:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8017186:	697b      	ldr	r3, [r7, #20]
 8017188:	781b      	ldrb	r3, [r3, #0]
 801718a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801718c:	697b      	ldr	r3, [r7, #20]
 801718e:	3301      	adds	r3, #1
 8017190:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017192:	697b      	ldr	r3, [r7, #20]
 8017194:	781b      	ldrb	r3, [r3, #0]
 8017196:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8017198:	8a3b      	ldrh	r3, [r7, #16]
 801719a:	021b      	lsls	r3, r3, #8
 801719c:	b21a      	sxth	r2, r3
 801719e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80171a2:	4313      	orrs	r3, r2
 80171a4:	b21b      	sxth	r3, r3
 80171a6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80171a8:	89fb      	ldrh	r3, [r7, #14]
}
 80171aa:	4618      	mov	r0, r3
 80171ac:	371c      	adds	r7, #28
 80171ae:	46bd      	mov	sp, r7
 80171b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171b4:	4770      	bx	lr
	...

080171b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171b8:	b580      	push	{r7, lr}
 80171ba:	b084      	sub	sp, #16
 80171bc:	af00      	add	r7, sp, #0
 80171be:	6078      	str	r0, [r7, #4]
 80171c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80171c2:	2300      	movs	r3, #0
 80171c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80171c6:	683b      	ldr	r3, [r7, #0]
 80171c8:	781b      	ldrb	r3, [r3, #0]
 80171ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80171ce:	2b40      	cmp	r3, #64	; 0x40
 80171d0:	d005      	beq.n	80171de <USBD_StdDevReq+0x26>
 80171d2:	2b40      	cmp	r3, #64	; 0x40
 80171d4:	d853      	bhi.n	801727e <USBD_StdDevReq+0xc6>
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d00b      	beq.n	80171f2 <USBD_StdDevReq+0x3a>
 80171da:	2b20      	cmp	r3, #32
 80171dc:	d14f      	bne.n	801727e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80171e4:	689b      	ldr	r3, [r3, #8]
 80171e6:	6839      	ldr	r1, [r7, #0]
 80171e8:	6878      	ldr	r0, [r7, #4]
 80171ea:	4798      	blx	r3
 80171ec:	4603      	mov	r3, r0
 80171ee:	73fb      	strb	r3, [r7, #15]
      break;
 80171f0:	e04a      	b.n	8017288 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80171f2:	683b      	ldr	r3, [r7, #0]
 80171f4:	785b      	ldrb	r3, [r3, #1]
 80171f6:	2b09      	cmp	r3, #9
 80171f8:	d83b      	bhi.n	8017272 <USBD_StdDevReq+0xba>
 80171fa:	a201      	add	r2, pc, #4	; (adr r2, 8017200 <USBD_StdDevReq+0x48>)
 80171fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017200:	08017255 	.word	0x08017255
 8017204:	08017269 	.word	0x08017269
 8017208:	08017273 	.word	0x08017273
 801720c:	0801725f 	.word	0x0801725f
 8017210:	08017273 	.word	0x08017273
 8017214:	08017233 	.word	0x08017233
 8017218:	08017229 	.word	0x08017229
 801721c:	08017273 	.word	0x08017273
 8017220:	0801724b 	.word	0x0801724b
 8017224:	0801723d 	.word	0x0801723d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017228:	6839      	ldr	r1, [r7, #0]
 801722a:	6878      	ldr	r0, [r7, #4]
 801722c:	f000 f9de 	bl	80175ec <USBD_GetDescriptor>
          break;
 8017230:	e024      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8017232:	6839      	ldr	r1, [r7, #0]
 8017234:	6878      	ldr	r0, [r7, #4]
 8017236:	f000 fb6d 	bl	8017914 <USBD_SetAddress>
          break;
 801723a:	e01f      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801723c:	6839      	ldr	r1, [r7, #0]
 801723e:	6878      	ldr	r0, [r7, #4]
 8017240:	f000 fbac 	bl	801799c <USBD_SetConfig>
 8017244:	4603      	mov	r3, r0
 8017246:	73fb      	strb	r3, [r7, #15]
          break;
 8017248:	e018      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801724a:	6839      	ldr	r1, [r7, #0]
 801724c:	6878      	ldr	r0, [r7, #4]
 801724e:	f000 fc4b 	bl	8017ae8 <USBD_GetConfig>
          break;
 8017252:	e013      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017254:	6839      	ldr	r1, [r7, #0]
 8017256:	6878      	ldr	r0, [r7, #4]
 8017258:	f000 fc7c 	bl	8017b54 <USBD_GetStatus>
          break;
 801725c:	e00e      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801725e:	6839      	ldr	r1, [r7, #0]
 8017260:	6878      	ldr	r0, [r7, #4]
 8017262:	f000 fcab 	bl	8017bbc <USBD_SetFeature>
          break;
 8017266:	e009      	b.n	801727c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017268:	6839      	ldr	r1, [r7, #0]
 801726a:	6878      	ldr	r0, [r7, #4]
 801726c:	f000 fcba 	bl	8017be4 <USBD_ClrFeature>
          break;
 8017270:	e004      	b.n	801727c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8017272:	6839      	ldr	r1, [r7, #0]
 8017274:	6878      	ldr	r0, [r7, #4]
 8017276:	f000 fd11 	bl	8017c9c <USBD_CtlError>
          break;
 801727a:	bf00      	nop
      }
      break;
 801727c:	e004      	b.n	8017288 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801727e:	6839      	ldr	r1, [r7, #0]
 8017280:	6878      	ldr	r0, [r7, #4]
 8017282:	f000 fd0b 	bl	8017c9c <USBD_CtlError>
      break;
 8017286:	bf00      	nop
  }

  return ret;
 8017288:	7bfb      	ldrb	r3, [r7, #15]
}
 801728a:	4618      	mov	r0, r3
 801728c:	3710      	adds	r7, #16
 801728e:	46bd      	mov	sp, r7
 8017290:	bd80      	pop	{r7, pc}
 8017292:	bf00      	nop

08017294 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017294:	b580      	push	{r7, lr}
 8017296:	b084      	sub	sp, #16
 8017298:	af00      	add	r7, sp, #0
 801729a:	6078      	str	r0, [r7, #4]
 801729c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801729e:	2300      	movs	r3, #0
 80172a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80172a2:	683b      	ldr	r3, [r7, #0]
 80172a4:	781b      	ldrb	r3, [r3, #0]
 80172a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80172aa:	2b40      	cmp	r3, #64	; 0x40
 80172ac:	d005      	beq.n	80172ba <USBD_StdItfReq+0x26>
 80172ae:	2b40      	cmp	r3, #64	; 0x40
 80172b0:	d82f      	bhi.n	8017312 <USBD_StdItfReq+0x7e>
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d001      	beq.n	80172ba <USBD_StdItfReq+0x26>
 80172b6:	2b20      	cmp	r3, #32
 80172b8:	d12b      	bne.n	8017312 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80172c0:	b2db      	uxtb	r3, r3
 80172c2:	3b01      	subs	r3, #1
 80172c4:	2b02      	cmp	r3, #2
 80172c6:	d81d      	bhi.n	8017304 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80172c8:	683b      	ldr	r3, [r7, #0]
 80172ca:	889b      	ldrh	r3, [r3, #4]
 80172cc:	b2db      	uxtb	r3, r3
 80172ce:	2b01      	cmp	r3, #1
 80172d0:	d813      	bhi.n	80172fa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80172d8:	689b      	ldr	r3, [r3, #8]
 80172da:	6839      	ldr	r1, [r7, #0]
 80172dc:	6878      	ldr	r0, [r7, #4]
 80172de:	4798      	blx	r3
 80172e0:	4603      	mov	r3, r0
 80172e2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80172e4:	683b      	ldr	r3, [r7, #0]
 80172e6:	88db      	ldrh	r3, [r3, #6]
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d110      	bne.n	801730e <USBD_StdItfReq+0x7a>
 80172ec:	7bfb      	ldrb	r3, [r7, #15]
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d10d      	bne.n	801730e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80172f2:	6878      	ldr	r0, [r7, #4]
 80172f4:	f000 fd9d 	bl	8017e32 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80172f8:	e009      	b.n	801730e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80172fa:	6839      	ldr	r1, [r7, #0]
 80172fc:	6878      	ldr	r0, [r7, #4]
 80172fe:	f000 fccd 	bl	8017c9c <USBD_CtlError>
          break;
 8017302:	e004      	b.n	801730e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8017304:	6839      	ldr	r1, [r7, #0]
 8017306:	6878      	ldr	r0, [r7, #4]
 8017308:	f000 fcc8 	bl	8017c9c <USBD_CtlError>
          break;
 801730c:	e000      	b.n	8017310 <USBD_StdItfReq+0x7c>
          break;
 801730e:	bf00      	nop
      }
      break;
 8017310:	e004      	b.n	801731c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8017312:	6839      	ldr	r1, [r7, #0]
 8017314:	6878      	ldr	r0, [r7, #4]
 8017316:	f000 fcc1 	bl	8017c9c <USBD_CtlError>
      break;
 801731a:	bf00      	nop
  }

  return ret;
 801731c:	7bfb      	ldrb	r3, [r7, #15]
}
 801731e:	4618      	mov	r0, r3
 8017320:	3710      	adds	r7, #16
 8017322:	46bd      	mov	sp, r7
 8017324:	bd80      	pop	{r7, pc}

08017326 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017326:	b580      	push	{r7, lr}
 8017328:	b084      	sub	sp, #16
 801732a:	af00      	add	r7, sp, #0
 801732c:	6078      	str	r0, [r7, #4]
 801732e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8017330:	2300      	movs	r3, #0
 8017332:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8017334:	683b      	ldr	r3, [r7, #0]
 8017336:	889b      	ldrh	r3, [r3, #4]
 8017338:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801733a:	683b      	ldr	r3, [r7, #0]
 801733c:	781b      	ldrb	r3, [r3, #0]
 801733e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8017342:	2b40      	cmp	r3, #64	; 0x40
 8017344:	d007      	beq.n	8017356 <USBD_StdEPReq+0x30>
 8017346:	2b40      	cmp	r3, #64	; 0x40
 8017348:	f200 8145 	bhi.w	80175d6 <USBD_StdEPReq+0x2b0>
 801734c:	2b00      	cmp	r3, #0
 801734e:	d00c      	beq.n	801736a <USBD_StdEPReq+0x44>
 8017350:	2b20      	cmp	r3, #32
 8017352:	f040 8140 	bne.w	80175d6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801735c:	689b      	ldr	r3, [r3, #8]
 801735e:	6839      	ldr	r1, [r7, #0]
 8017360:	6878      	ldr	r0, [r7, #4]
 8017362:	4798      	blx	r3
 8017364:	4603      	mov	r3, r0
 8017366:	73fb      	strb	r3, [r7, #15]
      break;
 8017368:	e13a      	b.n	80175e0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801736a:	683b      	ldr	r3, [r7, #0]
 801736c:	785b      	ldrb	r3, [r3, #1]
 801736e:	2b03      	cmp	r3, #3
 8017370:	d007      	beq.n	8017382 <USBD_StdEPReq+0x5c>
 8017372:	2b03      	cmp	r3, #3
 8017374:	f300 8129 	bgt.w	80175ca <USBD_StdEPReq+0x2a4>
 8017378:	2b00      	cmp	r3, #0
 801737a:	d07f      	beq.n	801747c <USBD_StdEPReq+0x156>
 801737c:	2b01      	cmp	r3, #1
 801737e:	d03c      	beq.n	80173fa <USBD_StdEPReq+0xd4>
 8017380:	e123      	b.n	80175ca <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017388:	b2db      	uxtb	r3, r3
 801738a:	2b02      	cmp	r3, #2
 801738c:	d002      	beq.n	8017394 <USBD_StdEPReq+0x6e>
 801738e:	2b03      	cmp	r3, #3
 8017390:	d016      	beq.n	80173c0 <USBD_StdEPReq+0x9a>
 8017392:	e02c      	b.n	80173ee <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017394:	7bbb      	ldrb	r3, [r7, #14]
 8017396:	2b00      	cmp	r3, #0
 8017398:	d00d      	beq.n	80173b6 <USBD_StdEPReq+0x90>
 801739a:	7bbb      	ldrb	r3, [r7, #14]
 801739c:	2b80      	cmp	r3, #128	; 0x80
 801739e:	d00a      	beq.n	80173b6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80173a0:	7bbb      	ldrb	r3, [r7, #14]
 80173a2:	4619      	mov	r1, r3
 80173a4:	6878      	ldr	r0, [r7, #4]
 80173a6:	f001 f9b7 	bl	8018718 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80173aa:	2180      	movs	r1, #128	; 0x80
 80173ac:	6878      	ldr	r0, [r7, #4]
 80173ae:	f001 f9b3 	bl	8018718 <USBD_LL_StallEP>
 80173b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80173b4:	e020      	b.n	80173f8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80173b6:	6839      	ldr	r1, [r7, #0]
 80173b8:	6878      	ldr	r0, [r7, #4]
 80173ba:	f000 fc6f 	bl	8017c9c <USBD_CtlError>
              break;
 80173be:	e01b      	b.n	80173f8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80173c0:	683b      	ldr	r3, [r7, #0]
 80173c2:	885b      	ldrh	r3, [r3, #2]
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d10e      	bne.n	80173e6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80173c8:	7bbb      	ldrb	r3, [r7, #14]
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d00b      	beq.n	80173e6 <USBD_StdEPReq+0xc0>
 80173ce:	7bbb      	ldrb	r3, [r7, #14]
 80173d0:	2b80      	cmp	r3, #128	; 0x80
 80173d2:	d008      	beq.n	80173e6 <USBD_StdEPReq+0xc0>
 80173d4:	683b      	ldr	r3, [r7, #0]
 80173d6:	88db      	ldrh	r3, [r3, #6]
 80173d8:	2b00      	cmp	r3, #0
 80173da:	d104      	bne.n	80173e6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80173dc:	7bbb      	ldrb	r3, [r7, #14]
 80173de:	4619      	mov	r1, r3
 80173e0:	6878      	ldr	r0, [r7, #4]
 80173e2:	f001 f999 	bl	8018718 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80173e6:	6878      	ldr	r0, [r7, #4]
 80173e8:	f000 fd23 	bl	8017e32 <USBD_CtlSendStatus>

              break;
 80173ec:	e004      	b.n	80173f8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80173ee:	6839      	ldr	r1, [r7, #0]
 80173f0:	6878      	ldr	r0, [r7, #4]
 80173f2:	f000 fc53 	bl	8017c9c <USBD_CtlError>
              break;
 80173f6:	bf00      	nop
          }
          break;
 80173f8:	e0ec      	b.n	80175d4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80173fa:	687b      	ldr	r3, [r7, #4]
 80173fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017400:	b2db      	uxtb	r3, r3
 8017402:	2b02      	cmp	r3, #2
 8017404:	d002      	beq.n	801740c <USBD_StdEPReq+0xe6>
 8017406:	2b03      	cmp	r3, #3
 8017408:	d016      	beq.n	8017438 <USBD_StdEPReq+0x112>
 801740a:	e030      	b.n	801746e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801740c:	7bbb      	ldrb	r3, [r7, #14]
 801740e:	2b00      	cmp	r3, #0
 8017410:	d00d      	beq.n	801742e <USBD_StdEPReq+0x108>
 8017412:	7bbb      	ldrb	r3, [r7, #14]
 8017414:	2b80      	cmp	r3, #128	; 0x80
 8017416:	d00a      	beq.n	801742e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017418:	7bbb      	ldrb	r3, [r7, #14]
 801741a:	4619      	mov	r1, r3
 801741c:	6878      	ldr	r0, [r7, #4]
 801741e:	f001 f97b 	bl	8018718 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017422:	2180      	movs	r1, #128	; 0x80
 8017424:	6878      	ldr	r0, [r7, #4]
 8017426:	f001 f977 	bl	8018718 <USBD_LL_StallEP>
 801742a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801742c:	e025      	b.n	801747a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801742e:	6839      	ldr	r1, [r7, #0]
 8017430:	6878      	ldr	r0, [r7, #4]
 8017432:	f000 fc33 	bl	8017c9c <USBD_CtlError>
              break;
 8017436:	e020      	b.n	801747a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017438:	683b      	ldr	r3, [r7, #0]
 801743a:	885b      	ldrh	r3, [r3, #2]
 801743c:	2b00      	cmp	r3, #0
 801743e:	d11b      	bne.n	8017478 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8017440:	7bbb      	ldrb	r3, [r7, #14]
 8017442:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017446:	2b00      	cmp	r3, #0
 8017448:	d004      	beq.n	8017454 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801744a:	7bbb      	ldrb	r3, [r7, #14]
 801744c:	4619      	mov	r1, r3
 801744e:	6878      	ldr	r0, [r7, #4]
 8017450:	f001 f998 	bl	8018784 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017454:	6878      	ldr	r0, [r7, #4]
 8017456:	f000 fcec 	bl	8017e32 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017460:	689b      	ldr	r3, [r3, #8]
 8017462:	6839      	ldr	r1, [r7, #0]
 8017464:	6878      	ldr	r0, [r7, #4]
 8017466:	4798      	blx	r3
 8017468:	4603      	mov	r3, r0
 801746a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801746c:	e004      	b.n	8017478 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801746e:	6839      	ldr	r1, [r7, #0]
 8017470:	6878      	ldr	r0, [r7, #4]
 8017472:	f000 fc13 	bl	8017c9c <USBD_CtlError>
              break;
 8017476:	e000      	b.n	801747a <USBD_StdEPReq+0x154>
              break;
 8017478:	bf00      	nop
          }
          break;
 801747a:	e0ab      	b.n	80175d4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801747c:	687b      	ldr	r3, [r7, #4]
 801747e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017482:	b2db      	uxtb	r3, r3
 8017484:	2b02      	cmp	r3, #2
 8017486:	d002      	beq.n	801748e <USBD_StdEPReq+0x168>
 8017488:	2b03      	cmp	r3, #3
 801748a:	d032      	beq.n	80174f2 <USBD_StdEPReq+0x1cc>
 801748c:	e097      	b.n	80175be <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801748e:	7bbb      	ldrb	r3, [r7, #14]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d007      	beq.n	80174a4 <USBD_StdEPReq+0x17e>
 8017494:	7bbb      	ldrb	r3, [r7, #14]
 8017496:	2b80      	cmp	r3, #128	; 0x80
 8017498:	d004      	beq.n	80174a4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801749a:	6839      	ldr	r1, [r7, #0]
 801749c:	6878      	ldr	r0, [r7, #4]
 801749e:	f000 fbfd 	bl	8017c9c <USBD_CtlError>
                break;
 80174a2:	e091      	b.n	80175c8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	da0b      	bge.n	80174c4 <USBD_StdEPReq+0x19e>
 80174ac:	7bbb      	ldrb	r3, [r7, #14]
 80174ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80174b2:	4613      	mov	r3, r2
 80174b4:	009b      	lsls	r3, r3, #2
 80174b6:	4413      	add	r3, r2
 80174b8:	009b      	lsls	r3, r3, #2
 80174ba:	3310      	adds	r3, #16
 80174bc:	687a      	ldr	r2, [r7, #4]
 80174be:	4413      	add	r3, r2
 80174c0:	3304      	adds	r3, #4
 80174c2:	e00b      	b.n	80174dc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80174c4:	7bbb      	ldrb	r3, [r7, #14]
 80174c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174ca:	4613      	mov	r3, r2
 80174cc:	009b      	lsls	r3, r3, #2
 80174ce:	4413      	add	r3, r2
 80174d0:	009b      	lsls	r3, r3, #2
 80174d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80174d6:	687a      	ldr	r2, [r7, #4]
 80174d8:	4413      	add	r3, r2
 80174da:	3304      	adds	r3, #4
 80174dc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80174de:	68bb      	ldr	r3, [r7, #8]
 80174e0:	2200      	movs	r2, #0
 80174e2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80174e4:	68bb      	ldr	r3, [r7, #8]
 80174e6:	2202      	movs	r2, #2
 80174e8:	4619      	mov	r1, r3
 80174ea:	6878      	ldr	r0, [r7, #4]
 80174ec:	f000 fc47 	bl	8017d7e <USBD_CtlSendData>
              break;
 80174f0:	e06a      	b.n	80175c8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80174f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	da11      	bge.n	801751e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80174fa:	7bbb      	ldrb	r3, [r7, #14]
 80174fc:	f003 020f 	and.w	r2, r3, #15
 8017500:	6879      	ldr	r1, [r7, #4]
 8017502:	4613      	mov	r3, r2
 8017504:	009b      	lsls	r3, r3, #2
 8017506:	4413      	add	r3, r2
 8017508:	009b      	lsls	r3, r3, #2
 801750a:	440b      	add	r3, r1
 801750c:	3324      	adds	r3, #36	; 0x24
 801750e:	881b      	ldrh	r3, [r3, #0]
 8017510:	2b00      	cmp	r3, #0
 8017512:	d117      	bne.n	8017544 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8017514:	6839      	ldr	r1, [r7, #0]
 8017516:	6878      	ldr	r0, [r7, #4]
 8017518:	f000 fbc0 	bl	8017c9c <USBD_CtlError>
                  break;
 801751c:	e054      	b.n	80175c8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801751e:	7bbb      	ldrb	r3, [r7, #14]
 8017520:	f003 020f 	and.w	r2, r3, #15
 8017524:	6879      	ldr	r1, [r7, #4]
 8017526:	4613      	mov	r3, r2
 8017528:	009b      	lsls	r3, r3, #2
 801752a:	4413      	add	r3, r2
 801752c:	009b      	lsls	r3, r3, #2
 801752e:	440b      	add	r3, r1
 8017530:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8017534:	881b      	ldrh	r3, [r3, #0]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d104      	bne.n	8017544 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801753a:	6839      	ldr	r1, [r7, #0]
 801753c:	6878      	ldr	r0, [r7, #4]
 801753e:	f000 fbad 	bl	8017c9c <USBD_CtlError>
                  break;
 8017542:	e041      	b.n	80175c8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017544:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017548:	2b00      	cmp	r3, #0
 801754a:	da0b      	bge.n	8017564 <USBD_StdEPReq+0x23e>
 801754c:	7bbb      	ldrb	r3, [r7, #14]
 801754e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017552:	4613      	mov	r3, r2
 8017554:	009b      	lsls	r3, r3, #2
 8017556:	4413      	add	r3, r2
 8017558:	009b      	lsls	r3, r3, #2
 801755a:	3310      	adds	r3, #16
 801755c:	687a      	ldr	r2, [r7, #4]
 801755e:	4413      	add	r3, r2
 8017560:	3304      	adds	r3, #4
 8017562:	e00b      	b.n	801757c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8017564:	7bbb      	ldrb	r3, [r7, #14]
 8017566:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801756a:	4613      	mov	r3, r2
 801756c:	009b      	lsls	r3, r3, #2
 801756e:	4413      	add	r3, r2
 8017570:	009b      	lsls	r3, r3, #2
 8017572:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8017576:	687a      	ldr	r2, [r7, #4]
 8017578:	4413      	add	r3, r2
 801757a:	3304      	adds	r3, #4
 801757c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801757e:	7bbb      	ldrb	r3, [r7, #14]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d002      	beq.n	801758a <USBD_StdEPReq+0x264>
 8017584:	7bbb      	ldrb	r3, [r7, #14]
 8017586:	2b80      	cmp	r3, #128	; 0x80
 8017588:	d103      	bne.n	8017592 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801758a:	68bb      	ldr	r3, [r7, #8]
 801758c:	2200      	movs	r2, #0
 801758e:	601a      	str	r2, [r3, #0]
 8017590:	e00e      	b.n	80175b0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017592:	7bbb      	ldrb	r3, [r7, #14]
 8017594:	4619      	mov	r1, r3
 8017596:	6878      	ldr	r0, [r7, #4]
 8017598:	f001 f92a 	bl	80187f0 <USBD_LL_IsStallEP>
 801759c:	4603      	mov	r3, r0
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d003      	beq.n	80175aa <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80175a2:	68bb      	ldr	r3, [r7, #8]
 80175a4:	2201      	movs	r2, #1
 80175a6:	601a      	str	r2, [r3, #0]
 80175a8:	e002      	b.n	80175b0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80175aa:	68bb      	ldr	r3, [r7, #8]
 80175ac:	2200      	movs	r2, #0
 80175ae:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80175b0:	68bb      	ldr	r3, [r7, #8]
 80175b2:	2202      	movs	r2, #2
 80175b4:	4619      	mov	r1, r3
 80175b6:	6878      	ldr	r0, [r7, #4]
 80175b8:	f000 fbe1 	bl	8017d7e <USBD_CtlSendData>
              break;
 80175bc:	e004      	b.n	80175c8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80175be:	6839      	ldr	r1, [r7, #0]
 80175c0:	6878      	ldr	r0, [r7, #4]
 80175c2:	f000 fb6b 	bl	8017c9c <USBD_CtlError>
              break;
 80175c6:	bf00      	nop
          }
          break;
 80175c8:	e004      	b.n	80175d4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80175ca:	6839      	ldr	r1, [r7, #0]
 80175cc:	6878      	ldr	r0, [r7, #4]
 80175ce:	f000 fb65 	bl	8017c9c <USBD_CtlError>
          break;
 80175d2:	bf00      	nop
      }
      break;
 80175d4:	e004      	b.n	80175e0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80175d6:	6839      	ldr	r1, [r7, #0]
 80175d8:	6878      	ldr	r0, [r7, #4]
 80175da:	f000 fb5f 	bl	8017c9c <USBD_CtlError>
      break;
 80175de:	bf00      	nop
  }

  return ret;
 80175e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80175e2:	4618      	mov	r0, r3
 80175e4:	3710      	adds	r7, #16
 80175e6:	46bd      	mov	sp, r7
 80175e8:	bd80      	pop	{r7, pc}
	...

080175ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80175ec:	b580      	push	{r7, lr}
 80175ee:	b084      	sub	sp, #16
 80175f0:	af00      	add	r7, sp, #0
 80175f2:	6078      	str	r0, [r7, #4]
 80175f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80175f6:	2300      	movs	r3, #0
 80175f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80175fa:	2300      	movs	r3, #0
 80175fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80175fe:	2300      	movs	r3, #0
 8017600:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8017602:	683b      	ldr	r3, [r7, #0]
 8017604:	885b      	ldrh	r3, [r3, #2]
 8017606:	0a1b      	lsrs	r3, r3, #8
 8017608:	b29b      	uxth	r3, r3
 801760a:	3b01      	subs	r3, #1
 801760c:	2b0e      	cmp	r3, #14
 801760e:	f200 8152 	bhi.w	80178b6 <USBD_GetDescriptor+0x2ca>
 8017612:	a201      	add	r2, pc, #4	; (adr r2, 8017618 <USBD_GetDescriptor+0x2c>)
 8017614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017618:	08017689 	.word	0x08017689
 801761c:	080176a1 	.word	0x080176a1
 8017620:	080176e1 	.word	0x080176e1
 8017624:	080178b7 	.word	0x080178b7
 8017628:	080178b7 	.word	0x080178b7
 801762c:	08017857 	.word	0x08017857
 8017630:	08017883 	.word	0x08017883
 8017634:	080178b7 	.word	0x080178b7
 8017638:	080178b7 	.word	0x080178b7
 801763c:	080178b7 	.word	0x080178b7
 8017640:	080178b7 	.word	0x080178b7
 8017644:	080178b7 	.word	0x080178b7
 8017648:	080178b7 	.word	0x080178b7
 801764c:	080178b7 	.word	0x080178b7
 8017650:	08017655 	.word	0x08017655
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801765a:	69db      	ldr	r3, [r3, #28]
 801765c:	2b00      	cmp	r3, #0
 801765e:	d00b      	beq.n	8017678 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017666:	69db      	ldr	r3, [r3, #28]
 8017668:	687a      	ldr	r2, [r7, #4]
 801766a:	7c12      	ldrb	r2, [r2, #16]
 801766c:	f107 0108 	add.w	r1, r7, #8
 8017670:	4610      	mov	r0, r2
 8017672:	4798      	blx	r3
 8017674:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017676:	e126      	b.n	80178c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017678:	6839      	ldr	r1, [r7, #0]
 801767a:	6878      	ldr	r0, [r7, #4]
 801767c:	f000 fb0e 	bl	8017c9c <USBD_CtlError>
        err++;
 8017680:	7afb      	ldrb	r3, [r7, #11]
 8017682:	3301      	adds	r3, #1
 8017684:	72fb      	strb	r3, [r7, #11]
      break;
 8017686:	e11e      	b.n	80178c6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801768e:	681b      	ldr	r3, [r3, #0]
 8017690:	687a      	ldr	r2, [r7, #4]
 8017692:	7c12      	ldrb	r2, [r2, #16]
 8017694:	f107 0108 	add.w	r1, r7, #8
 8017698:	4610      	mov	r0, r2
 801769a:	4798      	blx	r3
 801769c:	60f8      	str	r0, [r7, #12]
      break;
 801769e:	e112      	b.n	80178c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	7c1b      	ldrb	r3, [r3, #16]
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d10d      	bne.n	80176c4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80176ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176b0:	f107 0208 	add.w	r2, r7, #8
 80176b4:	4610      	mov	r0, r2
 80176b6:	4798      	blx	r3
 80176b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80176ba:	68fb      	ldr	r3, [r7, #12]
 80176bc:	3301      	adds	r3, #1
 80176be:	2202      	movs	r2, #2
 80176c0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80176c2:	e100      	b.n	80178c6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80176ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80176cc:	f107 0208 	add.w	r2, r7, #8
 80176d0:	4610      	mov	r0, r2
 80176d2:	4798      	blx	r3
 80176d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80176d6:	68fb      	ldr	r3, [r7, #12]
 80176d8:	3301      	adds	r3, #1
 80176da:	2202      	movs	r2, #2
 80176dc:	701a      	strb	r2, [r3, #0]
      break;
 80176de:	e0f2      	b.n	80178c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80176e0:	683b      	ldr	r3, [r7, #0]
 80176e2:	885b      	ldrh	r3, [r3, #2]
 80176e4:	b2db      	uxtb	r3, r3
 80176e6:	2b05      	cmp	r3, #5
 80176e8:	f200 80ac 	bhi.w	8017844 <USBD_GetDescriptor+0x258>
 80176ec:	a201      	add	r2, pc, #4	; (adr r2, 80176f4 <USBD_GetDescriptor+0x108>)
 80176ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80176f2:	bf00      	nop
 80176f4:	0801770d 	.word	0x0801770d
 80176f8:	08017741 	.word	0x08017741
 80176fc:	08017775 	.word	0x08017775
 8017700:	080177a9 	.word	0x080177a9
 8017704:	080177dd 	.word	0x080177dd
 8017708:	08017811 	.word	0x08017811
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017712:	685b      	ldr	r3, [r3, #4]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d00b      	beq.n	8017730 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801771e:	685b      	ldr	r3, [r3, #4]
 8017720:	687a      	ldr	r2, [r7, #4]
 8017722:	7c12      	ldrb	r2, [r2, #16]
 8017724:	f107 0108 	add.w	r1, r7, #8
 8017728:	4610      	mov	r0, r2
 801772a:	4798      	blx	r3
 801772c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801772e:	e091      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017730:	6839      	ldr	r1, [r7, #0]
 8017732:	6878      	ldr	r0, [r7, #4]
 8017734:	f000 fab2 	bl	8017c9c <USBD_CtlError>
            err++;
 8017738:	7afb      	ldrb	r3, [r7, #11]
 801773a:	3301      	adds	r3, #1
 801773c:	72fb      	strb	r3, [r7, #11]
          break;
 801773e:	e089      	b.n	8017854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017746:	689b      	ldr	r3, [r3, #8]
 8017748:	2b00      	cmp	r3, #0
 801774a:	d00b      	beq.n	8017764 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017752:	689b      	ldr	r3, [r3, #8]
 8017754:	687a      	ldr	r2, [r7, #4]
 8017756:	7c12      	ldrb	r2, [r2, #16]
 8017758:	f107 0108 	add.w	r1, r7, #8
 801775c:	4610      	mov	r0, r2
 801775e:	4798      	blx	r3
 8017760:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017762:	e077      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017764:	6839      	ldr	r1, [r7, #0]
 8017766:	6878      	ldr	r0, [r7, #4]
 8017768:	f000 fa98 	bl	8017c9c <USBD_CtlError>
            err++;
 801776c:	7afb      	ldrb	r3, [r7, #11]
 801776e:	3301      	adds	r3, #1
 8017770:	72fb      	strb	r3, [r7, #11]
          break;
 8017772:	e06f      	b.n	8017854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801777a:	68db      	ldr	r3, [r3, #12]
 801777c:	2b00      	cmp	r3, #0
 801777e:	d00b      	beq.n	8017798 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017786:	68db      	ldr	r3, [r3, #12]
 8017788:	687a      	ldr	r2, [r7, #4]
 801778a:	7c12      	ldrb	r2, [r2, #16]
 801778c:	f107 0108 	add.w	r1, r7, #8
 8017790:	4610      	mov	r0, r2
 8017792:	4798      	blx	r3
 8017794:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017796:	e05d      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017798:	6839      	ldr	r1, [r7, #0]
 801779a:	6878      	ldr	r0, [r7, #4]
 801779c:	f000 fa7e 	bl	8017c9c <USBD_CtlError>
            err++;
 80177a0:	7afb      	ldrb	r3, [r7, #11]
 80177a2:	3301      	adds	r3, #1
 80177a4:	72fb      	strb	r3, [r7, #11]
          break;
 80177a6:	e055      	b.n	8017854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80177ae:	691b      	ldr	r3, [r3, #16]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d00b      	beq.n	80177cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80177ba:	691b      	ldr	r3, [r3, #16]
 80177bc:	687a      	ldr	r2, [r7, #4]
 80177be:	7c12      	ldrb	r2, [r2, #16]
 80177c0:	f107 0108 	add.w	r1, r7, #8
 80177c4:	4610      	mov	r0, r2
 80177c6:	4798      	blx	r3
 80177c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177ca:	e043      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177cc:	6839      	ldr	r1, [r7, #0]
 80177ce:	6878      	ldr	r0, [r7, #4]
 80177d0:	f000 fa64 	bl	8017c9c <USBD_CtlError>
            err++;
 80177d4:	7afb      	ldrb	r3, [r7, #11]
 80177d6:	3301      	adds	r3, #1
 80177d8:	72fb      	strb	r3, [r7, #11]
          break;
 80177da:	e03b      	b.n	8017854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80177e2:	695b      	ldr	r3, [r3, #20]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	d00b      	beq.n	8017800 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80177ee:	695b      	ldr	r3, [r3, #20]
 80177f0:	687a      	ldr	r2, [r7, #4]
 80177f2:	7c12      	ldrb	r2, [r2, #16]
 80177f4:	f107 0108 	add.w	r1, r7, #8
 80177f8:	4610      	mov	r0, r2
 80177fa:	4798      	blx	r3
 80177fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177fe:	e029      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017800:	6839      	ldr	r1, [r7, #0]
 8017802:	6878      	ldr	r0, [r7, #4]
 8017804:	f000 fa4a 	bl	8017c9c <USBD_CtlError>
            err++;
 8017808:	7afb      	ldrb	r3, [r7, #11]
 801780a:	3301      	adds	r3, #1
 801780c:	72fb      	strb	r3, [r7, #11]
          break;
 801780e:	e021      	b.n	8017854 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017816:	699b      	ldr	r3, [r3, #24]
 8017818:	2b00      	cmp	r3, #0
 801781a:	d00b      	beq.n	8017834 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017822:	699b      	ldr	r3, [r3, #24]
 8017824:	687a      	ldr	r2, [r7, #4]
 8017826:	7c12      	ldrb	r2, [r2, #16]
 8017828:	f107 0108 	add.w	r1, r7, #8
 801782c:	4610      	mov	r0, r2
 801782e:	4798      	blx	r3
 8017830:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017832:	e00f      	b.n	8017854 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017834:	6839      	ldr	r1, [r7, #0]
 8017836:	6878      	ldr	r0, [r7, #4]
 8017838:	f000 fa30 	bl	8017c9c <USBD_CtlError>
            err++;
 801783c:	7afb      	ldrb	r3, [r7, #11]
 801783e:	3301      	adds	r3, #1
 8017840:	72fb      	strb	r3, [r7, #11]
          break;
 8017842:	e007      	b.n	8017854 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8017844:	6839      	ldr	r1, [r7, #0]
 8017846:	6878      	ldr	r0, [r7, #4]
 8017848:	f000 fa28 	bl	8017c9c <USBD_CtlError>
          err++;
 801784c:	7afb      	ldrb	r3, [r7, #11]
 801784e:	3301      	adds	r3, #1
 8017850:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8017852:	bf00      	nop
      }
      break;
 8017854:	e037      	b.n	80178c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	7c1b      	ldrb	r3, [r3, #16]
 801785a:	2b00      	cmp	r3, #0
 801785c:	d109      	bne.n	8017872 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017866:	f107 0208 	add.w	r2, r7, #8
 801786a:	4610      	mov	r0, r2
 801786c:	4798      	blx	r3
 801786e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017870:	e029      	b.n	80178c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017872:	6839      	ldr	r1, [r7, #0]
 8017874:	6878      	ldr	r0, [r7, #4]
 8017876:	f000 fa11 	bl	8017c9c <USBD_CtlError>
        err++;
 801787a:	7afb      	ldrb	r3, [r7, #11]
 801787c:	3301      	adds	r3, #1
 801787e:	72fb      	strb	r3, [r7, #11]
      break;
 8017880:	e021      	b.n	80178c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	7c1b      	ldrb	r3, [r3, #16]
 8017886:	2b00      	cmp	r3, #0
 8017888:	d10d      	bne.n	80178a6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017892:	f107 0208 	add.w	r2, r7, #8
 8017896:	4610      	mov	r0, r2
 8017898:	4798      	blx	r3
 801789a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	3301      	adds	r3, #1
 80178a0:	2207      	movs	r2, #7
 80178a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80178a4:	e00f      	b.n	80178c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80178a6:	6839      	ldr	r1, [r7, #0]
 80178a8:	6878      	ldr	r0, [r7, #4]
 80178aa:	f000 f9f7 	bl	8017c9c <USBD_CtlError>
        err++;
 80178ae:	7afb      	ldrb	r3, [r7, #11]
 80178b0:	3301      	adds	r3, #1
 80178b2:	72fb      	strb	r3, [r7, #11]
      break;
 80178b4:	e007      	b.n	80178c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80178b6:	6839      	ldr	r1, [r7, #0]
 80178b8:	6878      	ldr	r0, [r7, #4]
 80178ba:	f000 f9ef 	bl	8017c9c <USBD_CtlError>
      err++;
 80178be:	7afb      	ldrb	r3, [r7, #11]
 80178c0:	3301      	adds	r3, #1
 80178c2:	72fb      	strb	r3, [r7, #11]
      break;
 80178c4:	bf00      	nop
  }

  if (err != 0U)
 80178c6:	7afb      	ldrb	r3, [r7, #11]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d11e      	bne.n	801790a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80178cc:	683b      	ldr	r3, [r7, #0]
 80178ce:	88db      	ldrh	r3, [r3, #6]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d016      	beq.n	8017902 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80178d4:	893b      	ldrh	r3, [r7, #8]
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d00e      	beq.n	80178f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80178da:	683b      	ldr	r3, [r7, #0]
 80178dc:	88da      	ldrh	r2, [r3, #6]
 80178de:	893b      	ldrh	r3, [r7, #8]
 80178e0:	4293      	cmp	r3, r2
 80178e2:	bf28      	it	cs
 80178e4:	4613      	movcs	r3, r2
 80178e6:	b29b      	uxth	r3, r3
 80178e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80178ea:	893b      	ldrh	r3, [r7, #8]
 80178ec:	461a      	mov	r2, r3
 80178ee:	68f9      	ldr	r1, [r7, #12]
 80178f0:	6878      	ldr	r0, [r7, #4]
 80178f2:	f000 fa44 	bl	8017d7e <USBD_CtlSendData>
 80178f6:	e009      	b.n	801790c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80178f8:	6839      	ldr	r1, [r7, #0]
 80178fa:	6878      	ldr	r0, [r7, #4]
 80178fc:	f000 f9ce 	bl	8017c9c <USBD_CtlError>
 8017900:	e004      	b.n	801790c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8017902:	6878      	ldr	r0, [r7, #4]
 8017904:	f000 fa95 	bl	8017e32 <USBD_CtlSendStatus>
 8017908:	e000      	b.n	801790c <USBD_GetDescriptor+0x320>
    return;
 801790a:	bf00      	nop
  }
}
 801790c:	3710      	adds	r7, #16
 801790e:	46bd      	mov	sp, r7
 8017910:	bd80      	pop	{r7, pc}
 8017912:	bf00      	nop

08017914 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017914:	b580      	push	{r7, lr}
 8017916:	b084      	sub	sp, #16
 8017918:	af00      	add	r7, sp, #0
 801791a:	6078      	str	r0, [r7, #4]
 801791c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801791e:	683b      	ldr	r3, [r7, #0]
 8017920:	889b      	ldrh	r3, [r3, #4]
 8017922:	2b00      	cmp	r3, #0
 8017924:	d131      	bne.n	801798a <USBD_SetAddress+0x76>
 8017926:	683b      	ldr	r3, [r7, #0]
 8017928:	88db      	ldrh	r3, [r3, #6]
 801792a:	2b00      	cmp	r3, #0
 801792c:	d12d      	bne.n	801798a <USBD_SetAddress+0x76>
 801792e:	683b      	ldr	r3, [r7, #0]
 8017930:	885b      	ldrh	r3, [r3, #2]
 8017932:	2b7f      	cmp	r3, #127	; 0x7f
 8017934:	d829      	bhi.n	801798a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8017936:	683b      	ldr	r3, [r7, #0]
 8017938:	885b      	ldrh	r3, [r3, #2]
 801793a:	b2db      	uxtb	r3, r3
 801793c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017940:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017948:	b2db      	uxtb	r3, r3
 801794a:	2b03      	cmp	r3, #3
 801794c:	d104      	bne.n	8017958 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801794e:	6839      	ldr	r1, [r7, #0]
 8017950:	6878      	ldr	r0, [r7, #4]
 8017952:	f000 f9a3 	bl	8017c9c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017956:	e01d      	b.n	8017994 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	7bfa      	ldrb	r2, [r7, #15]
 801795c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8017960:	7bfb      	ldrb	r3, [r7, #15]
 8017962:	4619      	mov	r1, r3
 8017964:	6878      	ldr	r0, [r7, #4]
 8017966:	f000 ff6f 	bl	8018848 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801796a:	6878      	ldr	r0, [r7, #4]
 801796c:	f000 fa61 	bl	8017e32 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017970:	7bfb      	ldrb	r3, [r7, #15]
 8017972:	2b00      	cmp	r3, #0
 8017974:	d004      	beq.n	8017980 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	2202      	movs	r2, #2
 801797a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801797e:	e009      	b.n	8017994 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017980:	687b      	ldr	r3, [r7, #4]
 8017982:	2201      	movs	r2, #1
 8017984:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017988:	e004      	b.n	8017994 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801798a:	6839      	ldr	r1, [r7, #0]
 801798c:	6878      	ldr	r0, [r7, #4]
 801798e:	f000 f985 	bl	8017c9c <USBD_CtlError>
  }
}
 8017992:	bf00      	nop
 8017994:	bf00      	nop
 8017996:	3710      	adds	r7, #16
 8017998:	46bd      	mov	sp, r7
 801799a:	bd80      	pop	{r7, pc}

0801799c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801799c:	b580      	push	{r7, lr}
 801799e:	b084      	sub	sp, #16
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	6078      	str	r0, [r7, #4]
 80179a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80179a6:	2300      	movs	r3, #0
 80179a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80179aa:	683b      	ldr	r3, [r7, #0]
 80179ac:	885b      	ldrh	r3, [r3, #2]
 80179ae:	b2da      	uxtb	r2, r3
 80179b0:	4b4c      	ldr	r3, [pc, #304]	; (8017ae4 <USBD_SetConfig+0x148>)
 80179b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80179b4:	4b4b      	ldr	r3, [pc, #300]	; (8017ae4 <USBD_SetConfig+0x148>)
 80179b6:	781b      	ldrb	r3, [r3, #0]
 80179b8:	2b01      	cmp	r3, #1
 80179ba:	d905      	bls.n	80179c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80179bc:	6839      	ldr	r1, [r7, #0]
 80179be:	6878      	ldr	r0, [r7, #4]
 80179c0:	f000 f96c 	bl	8017c9c <USBD_CtlError>
    return USBD_FAIL;
 80179c4:	2303      	movs	r3, #3
 80179c6:	e088      	b.n	8017ada <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80179ce:	b2db      	uxtb	r3, r3
 80179d0:	2b02      	cmp	r3, #2
 80179d2:	d002      	beq.n	80179da <USBD_SetConfig+0x3e>
 80179d4:	2b03      	cmp	r3, #3
 80179d6:	d025      	beq.n	8017a24 <USBD_SetConfig+0x88>
 80179d8:	e071      	b.n	8017abe <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80179da:	4b42      	ldr	r3, [pc, #264]	; (8017ae4 <USBD_SetConfig+0x148>)
 80179dc:	781b      	ldrb	r3, [r3, #0]
 80179de:	2b00      	cmp	r3, #0
 80179e0:	d01c      	beq.n	8017a1c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80179e2:	4b40      	ldr	r3, [pc, #256]	; (8017ae4 <USBD_SetConfig+0x148>)
 80179e4:	781b      	ldrb	r3, [r3, #0]
 80179e6:	461a      	mov	r2, r3
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80179ec:	4b3d      	ldr	r3, [pc, #244]	; (8017ae4 <USBD_SetConfig+0x148>)
 80179ee:	781b      	ldrb	r3, [r3, #0]
 80179f0:	4619      	mov	r1, r3
 80179f2:	6878      	ldr	r0, [r7, #4]
 80179f4:	f7ff f91e 	bl	8016c34 <USBD_SetClassConfig>
 80179f8:	4603      	mov	r3, r0
 80179fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80179fc:	7bfb      	ldrb	r3, [r7, #15]
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	d004      	beq.n	8017a0c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8017a02:	6839      	ldr	r1, [r7, #0]
 8017a04:	6878      	ldr	r0, [r7, #4]
 8017a06:	f000 f949 	bl	8017c9c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017a0a:	e065      	b.n	8017ad8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8017a0c:	6878      	ldr	r0, [r7, #4]
 8017a0e:	f000 fa10 	bl	8017e32 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	2203      	movs	r2, #3
 8017a16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8017a1a:	e05d      	b.n	8017ad8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8017a1c:	6878      	ldr	r0, [r7, #4]
 8017a1e:	f000 fa08 	bl	8017e32 <USBD_CtlSendStatus>
      break;
 8017a22:	e059      	b.n	8017ad8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017a24:	4b2f      	ldr	r3, [pc, #188]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a26:	781b      	ldrb	r3, [r3, #0]
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	d112      	bne.n	8017a52 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	2202      	movs	r2, #2
 8017a30:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8017a34:	4b2b      	ldr	r3, [pc, #172]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a36:	781b      	ldrb	r3, [r3, #0]
 8017a38:	461a      	mov	r2, r3
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a3e:	4b29      	ldr	r3, [pc, #164]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a40:	781b      	ldrb	r3, [r3, #0]
 8017a42:	4619      	mov	r1, r3
 8017a44:	6878      	ldr	r0, [r7, #4]
 8017a46:	f7ff f911 	bl	8016c6c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f000 f9f1 	bl	8017e32 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017a50:	e042      	b.n	8017ad8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8017a52:	4b24      	ldr	r3, [pc, #144]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a54:	781b      	ldrb	r3, [r3, #0]
 8017a56:	461a      	mov	r2, r3
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	685b      	ldr	r3, [r3, #4]
 8017a5c:	429a      	cmp	r2, r3
 8017a5e:	d02a      	beq.n	8017ab6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a60:	687b      	ldr	r3, [r7, #4]
 8017a62:	685b      	ldr	r3, [r3, #4]
 8017a64:	b2db      	uxtb	r3, r3
 8017a66:	4619      	mov	r1, r3
 8017a68:	6878      	ldr	r0, [r7, #4]
 8017a6a:	f7ff f8ff 	bl	8016c6c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017a6e:	4b1d      	ldr	r3, [pc, #116]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a70:	781b      	ldrb	r3, [r3, #0]
 8017a72:	461a      	mov	r2, r3
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017a78:	4b1a      	ldr	r3, [pc, #104]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017a7a:	781b      	ldrb	r3, [r3, #0]
 8017a7c:	4619      	mov	r1, r3
 8017a7e:	6878      	ldr	r0, [r7, #4]
 8017a80:	f7ff f8d8 	bl	8016c34 <USBD_SetClassConfig>
 8017a84:	4603      	mov	r3, r0
 8017a86:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017a88:	7bfb      	ldrb	r3, [r7, #15]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d00f      	beq.n	8017aae <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8017a8e:	6839      	ldr	r1, [r7, #0]
 8017a90:	6878      	ldr	r0, [r7, #4]
 8017a92:	f000 f903 	bl	8017c9c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a96:	687b      	ldr	r3, [r7, #4]
 8017a98:	685b      	ldr	r3, [r3, #4]
 8017a9a:	b2db      	uxtb	r3, r3
 8017a9c:	4619      	mov	r1, r3
 8017a9e:	6878      	ldr	r0, [r7, #4]
 8017aa0:	f7ff f8e4 	bl	8016c6c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	2202      	movs	r2, #2
 8017aa8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8017aac:	e014      	b.n	8017ad8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8017aae:	6878      	ldr	r0, [r7, #4]
 8017ab0:	f000 f9bf 	bl	8017e32 <USBD_CtlSendStatus>
      break;
 8017ab4:	e010      	b.n	8017ad8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8017ab6:	6878      	ldr	r0, [r7, #4]
 8017ab8:	f000 f9bb 	bl	8017e32 <USBD_CtlSendStatus>
      break;
 8017abc:	e00c      	b.n	8017ad8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8017abe:	6839      	ldr	r1, [r7, #0]
 8017ac0:	6878      	ldr	r0, [r7, #4]
 8017ac2:	f000 f8eb 	bl	8017c9c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017ac6:	4b07      	ldr	r3, [pc, #28]	; (8017ae4 <USBD_SetConfig+0x148>)
 8017ac8:	781b      	ldrb	r3, [r3, #0]
 8017aca:	4619      	mov	r1, r3
 8017acc:	6878      	ldr	r0, [r7, #4]
 8017ace:	f7ff f8cd 	bl	8016c6c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017ad2:	2303      	movs	r3, #3
 8017ad4:	73fb      	strb	r3, [r7, #15]
      break;
 8017ad6:	bf00      	nop
  }

  return ret;
 8017ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8017ada:	4618      	mov	r0, r3
 8017adc:	3710      	adds	r7, #16
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	bd80      	pop	{r7, pc}
 8017ae2:	bf00      	nop
 8017ae4:	200011c8 	.word	0x200011c8

08017ae8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017ae8:	b580      	push	{r7, lr}
 8017aea:	b082      	sub	sp, #8
 8017aec:	af00      	add	r7, sp, #0
 8017aee:	6078      	str	r0, [r7, #4]
 8017af0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017af2:	683b      	ldr	r3, [r7, #0]
 8017af4:	88db      	ldrh	r3, [r3, #6]
 8017af6:	2b01      	cmp	r3, #1
 8017af8:	d004      	beq.n	8017b04 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017afa:	6839      	ldr	r1, [r7, #0]
 8017afc:	6878      	ldr	r0, [r7, #4]
 8017afe:	f000 f8cd 	bl	8017c9c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017b02:	e023      	b.n	8017b4c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017b0a:	b2db      	uxtb	r3, r3
 8017b0c:	2b02      	cmp	r3, #2
 8017b0e:	dc02      	bgt.n	8017b16 <USBD_GetConfig+0x2e>
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	dc03      	bgt.n	8017b1c <USBD_GetConfig+0x34>
 8017b14:	e015      	b.n	8017b42 <USBD_GetConfig+0x5a>
 8017b16:	2b03      	cmp	r3, #3
 8017b18:	d00b      	beq.n	8017b32 <USBD_GetConfig+0x4a>
 8017b1a:	e012      	b.n	8017b42 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	2200      	movs	r2, #0
 8017b20:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	3308      	adds	r3, #8
 8017b26:	2201      	movs	r2, #1
 8017b28:	4619      	mov	r1, r3
 8017b2a:	6878      	ldr	r0, [r7, #4]
 8017b2c:	f000 f927 	bl	8017d7e <USBD_CtlSendData>
        break;
 8017b30:	e00c      	b.n	8017b4c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	3304      	adds	r3, #4
 8017b36:	2201      	movs	r2, #1
 8017b38:	4619      	mov	r1, r3
 8017b3a:	6878      	ldr	r0, [r7, #4]
 8017b3c:	f000 f91f 	bl	8017d7e <USBD_CtlSendData>
        break;
 8017b40:	e004      	b.n	8017b4c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017b42:	6839      	ldr	r1, [r7, #0]
 8017b44:	6878      	ldr	r0, [r7, #4]
 8017b46:	f000 f8a9 	bl	8017c9c <USBD_CtlError>
        break;
 8017b4a:	bf00      	nop
}
 8017b4c:	bf00      	nop
 8017b4e:	3708      	adds	r7, #8
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}

08017b54 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b54:	b580      	push	{r7, lr}
 8017b56:	b082      	sub	sp, #8
 8017b58:	af00      	add	r7, sp, #0
 8017b5a:	6078      	str	r0, [r7, #4]
 8017b5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017b5e:	687b      	ldr	r3, [r7, #4]
 8017b60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017b64:	b2db      	uxtb	r3, r3
 8017b66:	3b01      	subs	r3, #1
 8017b68:	2b02      	cmp	r3, #2
 8017b6a:	d81e      	bhi.n	8017baa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017b6c:	683b      	ldr	r3, [r7, #0]
 8017b6e:	88db      	ldrh	r3, [r3, #6]
 8017b70:	2b02      	cmp	r3, #2
 8017b72:	d004      	beq.n	8017b7e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017b74:	6839      	ldr	r1, [r7, #0]
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	f000 f890 	bl	8017c9c <USBD_CtlError>
        break;
 8017b7c:	e01a      	b.n	8017bb4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	2201      	movs	r2, #1
 8017b82:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d005      	beq.n	8017b9a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017b8e:	687b      	ldr	r3, [r7, #4]
 8017b90:	68db      	ldr	r3, [r3, #12]
 8017b92:	f043 0202 	orr.w	r2, r3, #2
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	330c      	adds	r3, #12
 8017b9e:	2202      	movs	r2, #2
 8017ba0:	4619      	mov	r1, r3
 8017ba2:	6878      	ldr	r0, [r7, #4]
 8017ba4:	f000 f8eb 	bl	8017d7e <USBD_CtlSendData>
      break;
 8017ba8:	e004      	b.n	8017bb4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017baa:	6839      	ldr	r1, [r7, #0]
 8017bac:	6878      	ldr	r0, [r7, #4]
 8017bae:	f000 f875 	bl	8017c9c <USBD_CtlError>
      break;
 8017bb2:	bf00      	nop
  }
}
 8017bb4:	bf00      	nop
 8017bb6:	3708      	adds	r7, #8
 8017bb8:	46bd      	mov	sp, r7
 8017bba:	bd80      	pop	{r7, pc}

08017bbc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b082      	sub	sp, #8
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	6078      	str	r0, [r7, #4]
 8017bc4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017bc6:	683b      	ldr	r3, [r7, #0]
 8017bc8:	885b      	ldrh	r3, [r3, #2]
 8017bca:	2b01      	cmp	r3, #1
 8017bcc:	d106      	bne.n	8017bdc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	2201      	movs	r2, #1
 8017bd2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017bd6:	6878      	ldr	r0, [r7, #4]
 8017bd8:	f000 f92b 	bl	8017e32 <USBD_CtlSendStatus>
  }
}
 8017bdc:	bf00      	nop
 8017bde:	3708      	adds	r7, #8
 8017be0:	46bd      	mov	sp, r7
 8017be2:	bd80      	pop	{r7, pc}

08017be4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017be4:	b580      	push	{r7, lr}
 8017be6:	b082      	sub	sp, #8
 8017be8:	af00      	add	r7, sp, #0
 8017bea:	6078      	str	r0, [r7, #4]
 8017bec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017bf4:	b2db      	uxtb	r3, r3
 8017bf6:	3b01      	subs	r3, #1
 8017bf8:	2b02      	cmp	r3, #2
 8017bfa:	d80b      	bhi.n	8017c14 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017bfc:	683b      	ldr	r3, [r7, #0]
 8017bfe:	885b      	ldrh	r3, [r3, #2]
 8017c00:	2b01      	cmp	r3, #1
 8017c02:	d10c      	bne.n	8017c1e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	2200      	movs	r2, #0
 8017c08:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017c0c:	6878      	ldr	r0, [r7, #4]
 8017c0e:	f000 f910 	bl	8017e32 <USBD_CtlSendStatus>
      }
      break;
 8017c12:	e004      	b.n	8017c1e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017c14:	6839      	ldr	r1, [r7, #0]
 8017c16:	6878      	ldr	r0, [r7, #4]
 8017c18:	f000 f840 	bl	8017c9c <USBD_CtlError>
      break;
 8017c1c:	e000      	b.n	8017c20 <USBD_ClrFeature+0x3c>
      break;
 8017c1e:	bf00      	nop
  }
}
 8017c20:	bf00      	nop
 8017c22:	3708      	adds	r7, #8
 8017c24:	46bd      	mov	sp, r7
 8017c26:	bd80      	pop	{r7, pc}

08017c28 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017c28:	b580      	push	{r7, lr}
 8017c2a:	b084      	sub	sp, #16
 8017c2c:	af00      	add	r7, sp, #0
 8017c2e:	6078      	str	r0, [r7, #4]
 8017c30:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017c32:	683b      	ldr	r3, [r7, #0]
 8017c34:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	781a      	ldrb	r2, [r3, #0]
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017c3e:	68fb      	ldr	r3, [r7, #12]
 8017c40:	3301      	adds	r3, #1
 8017c42:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	781a      	ldrb	r2, [r3, #0]
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017c4c:	68fb      	ldr	r3, [r7, #12]
 8017c4e:	3301      	adds	r3, #1
 8017c50:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017c52:	68f8      	ldr	r0, [r7, #12]
 8017c54:	f7ff fa91 	bl	801717a <SWAPBYTE>
 8017c58:	4603      	mov	r3, r0
 8017c5a:	461a      	mov	r2, r3
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017c60:	68fb      	ldr	r3, [r7, #12]
 8017c62:	3301      	adds	r3, #1
 8017c64:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c66:	68fb      	ldr	r3, [r7, #12]
 8017c68:	3301      	adds	r3, #1
 8017c6a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017c6c:	68f8      	ldr	r0, [r7, #12]
 8017c6e:	f7ff fa84 	bl	801717a <SWAPBYTE>
 8017c72:	4603      	mov	r3, r0
 8017c74:	461a      	mov	r2, r3
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	3301      	adds	r3, #1
 8017c7e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c80:	68fb      	ldr	r3, [r7, #12]
 8017c82:	3301      	adds	r3, #1
 8017c84:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017c86:	68f8      	ldr	r0, [r7, #12]
 8017c88:	f7ff fa77 	bl	801717a <SWAPBYTE>
 8017c8c:	4603      	mov	r3, r0
 8017c8e:	461a      	mov	r2, r3
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	80da      	strh	r2, [r3, #6]
}
 8017c94:	bf00      	nop
 8017c96:	3710      	adds	r7, #16
 8017c98:	46bd      	mov	sp, r7
 8017c9a:	bd80      	pop	{r7, pc}

08017c9c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c9c:	b580      	push	{r7, lr}
 8017c9e:	b082      	sub	sp, #8
 8017ca0:	af00      	add	r7, sp, #0
 8017ca2:	6078      	str	r0, [r7, #4]
 8017ca4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017ca6:	2180      	movs	r1, #128	; 0x80
 8017ca8:	6878      	ldr	r0, [r7, #4]
 8017caa:	f000 fd35 	bl	8018718 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017cae:	2100      	movs	r1, #0
 8017cb0:	6878      	ldr	r0, [r7, #4]
 8017cb2:	f000 fd31 	bl	8018718 <USBD_LL_StallEP>
}
 8017cb6:	bf00      	nop
 8017cb8:	3708      	adds	r7, #8
 8017cba:	46bd      	mov	sp, r7
 8017cbc:	bd80      	pop	{r7, pc}

08017cbe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017cbe:	b580      	push	{r7, lr}
 8017cc0:	b086      	sub	sp, #24
 8017cc2:	af00      	add	r7, sp, #0
 8017cc4:	60f8      	str	r0, [r7, #12]
 8017cc6:	60b9      	str	r1, [r7, #8]
 8017cc8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017cca:	2300      	movs	r3, #0
 8017ccc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017cce:	68fb      	ldr	r3, [r7, #12]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d036      	beq.n	8017d42 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8017cd8:	6938      	ldr	r0, [r7, #16]
 8017cda:	f000 f836 	bl	8017d4a <USBD_GetLen>
 8017cde:	4603      	mov	r3, r0
 8017ce0:	3301      	adds	r3, #1
 8017ce2:	b29b      	uxth	r3, r3
 8017ce4:	005b      	lsls	r3, r3, #1
 8017ce6:	b29a      	uxth	r2, r3
 8017ce8:	687b      	ldr	r3, [r7, #4]
 8017cea:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017cec:	7dfb      	ldrb	r3, [r7, #23]
 8017cee:	68ba      	ldr	r2, [r7, #8]
 8017cf0:	4413      	add	r3, r2
 8017cf2:	687a      	ldr	r2, [r7, #4]
 8017cf4:	7812      	ldrb	r2, [r2, #0]
 8017cf6:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cf8:	7dfb      	ldrb	r3, [r7, #23]
 8017cfa:	3301      	adds	r3, #1
 8017cfc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017cfe:	7dfb      	ldrb	r3, [r7, #23]
 8017d00:	68ba      	ldr	r2, [r7, #8]
 8017d02:	4413      	add	r3, r2
 8017d04:	2203      	movs	r2, #3
 8017d06:	701a      	strb	r2, [r3, #0]
  idx++;
 8017d08:	7dfb      	ldrb	r3, [r7, #23]
 8017d0a:	3301      	adds	r3, #1
 8017d0c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017d0e:	e013      	b.n	8017d38 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8017d10:	7dfb      	ldrb	r3, [r7, #23]
 8017d12:	68ba      	ldr	r2, [r7, #8]
 8017d14:	4413      	add	r3, r2
 8017d16:	693a      	ldr	r2, [r7, #16]
 8017d18:	7812      	ldrb	r2, [r2, #0]
 8017d1a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017d1c:	693b      	ldr	r3, [r7, #16]
 8017d1e:	3301      	adds	r3, #1
 8017d20:	613b      	str	r3, [r7, #16]
    idx++;
 8017d22:	7dfb      	ldrb	r3, [r7, #23]
 8017d24:	3301      	adds	r3, #1
 8017d26:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017d28:	7dfb      	ldrb	r3, [r7, #23]
 8017d2a:	68ba      	ldr	r2, [r7, #8]
 8017d2c:	4413      	add	r3, r2
 8017d2e:	2200      	movs	r2, #0
 8017d30:	701a      	strb	r2, [r3, #0]
    idx++;
 8017d32:	7dfb      	ldrb	r3, [r7, #23]
 8017d34:	3301      	adds	r3, #1
 8017d36:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017d38:	693b      	ldr	r3, [r7, #16]
 8017d3a:	781b      	ldrb	r3, [r3, #0]
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	d1e7      	bne.n	8017d10 <USBD_GetString+0x52>
 8017d40:	e000      	b.n	8017d44 <USBD_GetString+0x86>
    return;
 8017d42:	bf00      	nop
  }
}
 8017d44:	3718      	adds	r7, #24
 8017d46:	46bd      	mov	sp, r7
 8017d48:	bd80      	pop	{r7, pc}

08017d4a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017d4a:	b480      	push	{r7}
 8017d4c:	b085      	sub	sp, #20
 8017d4e:	af00      	add	r7, sp, #0
 8017d50:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017d52:	2300      	movs	r3, #0
 8017d54:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017d5a:	e005      	b.n	8017d68 <USBD_GetLen+0x1e>
  {
    len++;
 8017d5c:	7bfb      	ldrb	r3, [r7, #15]
 8017d5e:	3301      	adds	r3, #1
 8017d60:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017d62:	68bb      	ldr	r3, [r7, #8]
 8017d64:	3301      	adds	r3, #1
 8017d66:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017d68:	68bb      	ldr	r3, [r7, #8]
 8017d6a:	781b      	ldrb	r3, [r3, #0]
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d1f5      	bne.n	8017d5c <USBD_GetLen+0x12>
  }

  return len;
 8017d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d72:	4618      	mov	r0, r3
 8017d74:	3714      	adds	r7, #20
 8017d76:	46bd      	mov	sp, r7
 8017d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d7c:	4770      	bx	lr

08017d7e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017d7e:	b580      	push	{r7, lr}
 8017d80:	b084      	sub	sp, #16
 8017d82:	af00      	add	r7, sp, #0
 8017d84:	60f8      	str	r0, [r7, #12]
 8017d86:	60b9      	str	r1, [r7, #8]
 8017d88:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	2202      	movs	r2, #2
 8017d8e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8017d92:	68fb      	ldr	r3, [r7, #12]
 8017d94:	687a      	ldr	r2, [r7, #4]
 8017d96:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017d98:	68fb      	ldr	r3, [r7, #12]
 8017d9a:	687a      	ldr	r2, [r7, #4]
 8017d9c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	68ba      	ldr	r2, [r7, #8]
 8017da2:	2100      	movs	r1, #0
 8017da4:	68f8      	ldr	r0, [r7, #12]
 8017da6:	f000 fd85 	bl	80188b4 <USBD_LL_Transmit>

  return USBD_OK;
 8017daa:	2300      	movs	r3, #0
}
 8017dac:	4618      	mov	r0, r3
 8017dae:	3710      	adds	r7, #16
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bd80      	pop	{r7, pc}

08017db4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017db4:	b580      	push	{r7, lr}
 8017db6:	b084      	sub	sp, #16
 8017db8:	af00      	add	r7, sp, #0
 8017dba:	60f8      	str	r0, [r7, #12]
 8017dbc:	60b9      	str	r1, [r7, #8]
 8017dbe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017dc0:	687b      	ldr	r3, [r7, #4]
 8017dc2:	68ba      	ldr	r2, [r7, #8]
 8017dc4:	2100      	movs	r1, #0
 8017dc6:	68f8      	ldr	r0, [r7, #12]
 8017dc8:	f000 fd74 	bl	80188b4 <USBD_LL_Transmit>

  return USBD_OK;
 8017dcc:	2300      	movs	r3, #0
}
 8017dce:	4618      	mov	r0, r3
 8017dd0:	3710      	adds	r7, #16
 8017dd2:	46bd      	mov	sp, r7
 8017dd4:	bd80      	pop	{r7, pc}

08017dd6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017dd6:	b580      	push	{r7, lr}
 8017dd8:	b084      	sub	sp, #16
 8017dda:	af00      	add	r7, sp, #0
 8017ddc:	60f8      	str	r0, [r7, #12]
 8017dde:	60b9      	str	r1, [r7, #8]
 8017de0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017de2:	68fb      	ldr	r3, [r7, #12]
 8017de4:	2203      	movs	r2, #3
 8017de6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	687a      	ldr	r2, [r7, #4]
 8017dee:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017df2:	68fb      	ldr	r3, [r7, #12]
 8017df4:	687a      	ldr	r2, [r7, #4]
 8017df6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	68ba      	ldr	r2, [r7, #8]
 8017dfe:	2100      	movs	r1, #0
 8017e00:	68f8      	ldr	r0, [r7, #12]
 8017e02:	f000 fd8f 	bl	8018924 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e06:	2300      	movs	r3, #0
}
 8017e08:	4618      	mov	r0, r3
 8017e0a:	3710      	adds	r7, #16
 8017e0c:	46bd      	mov	sp, r7
 8017e0e:	bd80      	pop	{r7, pc}

08017e10 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017e10:	b580      	push	{r7, lr}
 8017e12:	b084      	sub	sp, #16
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	60f8      	str	r0, [r7, #12]
 8017e18:	60b9      	str	r1, [r7, #8]
 8017e1a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017e1c:	687b      	ldr	r3, [r7, #4]
 8017e1e:	68ba      	ldr	r2, [r7, #8]
 8017e20:	2100      	movs	r1, #0
 8017e22:	68f8      	ldr	r0, [r7, #12]
 8017e24:	f000 fd7e 	bl	8018924 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e28:	2300      	movs	r3, #0
}
 8017e2a:	4618      	mov	r0, r3
 8017e2c:	3710      	adds	r7, #16
 8017e2e:	46bd      	mov	sp, r7
 8017e30:	bd80      	pop	{r7, pc}

08017e32 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017e32:	b580      	push	{r7, lr}
 8017e34:	b082      	sub	sp, #8
 8017e36:	af00      	add	r7, sp, #0
 8017e38:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	2204      	movs	r2, #4
 8017e3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017e42:	2300      	movs	r3, #0
 8017e44:	2200      	movs	r2, #0
 8017e46:	2100      	movs	r1, #0
 8017e48:	6878      	ldr	r0, [r7, #4]
 8017e4a:	f000 fd33 	bl	80188b4 <USBD_LL_Transmit>

  return USBD_OK;
 8017e4e:	2300      	movs	r3, #0
}
 8017e50:	4618      	mov	r0, r3
 8017e52:	3708      	adds	r7, #8
 8017e54:	46bd      	mov	sp, r7
 8017e56:	bd80      	pop	{r7, pc}

08017e58 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017e58:	b580      	push	{r7, lr}
 8017e5a:	b082      	sub	sp, #8
 8017e5c:	af00      	add	r7, sp, #0
 8017e5e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	2205      	movs	r2, #5
 8017e64:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017e68:	2300      	movs	r3, #0
 8017e6a:	2200      	movs	r2, #0
 8017e6c:	2100      	movs	r1, #0
 8017e6e:	6878      	ldr	r0, [r7, #4]
 8017e70:	f000 fd58 	bl	8018924 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e74:	2300      	movs	r3, #0
}
 8017e76:	4618      	mov	r0, r3
 8017e78:	3708      	adds	r7, #8
 8017e7a:	46bd      	mov	sp, r7
 8017e7c:	bd80      	pop	{r7, pc}
	...

08017e80 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017e80:	b580      	push	{r7, lr}
 8017e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017e84:	2200      	movs	r2, #0
 8017e86:	4912      	ldr	r1, [pc, #72]	; (8017ed0 <MX_USB_DEVICE_Init+0x50>)
 8017e88:	4812      	ldr	r0, [pc, #72]	; (8017ed4 <MX_USB_DEVICE_Init+0x54>)
 8017e8a:	f7fe fe65 	bl	8016b58 <USBD_Init>
 8017e8e:	4603      	mov	r3, r0
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d001      	beq.n	8017e98 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017e94:	f7e9 ff42 	bl	8001d1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017e98:	490f      	ldr	r1, [pc, #60]	; (8017ed8 <MX_USB_DEVICE_Init+0x58>)
 8017e9a:	480e      	ldr	r0, [pc, #56]	; (8017ed4 <MX_USB_DEVICE_Init+0x54>)
 8017e9c:	f7fe fe8c 	bl	8016bb8 <USBD_RegisterClass>
 8017ea0:	4603      	mov	r3, r0
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d001      	beq.n	8017eaa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017ea6:	f7e9 ff39 	bl	8001d1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017eaa:	490c      	ldr	r1, [pc, #48]	; (8017edc <MX_USB_DEVICE_Init+0x5c>)
 8017eac:	4809      	ldr	r0, [pc, #36]	; (8017ed4 <MX_USB_DEVICE_Init+0x54>)
 8017eae:	f7fe fddd 	bl	8016a6c <USBD_CDC_RegisterInterface>
 8017eb2:	4603      	mov	r3, r0
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d001      	beq.n	8017ebc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017eb8:	f7e9 ff30 	bl	8001d1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017ebc:	4805      	ldr	r0, [pc, #20]	; (8017ed4 <MX_USB_DEVICE_Init+0x54>)
 8017ebe:	f7fe fea2 	bl	8016c06 <USBD_Start>
 8017ec2:	4603      	mov	r3, r0
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d001      	beq.n	8017ecc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017ec8:	f7e9 ff28 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017ecc:	bf00      	nop
 8017ece:	bd80      	pop	{r7, pc}
 8017ed0:	2000067c 	.word	0x2000067c
 8017ed4:	200011cc 	.word	0x200011cc
 8017ed8:	20000564 	.word	0x20000564
 8017edc:	20000668 	.word	0x20000668

08017ee0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017ee0:	b580      	push	{r7, lr}
 8017ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017ee4:	2200      	movs	r2, #0
 8017ee6:	4905      	ldr	r1, [pc, #20]	; (8017efc <CDC_Init_FS+0x1c>)
 8017ee8:	4805      	ldr	r0, [pc, #20]	; (8017f00 <CDC_Init_FS+0x20>)
 8017eea:	f7fe fdd4 	bl	8016a96 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017eee:	4905      	ldr	r1, [pc, #20]	; (8017f04 <CDC_Init_FS+0x24>)
 8017ef0:	4803      	ldr	r0, [pc, #12]	; (8017f00 <CDC_Init_FS+0x20>)
 8017ef2:	f7fe fdee 	bl	8016ad2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017ef6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017ef8:	4618      	mov	r0, r3
 8017efa:	bd80      	pop	{r7, pc}
 8017efc:	20001c9c 	.word	0x20001c9c
 8017f00:	200011cc 	.word	0x200011cc
 8017f04:	2000149c 	.word	0x2000149c

08017f08 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017f08:	b480      	push	{r7}
 8017f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017f0c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017f0e:	4618      	mov	r0, r3
 8017f10:	46bd      	mov	sp, r7
 8017f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f16:	4770      	bx	lr

08017f18 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017f18:	b480      	push	{r7}
 8017f1a:	b083      	sub	sp, #12
 8017f1c:	af00      	add	r7, sp, #0
 8017f1e:	4603      	mov	r3, r0
 8017f20:	6039      	str	r1, [r7, #0]
 8017f22:	71fb      	strb	r3, [r7, #7]
 8017f24:	4613      	mov	r3, r2
 8017f26:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017f28:	79fb      	ldrb	r3, [r7, #7]
 8017f2a:	2b23      	cmp	r3, #35	; 0x23
 8017f2c:	d84a      	bhi.n	8017fc4 <CDC_Control_FS+0xac>
 8017f2e:	a201      	add	r2, pc, #4	; (adr r2, 8017f34 <CDC_Control_FS+0x1c>)
 8017f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f34:	08017fc5 	.word	0x08017fc5
 8017f38:	08017fc5 	.word	0x08017fc5
 8017f3c:	08017fc5 	.word	0x08017fc5
 8017f40:	08017fc5 	.word	0x08017fc5
 8017f44:	08017fc5 	.word	0x08017fc5
 8017f48:	08017fc5 	.word	0x08017fc5
 8017f4c:	08017fc5 	.word	0x08017fc5
 8017f50:	08017fc5 	.word	0x08017fc5
 8017f54:	08017fc5 	.word	0x08017fc5
 8017f58:	08017fc5 	.word	0x08017fc5
 8017f5c:	08017fc5 	.word	0x08017fc5
 8017f60:	08017fc5 	.word	0x08017fc5
 8017f64:	08017fc5 	.word	0x08017fc5
 8017f68:	08017fc5 	.word	0x08017fc5
 8017f6c:	08017fc5 	.word	0x08017fc5
 8017f70:	08017fc5 	.word	0x08017fc5
 8017f74:	08017fc5 	.word	0x08017fc5
 8017f78:	08017fc5 	.word	0x08017fc5
 8017f7c:	08017fc5 	.word	0x08017fc5
 8017f80:	08017fc5 	.word	0x08017fc5
 8017f84:	08017fc5 	.word	0x08017fc5
 8017f88:	08017fc5 	.word	0x08017fc5
 8017f8c:	08017fc5 	.word	0x08017fc5
 8017f90:	08017fc5 	.word	0x08017fc5
 8017f94:	08017fc5 	.word	0x08017fc5
 8017f98:	08017fc5 	.word	0x08017fc5
 8017f9c:	08017fc5 	.word	0x08017fc5
 8017fa0:	08017fc5 	.word	0x08017fc5
 8017fa4:	08017fc5 	.word	0x08017fc5
 8017fa8:	08017fc5 	.word	0x08017fc5
 8017fac:	08017fc5 	.word	0x08017fc5
 8017fb0:	08017fc5 	.word	0x08017fc5
 8017fb4:	08017fc5 	.word	0x08017fc5
 8017fb8:	08017fc5 	.word	0x08017fc5
 8017fbc:	08017fc5 	.word	0x08017fc5
 8017fc0:	08017fc5 	.word	0x08017fc5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017fc4:	bf00      	nop
  }

  return (USBD_OK);
 8017fc6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017fc8:	4618      	mov	r0, r3
 8017fca:	370c      	adds	r7, #12
 8017fcc:	46bd      	mov	sp, r7
 8017fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fd2:	4770      	bx	lr

08017fd4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017fd4:	b580      	push	{r7, lr}
 8017fd6:	b082      	sub	sp, #8
 8017fd8:	af00      	add	r7, sp, #0
 8017fda:	6078      	str	r0, [r7, #4]
 8017fdc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017fde:	6879      	ldr	r1, [r7, #4]
 8017fe0:	4805      	ldr	r0, [pc, #20]	; (8017ff8 <CDC_Receive_FS+0x24>)
 8017fe2:	f7fe fd76 	bl	8016ad2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017fe6:	4804      	ldr	r0, [pc, #16]	; (8017ff8 <CDC_Receive_FS+0x24>)
 8017fe8:	f7fe fd8c 	bl	8016b04 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017fec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017fee:	4618      	mov	r0, r3
 8017ff0:	3708      	adds	r7, #8
 8017ff2:	46bd      	mov	sp, r7
 8017ff4:	bd80      	pop	{r7, pc}
 8017ff6:	bf00      	nop
 8017ff8:	200011cc 	.word	0x200011cc

08017ffc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017ffc:	b480      	push	{r7}
 8017ffe:	b087      	sub	sp, #28
 8018000:	af00      	add	r7, sp, #0
 8018002:	60f8      	str	r0, [r7, #12]
 8018004:	60b9      	str	r1, [r7, #8]
 8018006:	4613      	mov	r3, r2
 8018008:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801800a:	2300      	movs	r3, #0
 801800c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801800e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018012:	4618      	mov	r0, r3
 8018014:	371c      	adds	r7, #28
 8018016:	46bd      	mov	sp, r7
 8018018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801801c:	4770      	bx	lr
	...

08018020 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018020:	b480      	push	{r7}
 8018022:	b083      	sub	sp, #12
 8018024:	af00      	add	r7, sp, #0
 8018026:	4603      	mov	r3, r0
 8018028:	6039      	str	r1, [r7, #0]
 801802a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801802c:	683b      	ldr	r3, [r7, #0]
 801802e:	2212      	movs	r2, #18
 8018030:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8018032:	4b03      	ldr	r3, [pc, #12]	; (8018040 <USBD_FS_DeviceDescriptor+0x20>)
}
 8018034:	4618      	mov	r0, r3
 8018036:	370c      	adds	r7, #12
 8018038:	46bd      	mov	sp, r7
 801803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801803e:	4770      	bx	lr
 8018040:	2000069c 	.word	0x2000069c

08018044 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018044:	b480      	push	{r7}
 8018046:	b083      	sub	sp, #12
 8018048:	af00      	add	r7, sp, #0
 801804a:	4603      	mov	r3, r0
 801804c:	6039      	str	r1, [r7, #0]
 801804e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018050:	683b      	ldr	r3, [r7, #0]
 8018052:	2204      	movs	r2, #4
 8018054:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018056:	4b03      	ldr	r3, [pc, #12]	; (8018064 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8018058:	4618      	mov	r0, r3
 801805a:	370c      	adds	r7, #12
 801805c:	46bd      	mov	sp, r7
 801805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018062:	4770      	bx	lr
 8018064:	200006bc 	.word	0x200006bc

08018068 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018068:	b580      	push	{r7, lr}
 801806a:	b082      	sub	sp, #8
 801806c:	af00      	add	r7, sp, #0
 801806e:	4603      	mov	r3, r0
 8018070:	6039      	str	r1, [r7, #0]
 8018072:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018074:	79fb      	ldrb	r3, [r7, #7]
 8018076:	2b00      	cmp	r3, #0
 8018078:	d105      	bne.n	8018086 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801807a:	683a      	ldr	r2, [r7, #0]
 801807c:	4907      	ldr	r1, [pc, #28]	; (801809c <USBD_FS_ProductStrDescriptor+0x34>)
 801807e:	4808      	ldr	r0, [pc, #32]	; (80180a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8018080:	f7ff fe1d 	bl	8017cbe <USBD_GetString>
 8018084:	e004      	b.n	8018090 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018086:	683a      	ldr	r2, [r7, #0]
 8018088:	4904      	ldr	r1, [pc, #16]	; (801809c <USBD_FS_ProductStrDescriptor+0x34>)
 801808a:	4805      	ldr	r0, [pc, #20]	; (80180a0 <USBD_FS_ProductStrDescriptor+0x38>)
 801808c:	f7ff fe17 	bl	8017cbe <USBD_GetString>
  }
  return USBD_StrDesc;
 8018090:	4b02      	ldr	r3, [pc, #8]	; (801809c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018092:	4618      	mov	r0, r3
 8018094:	3708      	adds	r7, #8
 8018096:	46bd      	mov	sp, r7
 8018098:	bd80      	pop	{r7, pc}
 801809a:	bf00      	nop
 801809c:	2000249c 	.word	0x2000249c
 80180a0:	08019c50 	.word	0x08019c50

080180a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180a4:	b580      	push	{r7, lr}
 80180a6:	b082      	sub	sp, #8
 80180a8:	af00      	add	r7, sp, #0
 80180aa:	4603      	mov	r3, r0
 80180ac:	6039      	str	r1, [r7, #0]
 80180ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80180b0:	683a      	ldr	r2, [r7, #0]
 80180b2:	4904      	ldr	r1, [pc, #16]	; (80180c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80180b4:	4804      	ldr	r0, [pc, #16]	; (80180c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80180b6:	f7ff fe02 	bl	8017cbe <USBD_GetString>
  return USBD_StrDesc;
 80180ba:	4b02      	ldr	r3, [pc, #8]	; (80180c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80180bc:	4618      	mov	r0, r3
 80180be:	3708      	adds	r7, #8
 80180c0:	46bd      	mov	sp, r7
 80180c2:	bd80      	pop	{r7, pc}
 80180c4:	2000249c 	.word	0x2000249c
 80180c8:	08019c68 	.word	0x08019c68

080180cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180cc:	b580      	push	{r7, lr}
 80180ce:	b082      	sub	sp, #8
 80180d0:	af00      	add	r7, sp, #0
 80180d2:	4603      	mov	r3, r0
 80180d4:	6039      	str	r1, [r7, #0]
 80180d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80180d8:	683b      	ldr	r3, [r7, #0]
 80180da:	221a      	movs	r2, #26
 80180dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80180de:	f000 f855 	bl	801818c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80180e2:	4b02      	ldr	r3, [pc, #8]	; (80180ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80180e4:	4618      	mov	r0, r3
 80180e6:	3708      	adds	r7, #8
 80180e8:	46bd      	mov	sp, r7
 80180ea:	bd80      	pop	{r7, pc}
 80180ec:	200006c0 	.word	0x200006c0

080180f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b082      	sub	sp, #8
 80180f4:	af00      	add	r7, sp, #0
 80180f6:	4603      	mov	r3, r0
 80180f8:	6039      	str	r1, [r7, #0]
 80180fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80180fc:	79fb      	ldrb	r3, [r7, #7]
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d105      	bne.n	801810e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018102:	683a      	ldr	r2, [r7, #0]
 8018104:	4907      	ldr	r1, [pc, #28]	; (8018124 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018106:	4808      	ldr	r0, [pc, #32]	; (8018128 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018108:	f7ff fdd9 	bl	8017cbe <USBD_GetString>
 801810c:	e004      	b.n	8018118 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801810e:	683a      	ldr	r2, [r7, #0]
 8018110:	4904      	ldr	r1, [pc, #16]	; (8018124 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018112:	4805      	ldr	r0, [pc, #20]	; (8018128 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018114:	f7ff fdd3 	bl	8017cbe <USBD_GetString>
  }
  return USBD_StrDesc;
 8018118:	4b02      	ldr	r3, [pc, #8]	; (8018124 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801811a:	4618      	mov	r0, r3
 801811c:	3708      	adds	r7, #8
 801811e:	46bd      	mov	sp, r7
 8018120:	bd80      	pop	{r7, pc}
 8018122:	bf00      	nop
 8018124:	2000249c 	.word	0x2000249c
 8018128:	08019c7c 	.word	0x08019c7c

0801812c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801812c:	b580      	push	{r7, lr}
 801812e:	b082      	sub	sp, #8
 8018130:	af00      	add	r7, sp, #0
 8018132:	4603      	mov	r3, r0
 8018134:	6039      	str	r1, [r7, #0]
 8018136:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018138:	79fb      	ldrb	r3, [r7, #7]
 801813a:	2b00      	cmp	r3, #0
 801813c:	d105      	bne.n	801814a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801813e:	683a      	ldr	r2, [r7, #0]
 8018140:	4907      	ldr	r1, [pc, #28]	; (8018160 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018142:	4808      	ldr	r0, [pc, #32]	; (8018164 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018144:	f7ff fdbb 	bl	8017cbe <USBD_GetString>
 8018148:	e004      	b.n	8018154 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801814a:	683a      	ldr	r2, [r7, #0]
 801814c:	4904      	ldr	r1, [pc, #16]	; (8018160 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801814e:	4805      	ldr	r0, [pc, #20]	; (8018164 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018150:	f7ff fdb5 	bl	8017cbe <USBD_GetString>
  }
  return USBD_StrDesc;
 8018154:	4b02      	ldr	r3, [pc, #8]	; (8018160 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8018156:	4618      	mov	r0, r3
 8018158:	3708      	adds	r7, #8
 801815a:	46bd      	mov	sp, r7
 801815c:	bd80      	pop	{r7, pc}
 801815e:	bf00      	nop
 8018160:	2000249c 	.word	0x2000249c
 8018164:	08019c88 	.word	0x08019c88

08018168 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018168:	b480      	push	{r7}
 801816a:	b083      	sub	sp, #12
 801816c:	af00      	add	r7, sp, #0
 801816e:	4603      	mov	r3, r0
 8018170:	6039      	str	r1, [r7, #0]
 8018172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8018174:	683b      	ldr	r3, [r7, #0]
 8018176:	220c      	movs	r2, #12
 8018178:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801817a:	4b03      	ldr	r3, [pc, #12]	; (8018188 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801817c:	4618      	mov	r0, r3
 801817e:	370c      	adds	r7, #12
 8018180:	46bd      	mov	sp, r7
 8018182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018186:	4770      	bx	lr
 8018188:	200006b0 	.word	0x200006b0

0801818c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801818c:	b580      	push	{r7, lr}
 801818e:	b084      	sub	sp, #16
 8018190:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018192:	4b0f      	ldr	r3, [pc, #60]	; (80181d0 <Get_SerialNum+0x44>)
 8018194:	681b      	ldr	r3, [r3, #0]
 8018196:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018198:	4b0e      	ldr	r3, [pc, #56]	; (80181d4 <Get_SerialNum+0x48>)
 801819a:	681b      	ldr	r3, [r3, #0]
 801819c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801819e:	4b0e      	ldr	r3, [pc, #56]	; (80181d8 <Get_SerialNum+0x4c>)
 80181a0:	681b      	ldr	r3, [r3, #0]
 80181a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80181a4:	68fa      	ldr	r2, [r7, #12]
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	4413      	add	r3, r2
 80181aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80181ac:	68fb      	ldr	r3, [r7, #12]
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d009      	beq.n	80181c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80181b2:	2208      	movs	r2, #8
 80181b4:	4909      	ldr	r1, [pc, #36]	; (80181dc <Get_SerialNum+0x50>)
 80181b6:	68f8      	ldr	r0, [r7, #12]
 80181b8:	f000 f814 	bl	80181e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80181bc:	2204      	movs	r2, #4
 80181be:	4908      	ldr	r1, [pc, #32]	; (80181e0 <Get_SerialNum+0x54>)
 80181c0:	68b8      	ldr	r0, [r7, #8]
 80181c2:	f000 f80f 	bl	80181e4 <IntToUnicode>
  }
}
 80181c6:	bf00      	nop
 80181c8:	3710      	adds	r7, #16
 80181ca:	46bd      	mov	sp, r7
 80181cc:	bd80      	pop	{r7, pc}
 80181ce:	bf00      	nop
 80181d0:	1fff7590 	.word	0x1fff7590
 80181d4:	1fff7594 	.word	0x1fff7594
 80181d8:	1fff7598 	.word	0x1fff7598
 80181dc:	200006c2 	.word	0x200006c2
 80181e0:	200006d2 	.word	0x200006d2

080181e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80181e4:	b480      	push	{r7}
 80181e6:	b087      	sub	sp, #28
 80181e8:	af00      	add	r7, sp, #0
 80181ea:	60f8      	str	r0, [r7, #12]
 80181ec:	60b9      	str	r1, [r7, #8]
 80181ee:	4613      	mov	r3, r2
 80181f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80181f2:	2300      	movs	r3, #0
 80181f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80181f6:	2300      	movs	r3, #0
 80181f8:	75fb      	strb	r3, [r7, #23]
 80181fa:	e027      	b.n	801824c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80181fc:	68fb      	ldr	r3, [r7, #12]
 80181fe:	0f1b      	lsrs	r3, r3, #28
 8018200:	2b09      	cmp	r3, #9
 8018202:	d80b      	bhi.n	801821c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018204:	68fb      	ldr	r3, [r7, #12]
 8018206:	0f1b      	lsrs	r3, r3, #28
 8018208:	b2da      	uxtb	r2, r3
 801820a:	7dfb      	ldrb	r3, [r7, #23]
 801820c:	005b      	lsls	r3, r3, #1
 801820e:	4619      	mov	r1, r3
 8018210:	68bb      	ldr	r3, [r7, #8]
 8018212:	440b      	add	r3, r1
 8018214:	3230      	adds	r2, #48	; 0x30
 8018216:	b2d2      	uxtb	r2, r2
 8018218:	701a      	strb	r2, [r3, #0]
 801821a:	e00a      	b.n	8018232 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801821c:	68fb      	ldr	r3, [r7, #12]
 801821e:	0f1b      	lsrs	r3, r3, #28
 8018220:	b2da      	uxtb	r2, r3
 8018222:	7dfb      	ldrb	r3, [r7, #23]
 8018224:	005b      	lsls	r3, r3, #1
 8018226:	4619      	mov	r1, r3
 8018228:	68bb      	ldr	r3, [r7, #8]
 801822a:	440b      	add	r3, r1
 801822c:	3237      	adds	r2, #55	; 0x37
 801822e:	b2d2      	uxtb	r2, r2
 8018230:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018232:	68fb      	ldr	r3, [r7, #12]
 8018234:	011b      	lsls	r3, r3, #4
 8018236:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018238:	7dfb      	ldrb	r3, [r7, #23]
 801823a:	005b      	lsls	r3, r3, #1
 801823c:	3301      	adds	r3, #1
 801823e:	68ba      	ldr	r2, [r7, #8]
 8018240:	4413      	add	r3, r2
 8018242:	2200      	movs	r2, #0
 8018244:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018246:	7dfb      	ldrb	r3, [r7, #23]
 8018248:	3301      	adds	r3, #1
 801824a:	75fb      	strb	r3, [r7, #23]
 801824c:	7dfa      	ldrb	r2, [r7, #23]
 801824e:	79fb      	ldrb	r3, [r7, #7]
 8018250:	429a      	cmp	r2, r3
 8018252:	d3d3      	bcc.n	80181fc <IntToUnicode+0x18>
  }
}
 8018254:	bf00      	nop
 8018256:	bf00      	nop
 8018258:	371c      	adds	r7, #28
 801825a:	46bd      	mov	sp, r7
 801825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018260:	4770      	bx	lr
	...

08018264 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018264:	b580      	push	{r7, lr}
 8018266:	b08a      	sub	sp, #40	; 0x28
 8018268:	af00      	add	r7, sp, #0
 801826a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801826c:	f107 0314 	add.w	r3, r7, #20
 8018270:	2200      	movs	r2, #0
 8018272:	601a      	str	r2, [r3, #0]
 8018274:	605a      	str	r2, [r3, #4]
 8018276:	609a      	str	r2, [r3, #8]
 8018278:	60da      	str	r2, [r3, #12]
 801827a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8018284:	d14e      	bne.n	8018324 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018286:	4b29      	ldr	r3, [pc, #164]	; (801832c <HAL_PCD_MspInit+0xc8>)
 8018288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801828a:	4a28      	ldr	r2, [pc, #160]	; (801832c <HAL_PCD_MspInit+0xc8>)
 801828c:	f043 0301 	orr.w	r3, r3, #1
 8018290:	64d3      	str	r3, [r2, #76]	; 0x4c
 8018292:	4b26      	ldr	r3, [pc, #152]	; (801832c <HAL_PCD_MspInit+0xc8>)
 8018294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018296:	f003 0301 	and.w	r3, r3, #1
 801829a:	613b      	str	r3, [r7, #16]
 801829c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 801829e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80182a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80182a4:	2302      	movs	r3, #2
 80182a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80182a8:	2300      	movs	r3, #0
 80182aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80182ac:	2303      	movs	r3, #3
 80182ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80182b0:	230a      	movs	r3, #10
 80182b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80182b4:	f107 0314 	add.w	r3, r7, #20
 80182b8:	4619      	mov	r1, r3
 80182ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80182be:	f7f4 f981 	bl	800c5c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80182c2:	4b1a      	ldr	r3, [pc, #104]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80182c6:	4a19      	ldr	r2, [pc, #100]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80182cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80182ce:	4b17      	ldr	r3, [pc, #92]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80182d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80182d6:	60fb      	str	r3, [r7, #12]
 80182d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80182da:	4b14      	ldr	r3, [pc, #80]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80182de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d114      	bne.n	8018310 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80182e6:	4b11      	ldr	r3, [pc, #68]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80182ea:	4a10      	ldr	r2, [pc, #64]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80182f0:	6593      	str	r3, [r2, #88]	; 0x58
 80182f2:	4b0e      	ldr	r3, [pc, #56]	; (801832c <HAL_PCD_MspInit+0xc8>)
 80182f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80182f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80182fa:	60bb      	str	r3, [r7, #8]
 80182fc:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80182fe:	f7f7 f81f 	bl	800f340 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8018302:	4b0a      	ldr	r3, [pc, #40]	; (801832c <HAL_PCD_MspInit+0xc8>)
 8018304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018306:	4a09      	ldr	r2, [pc, #36]	; (801832c <HAL_PCD_MspInit+0xc8>)
 8018308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801830c:	6593      	str	r3, [r2, #88]	; 0x58
 801830e:	e001      	b.n	8018314 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8018310:	f7f7 f816 	bl	800f340 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8018314:	2200      	movs	r2, #0
 8018316:	2100      	movs	r1, #0
 8018318:	2043      	movs	r0, #67	; 0x43
 801831a:	f7f3 ff7c 	bl	800c216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801831e:	2043      	movs	r0, #67	; 0x43
 8018320:	f7f3 ff95 	bl	800c24e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018324:	bf00      	nop
 8018326:	3728      	adds	r7, #40	; 0x28
 8018328:	46bd      	mov	sp, r7
 801832a:	bd80      	pop	{r7, pc}
 801832c:	40021000 	.word	0x40021000

08018330 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b082      	sub	sp, #8
 8018334:	af00      	add	r7, sp, #0
 8018336:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8018344:	4619      	mov	r1, r3
 8018346:	4610      	mov	r0, r2
 8018348:	f7fe fca8 	bl	8016c9c <USBD_LL_SetupStage>
}
 801834c:	bf00      	nop
 801834e:	3708      	adds	r7, #8
 8018350:	46bd      	mov	sp, r7
 8018352:	bd80      	pop	{r7, pc}

08018354 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018354:	b580      	push	{r7, lr}
 8018356:	b082      	sub	sp, #8
 8018358:	af00      	add	r7, sp, #0
 801835a:	6078      	str	r0, [r7, #4]
 801835c:	460b      	mov	r3, r1
 801835e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8018366:	78fa      	ldrb	r2, [r7, #3]
 8018368:	6879      	ldr	r1, [r7, #4]
 801836a:	4613      	mov	r3, r2
 801836c:	00db      	lsls	r3, r3, #3
 801836e:	4413      	add	r3, r2
 8018370:	009b      	lsls	r3, r3, #2
 8018372:	440b      	add	r3, r1
 8018374:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8018378:	681a      	ldr	r2, [r3, #0]
 801837a:	78fb      	ldrb	r3, [r7, #3]
 801837c:	4619      	mov	r1, r3
 801837e:	f7fe fce2 	bl	8016d46 <USBD_LL_DataOutStage>
}
 8018382:	bf00      	nop
 8018384:	3708      	adds	r7, #8
 8018386:	46bd      	mov	sp, r7
 8018388:	bd80      	pop	{r7, pc}

0801838a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801838a:	b580      	push	{r7, lr}
 801838c:	b082      	sub	sp, #8
 801838e:	af00      	add	r7, sp, #0
 8018390:	6078      	str	r0, [r7, #4]
 8018392:	460b      	mov	r3, r1
 8018394:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801839c:	78fa      	ldrb	r2, [r7, #3]
 801839e:	6879      	ldr	r1, [r7, #4]
 80183a0:	4613      	mov	r3, r2
 80183a2:	00db      	lsls	r3, r3, #3
 80183a4:	4413      	add	r3, r2
 80183a6:	009b      	lsls	r3, r3, #2
 80183a8:	440b      	add	r3, r1
 80183aa:	334c      	adds	r3, #76	; 0x4c
 80183ac:	681a      	ldr	r2, [r3, #0]
 80183ae:	78fb      	ldrb	r3, [r7, #3]
 80183b0:	4619      	mov	r1, r3
 80183b2:	f7fe fd2b 	bl	8016e0c <USBD_LL_DataInStage>
}
 80183b6:	bf00      	nop
 80183b8:	3708      	adds	r7, #8
 80183ba:	46bd      	mov	sp, r7
 80183bc:	bd80      	pop	{r7, pc}

080183be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183be:	b580      	push	{r7, lr}
 80183c0:	b082      	sub	sp, #8
 80183c2:	af00      	add	r7, sp, #0
 80183c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80183c6:	687b      	ldr	r3, [r7, #4]
 80183c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80183cc:	4618      	mov	r0, r3
 80183ce:	f7fe fe3f 	bl	8017050 <USBD_LL_SOF>
}
 80183d2:	bf00      	nop
 80183d4:	3708      	adds	r7, #8
 80183d6:	46bd      	mov	sp, r7
 80183d8:	bd80      	pop	{r7, pc}

080183da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183da:	b580      	push	{r7, lr}
 80183dc:	b084      	sub	sp, #16
 80183de:	af00      	add	r7, sp, #0
 80183e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80183e2:	2301      	movs	r3, #1
 80183e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80183e6:	687b      	ldr	r3, [r7, #4]
 80183e8:	68db      	ldr	r3, [r3, #12]
 80183ea:	2b02      	cmp	r3, #2
 80183ec:	d001      	beq.n	80183f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80183ee:	f7e9 fc95 	bl	8001d1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80183f8:	7bfa      	ldrb	r2, [r7, #15]
 80183fa:	4611      	mov	r1, r2
 80183fc:	4618      	mov	r0, r3
 80183fe:	f7fe fde9 	bl	8016fd4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018408:	4618      	mov	r0, r3
 801840a:	f7fe fd95 	bl	8016f38 <USBD_LL_Reset>
}
 801840e:	bf00      	nop
 8018410:	3710      	adds	r7, #16
 8018412:	46bd      	mov	sp, r7
 8018414:	bd80      	pop	{r7, pc}
	...

08018418 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018418:	b580      	push	{r7, lr}
 801841a:	b082      	sub	sp, #8
 801841c:	af00      	add	r7, sp, #0
 801841e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8018428:	681b      	ldr	r3, [r3, #0]
 801842a:	687a      	ldr	r2, [r7, #4]
 801842c:	6812      	ldr	r2, [r2, #0]
 801842e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8018432:	f043 0301 	orr.w	r3, r3, #1
 8018436:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801843e:	4618      	mov	r0, r3
 8018440:	f7fe fdd8 	bl	8016ff4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	6a1b      	ldr	r3, [r3, #32]
 8018448:	2b00      	cmp	r3, #0
 801844a:	d005      	beq.n	8018458 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801844c:	4b04      	ldr	r3, [pc, #16]	; (8018460 <HAL_PCD_SuspendCallback+0x48>)
 801844e:	691b      	ldr	r3, [r3, #16]
 8018450:	4a03      	ldr	r2, [pc, #12]	; (8018460 <HAL_PCD_SuspendCallback+0x48>)
 8018452:	f043 0306 	orr.w	r3, r3, #6
 8018456:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018458:	bf00      	nop
 801845a:	3708      	adds	r7, #8
 801845c:	46bd      	mov	sp, r7
 801845e:	bd80      	pop	{r7, pc}
 8018460:	e000ed00 	.word	0xe000ed00

08018464 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018464:	b580      	push	{r7, lr}
 8018466:	b082      	sub	sp, #8
 8018468:	af00      	add	r7, sp, #0
 801846a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	681b      	ldr	r3, [r3, #0]
 8018470:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8018474:	681b      	ldr	r3, [r3, #0]
 8018476:	687a      	ldr	r2, [r7, #4]
 8018478:	6812      	ldr	r2, [r2, #0]
 801847a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801847e:	f023 0301 	bic.w	r3, r3, #1
 8018482:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	6a1b      	ldr	r3, [r3, #32]
 8018488:	2b00      	cmp	r3, #0
 801848a:	d007      	beq.n	801849c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801848c:	4b08      	ldr	r3, [pc, #32]	; (80184b0 <HAL_PCD_ResumeCallback+0x4c>)
 801848e:	691b      	ldr	r3, [r3, #16]
 8018490:	4a07      	ldr	r2, [pc, #28]	; (80184b0 <HAL_PCD_ResumeCallback+0x4c>)
 8018492:	f023 0306 	bic.w	r3, r3, #6
 8018496:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018498:	f000 faf6 	bl	8018a88 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80184a2:	4618      	mov	r0, r3
 80184a4:	f7fe fdbc 	bl	8017020 <USBD_LL_Resume>
}
 80184a8:	bf00      	nop
 80184aa:	3708      	adds	r7, #8
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bd80      	pop	{r7, pc}
 80184b0:	e000ed00 	.word	0xe000ed00

080184b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b082      	sub	sp, #8
 80184b8:	af00      	add	r7, sp, #0
 80184ba:	6078      	str	r0, [r7, #4]
 80184bc:	460b      	mov	r3, r1
 80184be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80184c6:	78fa      	ldrb	r2, [r7, #3]
 80184c8:	4611      	mov	r1, r2
 80184ca:	4618      	mov	r0, r3
 80184cc:	f7fe fe08 	bl	80170e0 <USBD_LL_IsoOUTIncomplete>
}
 80184d0:	bf00      	nop
 80184d2:	3708      	adds	r7, #8
 80184d4:	46bd      	mov	sp, r7
 80184d6:	bd80      	pop	{r7, pc}

080184d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184d8:	b580      	push	{r7, lr}
 80184da:	b082      	sub	sp, #8
 80184dc:	af00      	add	r7, sp, #0
 80184de:	6078      	str	r0, [r7, #4]
 80184e0:	460b      	mov	r3, r1
 80184e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80184ea:	78fa      	ldrb	r2, [r7, #3]
 80184ec:	4611      	mov	r1, r2
 80184ee:	4618      	mov	r0, r3
 80184f0:	f7fe fdd0 	bl	8017094 <USBD_LL_IsoINIncomplete>
}
 80184f4:	bf00      	nop
 80184f6:	3708      	adds	r7, #8
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}

080184fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184fc:	b580      	push	{r7, lr}
 80184fe:	b082      	sub	sp, #8
 8018500:	af00      	add	r7, sp, #0
 8018502:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018504:	687b      	ldr	r3, [r7, #4]
 8018506:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801850a:	4618      	mov	r0, r3
 801850c:	f7fe fe0e 	bl	801712c <USBD_LL_DevConnected>
}
 8018510:	bf00      	nop
 8018512:	3708      	adds	r7, #8
 8018514:	46bd      	mov	sp, r7
 8018516:	bd80      	pop	{r7, pc}

08018518 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018518:	b580      	push	{r7, lr}
 801851a:	b082      	sub	sp, #8
 801851c:	af00      	add	r7, sp, #0
 801851e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018526:	4618      	mov	r0, r3
 8018528:	f7fe fe0b 	bl	8017142 <USBD_LL_DevDisconnected>
}
 801852c:	bf00      	nop
 801852e:	3708      	adds	r7, #8
 8018530:	46bd      	mov	sp, r7
 8018532:	bd80      	pop	{r7, pc}

08018534 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018534:	b580      	push	{r7, lr}
 8018536:	b082      	sub	sp, #8
 8018538:	af00      	add	r7, sp, #0
 801853a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	781b      	ldrb	r3, [r3, #0]
 8018540:	2b00      	cmp	r3, #0
 8018542:	d13c      	bne.n	80185be <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018544:	4a20      	ldr	r2, [pc, #128]	; (80185c8 <USBD_LL_Init+0x94>)
 8018546:	687b      	ldr	r3, [r7, #4]
 8018548:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801854c:	687b      	ldr	r3, [r7, #4]
 801854e:	4a1e      	ldr	r2, [pc, #120]	; (80185c8 <USBD_LL_Init+0x94>)
 8018550:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018554:	4b1c      	ldr	r3, [pc, #112]	; (80185c8 <USBD_LL_Init+0x94>)
 8018556:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801855a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801855c:	4b1a      	ldr	r3, [pc, #104]	; (80185c8 <USBD_LL_Init+0x94>)
 801855e:	2206      	movs	r2, #6
 8018560:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8018562:	4b19      	ldr	r3, [pc, #100]	; (80185c8 <USBD_LL_Init+0x94>)
 8018564:	2202      	movs	r2, #2
 8018566:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018568:	4b17      	ldr	r3, [pc, #92]	; (80185c8 <USBD_LL_Init+0x94>)
 801856a:	2202      	movs	r2, #2
 801856c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801856e:	4b16      	ldr	r3, [pc, #88]	; (80185c8 <USBD_LL_Init+0x94>)
 8018570:	2200      	movs	r2, #0
 8018572:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8018574:	4b14      	ldr	r3, [pc, #80]	; (80185c8 <USBD_LL_Init+0x94>)
 8018576:	2200      	movs	r2, #0
 8018578:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801857a:	4b13      	ldr	r3, [pc, #76]	; (80185c8 <USBD_LL_Init+0x94>)
 801857c:	2200      	movs	r2, #0
 801857e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8018580:	4b11      	ldr	r3, [pc, #68]	; (80185c8 <USBD_LL_Init+0x94>)
 8018582:	2200      	movs	r2, #0
 8018584:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018586:	4b10      	ldr	r3, [pc, #64]	; (80185c8 <USBD_LL_Init+0x94>)
 8018588:	2200      	movs	r2, #0
 801858a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801858c:	4b0e      	ldr	r3, [pc, #56]	; (80185c8 <USBD_LL_Init+0x94>)
 801858e:	2200      	movs	r2, #0
 8018590:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8018592:	480d      	ldr	r0, [pc, #52]	; (80185c8 <USBD_LL_Init+0x94>)
 8018594:	f7f5 fc6d 	bl	800de72 <HAL_PCD_Init>
 8018598:	4603      	mov	r3, r0
 801859a:	2b00      	cmp	r3, #0
 801859c:	d001      	beq.n	80185a2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801859e:	f7e9 fbbd 	bl	8001d1c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80185a2:	2180      	movs	r1, #128	; 0x80
 80185a4:	4808      	ldr	r0, [pc, #32]	; (80185c8 <USBD_LL_Init+0x94>)
 80185a6:	f7f6 fdee 	bl	800f186 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80185aa:	2240      	movs	r2, #64	; 0x40
 80185ac:	2100      	movs	r1, #0
 80185ae:	4806      	ldr	r0, [pc, #24]	; (80185c8 <USBD_LL_Init+0x94>)
 80185b0:	f7f6 fda2 	bl	800f0f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80185b4:	2280      	movs	r2, #128	; 0x80
 80185b6:	2101      	movs	r1, #1
 80185b8:	4803      	ldr	r0, [pc, #12]	; (80185c8 <USBD_LL_Init+0x94>)
 80185ba:	f7f6 fd9d 	bl	800f0f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80185be:	2300      	movs	r3, #0
}
 80185c0:	4618      	mov	r0, r3
 80185c2:	3708      	adds	r7, #8
 80185c4:	46bd      	mov	sp, r7
 80185c6:	bd80      	pop	{r7, pc}
 80185c8:	2000269c 	.word	0x2000269c

080185cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80185cc:	b580      	push	{r7, lr}
 80185ce:	b084      	sub	sp, #16
 80185d0:	af00      	add	r7, sp, #0
 80185d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185d4:	2300      	movs	r3, #0
 80185d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185d8:	2300      	movs	r3, #0
 80185da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80185dc:	687b      	ldr	r3, [r7, #4]
 80185de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80185e2:	4618      	mov	r0, r3
 80185e4:	f7f5 fd69 	bl	800e0ba <HAL_PCD_Start>
 80185e8:	4603      	mov	r3, r0
 80185ea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80185ec:	7bbb      	ldrb	r3, [r7, #14]
 80185ee:	2b03      	cmp	r3, #3
 80185f0:	d816      	bhi.n	8018620 <USBD_LL_Start+0x54>
 80185f2:	a201      	add	r2, pc, #4	; (adr r2, 80185f8 <USBD_LL_Start+0x2c>)
 80185f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80185f8:	08018609 	.word	0x08018609
 80185fc:	0801860f 	.word	0x0801860f
 8018600:	08018615 	.word	0x08018615
 8018604:	0801861b 	.word	0x0801861b
    case HAL_OK :
      usb_status = USBD_OK;
 8018608:	2300      	movs	r3, #0
 801860a:	73fb      	strb	r3, [r7, #15]
    break;
 801860c:	e00b      	b.n	8018626 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801860e:	2303      	movs	r3, #3
 8018610:	73fb      	strb	r3, [r7, #15]
    break;
 8018612:	e008      	b.n	8018626 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018614:	2301      	movs	r3, #1
 8018616:	73fb      	strb	r3, [r7, #15]
    break;
 8018618:	e005      	b.n	8018626 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801861a:	2303      	movs	r3, #3
 801861c:	73fb      	strb	r3, [r7, #15]
    break;
 801861e:	e002      	b.n	8018626 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8018620:	2303      	movs	r3, #3
 8018622:	73fb      	strb	r3, [r7, #15]
    break;
 8018624:	bf00      	nop
  }
  return usb_status;
 8018626:	7bfb      	ldrb	r3, [r7, #15]
}
 8018628:	4618      	mov	r0, r3
 801862a:	3710      	adds	r7, #16
 801862c:	46bd      	mov	sp, r7
 801862e:	bd80      	pop	{r7, pc}

08018630 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018630:	b580      	push	{r7, lr}
 8018632:	b084      	sub	sp, #16
 8018634:	af00      	add	r7, sp, #0
 8018636:	6078      	str	r0, [r7, #4]
 8018638:	4608      	mov	r0, r1
 801863a:	4611      	mov	r1, r2
 801863c:	461a      	mov	r2, r3
 801863e:	4603      	mov	r3, r0
 8018640:	70fb      	strb	r3, [r7, #3]
 8018642:	460b      	mov	r3, r1
 8018644:	70bb      	strb	r3, [r7, #2]
 8018646:	4613      	mov	r3, r2
 8018648:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801864a:	2300      	movs	r3, #0
 801864c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801864e:	2300      	movs	r3, #0
 8018650:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018658:	78bb      	ldrb	r3, [r7, #2]
 801865a:	883a      	ldrh	r2, [r7, #0]
 801865c:	78f9      	ldrb	r1, [r7, #3]
 801865e:	f7f6 fa13 	bl	800ea88 <HAL_PCD_EP_Open>
 8018662:	4603      	mov	r3, r0
 8018664:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018666:	7bbb      	ldrb	r3, [r7, #14]
 8018668:	2b03      	cmp	r3, #3
 801866a:	d817      	bhi.n	801869c <USBD_LL_OpenEP+0x6c>
 801866c:	a201      	add	r2, pc, #4	; (adr r2, 8018674 <USBD_LL_OpenEP+0x44>)
 801866e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018672:	bf00      	nop
 8018674:	08018685 	.word	0x08018685
 8018678:	0801868b 	.word	0x0801868b
 801867c:	08018691 	.word	0x08018691
 8018680:	08018697 	.word	0x08018697
    case HAL_OK :
      usb_status = USBD_OK;
 8018684:	2300      	movs	r3, #0
 8018686:	73fb      	strb	r3, [r7, #15]
    break;
 8018688:	e00b      	b.n	80186a2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801868a:	2303      	movs	r3, #3
 801868c:	73fb      	strb	r3, [r7, #15]
    break;
 801868e:	e008      	b.n	80186a2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018690:	2301      	movs	r3, #1
 8018692:	73fb      	strb	r3, [r7, #15]
    break;
 8018694:	e005      	b.n	80186a2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018696:	2303      	movs	r3, #3
 8018698:	73fb      	strb	r3, [r7, #15]
    break;
 801869a:	e002      	b.n	80186a2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 801869c:	2303      	movs	r3, #3
 801869e:	73fb      	strb	r3, [r7, #15]
    break;
 80186a0:	bf00      	nop
  }
  return usb_status;
 80186a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80186a4:	4618      	mov	r0, r3
 80186a6:	3710      	adds	r7, #16
 80186a8:	46bd      	mov	sp, r7
 80186aa:	bd80      	pop	{r7, pc}

080186ac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186ac:	b580      	push	{r7, lr}
 80186ae:	b084      	sub	sp, #16
 80186b0:	af00      	add	r7, sp, #0
 80186b2:	6078      	str	r0, [r7, #4]
 80186b4:	460b      	mov	r3, r1
 80186b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186b8:	2300      	movs	r3, #0
 80186ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186bc:	2300      	movs	r3, #0
 80186be:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80186c6:	78fa      	ldrb	r2, [r7, #3]
 80186c8:	4611      	mov	r1, r2
 80186ca:	4618      	mov	r0, r3
 80186cc:	f7f6 fa44 	bl	800eb58 <HAL_PCD_EP_Close>
 80186d0:	4603      	mov	r3, r0
 80186d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80186d4:	7bbb      	ldrb	r3, [r7, #14]
 80186d6:	2b03      	cmp	r3, #3
 80186d8:	d816      	bhi.n	8018708 <USBD_LL_CloseEP+0x5c>
 80186da:	a201      	add	r2, pc, #4	; (adr r2, 80186e0 <USBD_LL_CloseEP+0x34>)
 80186dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80186e0:	080186f1 	.word	0x080186f1
 80186e4:	080186f7 	.word	0x080186f7
 80186e8:	080186fd 	.word	0x080186fd
 80186ec:	08018703 	.word	0x08018703
    case HAL_OK :
      usb_status = USBD_OK;
 80186f0:	2300      	movs	r3, #0
 80186f2:	73fb      	strb	r3, [r7, #15]
    break;
 80186f4:	e00b      	b.n	801870e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80186f6:	2303      	movs	r3, #3
 80186f8:	73fb      	strb	r3, [r7, #15]
    break;
 80186fa:	e008      	b.n	801870e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80186fc:	2301      	movs	r3, #1
 80186fe:	73fb      	strb	r3, [r7, #15]
    break;
 8018700:	e005      	b.n	801870e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018702:	2303      	movs	r3, #3
 8018704:	73fb      	strb	r3, [r7, #15]
    break;
 8018706:	e002      	b.n	801870e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018708:	2303      	movs	r3, #3
 801870a:	73fb      	strb	r3, [r7, #15]
    break;
 801870c:	bf00      	nop
  }
  return usb_status;
 801870e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018710:	4618      	mov	r0, r3
 8018712:	3710      	adds	r7, #16
 8018714:	46bd      	mov	sp, r7
 8018716:	bd80      	pop	{r7, pc}

08018718 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018718:	b580      	push	{r7, lr}
 801871a:	b084      	sub	sp, #16
 801871c:	af00      	add	r7, sp, #0
 801871e:	6078      	str	r0, [r7, #4]
 8018720:	460b      	mov	r3, r1
 8018722:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018724:	2300      	movs	r3, #0
 8018726:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018728:	2300      	movs	r3, #0
 801872a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018732:	78fa      	ldrb	r2, [r7, #3]
 8018734:	4611      	mov	r1, r2
 8018736:	4618      	mov	r0, r3
 8018738:	f7f6 faeb 	bl	800ed12 <HAL_PCD_EP_SetStall>
 801873c:	4603      	mov	r3, r0
 801873e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018740:	7bbb      	ldrb	r3, [r7, #14]
 8018742:	2b03      	cmp	r3, #3
 8018744:	d816      	bhi.n	8018774 <USBD_LL_StallEP+0x5c>
 8018746:	a201      	add	r2, pc, #4	; (adr r2, 801874c <USBD_LL_StallEP+0x34>)
 8018748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801874c:	0801875d 	.word	0x0801875d
 8018750:	08018763 	.word	0x08018763
 8018754:	08018769 	.word	0x08018769
 8018758:	0801876f 	.word	0x0801876f
    case HAL_OK :
      usb_status = USBD_OK;
 801875c:	2300      	movs	r3, #0
 801875e:	73fb      	strb	r3, [r7, #15]
    break;
 8018760:	e00b      	b.n	801877a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018762:	2303      	movs	r3, #3
 8018764:	73fb      	strb	r3, [r7, #15]
    break;
 8018766:	e008      	b.n	801877a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018768:	2301      	movs	r3, #1
 801876a:	73fb      	strb	r3, [r7, #15]
    break;
 801876c:	e005      	b.n	801877a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801876e:	2303      	movs	r3, #3
 8018770:	73fb      	strb	r3, [r7, #15]
    break;
 8018772:	e002      	b.n	801877a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018774:	2303      	movs	r3, #3
 8018776:	73fb      	strb	r3, [r7, #15]
    break;
 8018778:	bf00      	nop
  }
  return usb_status;
 801877a:	7bfb      	ldrb	r3, [r7, #15]
}
 801877c:	4618      	mov	r0, r3
 801877e:	3710      	adds	r7, #16
 8018780:	46bd      	mov	sp, r7
 8018782:	bd80      	pop	{r7, pc}

08018784 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018784:	b580      	push	{r7, lr}
 8018786:	b084      	sub	sp, #16
 8018788:	af00      	add	r7, sp, #0
 801878a:	6078      	str	r0, [r7, #4]
 801878c:	460b      	mov	r3, r1
 801878e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018790:	2300      	movs	r3, #0
 8018792:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018794:	2300      	movs	r3, #0
 8018796:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801879e:	78fa      	ldrb	r2, [r7, #3]
 80187a0:	4611      	mov	r1, r2
 80187a2:	4618      	mov	r0, r3
 80187a4:	f7f6 fb17 	bl	800edd6 <HAL_PCD_EP_ClrStall>
 80187a8:	4603      	mov	r3, r0
 80187aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80187ac:	7bbb      	ldrb	r3, [r7, #14]
 80187ae:	2b03      	cmp	r3, #3
 80187b0:	d816      	bhi.n	80187e0 <USBD_LL_ClearStallEP+0x5c>
 80187b2:	a201      	add	r2, pc, #4	; (adr r2, 80187b8 <USBD_LL_ClearStallEP+0x34>)
 80187b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80187b8:	080187c9 	.word	0x080187c9
 80187bc:	080187cf 	.word	0x080187cf
 80187c0:	080187d5 	.word	0x080187d5
 80187c4:	080187db 	.word	0x080187db
    case HAL_OK :
      usb_status = USBD_OK;
 80187c8:	2300      	movs	r3, #0
 80187ca:	73fb      	strb	r3, [r7, #15]
    break;
 80187cc:	e00b      	b.n	80187e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80187ce:	2303      	movs	r3, #3
 80187d0:	73fb      	strb	r3, [r7, #15]
    break;
 80187d2:	e008      	b.n	80187e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80187d4:	2301      	movs	r3, #1
 80187d6:	73fb      	strb	r3, [r7, #15]
    break;
 80187d8:	e005      	b.n	80187e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80187da:	2303      	movs	r3, #3
 80187dc:	73fb      	strb	r3, [r7, #15]
    break;
 80187de:	e002      	b.n	80187e6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80187e0:	2303      	movs	r3, #3
 80187e2:	73fb      	strb	r3, [r7, #15]
    break;
 80187e4:	bf00      	nop
  }
  return usb_status;
 80187e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80187e8:	4618      	mov	r0, r3
 80187ea:	3710      	adds	r7, #16
 80187ec:	46bd      	mov	sp, r7
 80187ee:	bd80      	pop	{r7, pc}

080187f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80187f0:	b480      	push	{r7}
 80187f2:	b085      	sub	sp, #20
 80187f4:	af00      	add	r7, sp, #0
 80187f6:	6078      	str	r0, [r7, #4]
 80187f8:	460b      	mov	r3, r1
 80187fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018802:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018804:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018808:	2b00      	cmp	r3, #0
 801880a:	da0b      	bge.n	8018824 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801880c:	78fb      	ldrb	r3, [r7, #3]
 801880e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018812:	68f9      	ldr	r1, [r7, #12]
 8018814:	4613      	mov	r3, r2
 8018816:	00db      	lsls	r3, r3, #3
 8018818:	4413      	add	r3, r2
 801881a:	009b      	lsls	r3, r3, #2
 801881c:	440b      	add	r3, r1
 801881e:	333e      	adds	r3, #62	; 0x3e
 8018820:	781b      	ldrb	r3, [r3, #0]
 8018822:	e00b      	b.n	801883c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018824:	78fb      	ldrb	r3, [r7, #3]
 8018826:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801882a:	68f9      	ldr	r1, [r7, #12]
 801882c:	4613      	mov	r3, r2
 801882e:	00db      	lsls	r3, r3, #3
 8018830:	4413      	add	r3, r2
 8018832:	009b      	lsls	r3, r3, #2
 8018834:	440b      	add	r3, r1
 8018836:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801883a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801883c:	4618      	mov	r0, r3
 801883e:	3714      	adds	r7, #20
 8018840:	46bd      	mov	sp, r7
 8018842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018846:	4770      	bx	lr

08018848 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018848:	b580      	push	{r7, lr}
 801884a:	b084      	sub	sp, #16
 801884c:	af00      	add	r7, sp, #0
 801884e:	6078      	str	r0, [r7, #4]
 8018850:	460b      	mov	r3, r1
 8018852:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018854:	2300      	movs	r3, #0
 8018856:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018858:	2300      	movs	r3, #0
 801885a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801885c:	687b      	ldr	r3, [r7, #4]
 801885e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018862:	78fa      	ldrb	r2, [r7, #3]
 8018864:	4611      	mov	r1, r2
 8018866:	4618      	mov	r0, r3
 8018868:	f7f6 f8e9 	bl	800ea3e <HAL_PCD_SetAddress>
 801886c:	4603      	mov	r3, r0
 801886e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018870:	7bbb      	ldrb	r3, [r7, #14]
 8018872:	2b03      	cmp	r3, #3
 8018874:	d816      	bhi.n	80188a4 <USBD_LL_SetUSBAddress+0x5c>
 8018876:	a201      	add	r2, pc, #4	; (adr r2, 801887c <USBD_LL_SetUSBAddress+0x34>)
 8018878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801887c:	0801888d 	.word	0x0801888d
 8018880:	08018893 	.word	0x08018893
 8018884:	08018899 	.word	0x08018899
 8018888:	0801889f 	.word	0x0801889f
    case HAL_OK :
      usb_status = USBD_OK;
 801888c:	2300      	movs	r3, #0
 801888e:	73fb      	strb	r3, [r7, #15]
    break;
 8018890:	e00b      	b.n	80188aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018892:	2303      	movs	r3, #3
 8018894:	73fb      	strb	r3, [r7, #15]
    break;
 8018896:	e008      	b.n	80188aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018898:	2301      	movs	r3, #1
 801889a:	73fb      	strb	r3, [r7, #15]
    break;
 801889c:	e005      	b.n	80188aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801889e:	2303      	movs	r3, #3
 80188a0:	73fb      	strb	r3, [r7, #15]
    break;
 80188a2:	e002      	b.n	80188aa <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80188a4:	2303      	movs	r3, #3
 80188a6:	73fb      	strb	r3, [r7, #15]
    break;
 80188a8:	bf00      	nop
  }
  return usb_status;
 80188aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80188ac:	4618      	mov	r0, r3
 80188ae:	3710      	adds	r7, #16
 80188b0:	46bd      	mov	sp, r7
 80188b2:	bd80      	pop	{r7, pc}

080188b4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80188b4:	b580      	push	{r7, lr}
 80188b6:	b086      	sub	sp, #24
 80188b8:	af00      	add	r7, sp, #0
 80188ba:	60f8      	str	r0, [r7, #12]
 80188bc:	607a      	str	r2, [r7, #4]
 80188be:	603b      	str	r3, [r7, #0]
 80188c0:	460b      	mov	r3, r1
 80188c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80188c4:	2300      	movs	r3, #0
 80188c6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80188c8:	2300      	movs	r3, #0
 80188ca:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80188d2:	7af9      	ldrb	r1, [r7, #11]
 80188d4:	683b      	ldr	r3, [r7, #0]
 80188d6:	687a      	ldr	r2, [r7, #4]
 80188d8:	f7f6 f9de 	bl	800ec98 <HAL_PCD_EP_Transmit>
 80188dc:	4603      	mov	r3, r0
 80188de:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80188e0:	7dbb      	ldrb	r3, [r7, #22]
 80188e2:	2b03      	cmp	r3, #3
 80188e4:	d816      	bhi.n	8018914 <USBD_LL_Transmit+0x60>
 80188e6:	a201      	add	r2, pc, #4	; (adr r2, 80188ec <USBD_LL_Transmit+0x38>)
 80188e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188ec:	080188fd 	.word	0x080188fd
 80188f0:	08018903 	.word	0x08018903
 80188f4:	08018909 	.word	0x08018909
 80188f8:	0801890f 	.word	0x0801890f
    case HAL_OK :
      usb_status = USBD_OK;
 80188fc:	2300      	movs	r3, #0
 80188fe:	75fb      	strb	r3, [r7, #23]
    break;
 8018900:	e00b      	b.n	801891a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018902:	2303      	movs	r3, #3
 8018904:	75fb      	strb	r3, [r7, #23]
    break;
 8018906:	e008      	b.n	801891a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018908:	2301      	movs	r3, #1
 801890a:	75fb      	strb	r3, [r7, #23]
    break;
 801890c:	e005      	b.n	801891a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801890e:	2303      	movs	r3, #3
 8018910:	75fb      	strb	r3, [r7, #23]
    break;
 8018912:	e002      	b.n	801891a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8018914:	2303      	movs	r3, #3
 8018916:	75fb      	strb	r3, [r7, #23]
    break;
 8018918:	bf00      	nop
  }
  return usb_status;
 801891a:	7dfb      	ldrb	r3, [r7, #23]
}
 801891c:	4618      	mov	r0, r3
 801891e:	3718      	adds	r7, #24
 8018920:	46bd      	mov	sp, r7
 8018922:	bd80      	pop	{r7, pc}

08018924 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018924:	b580      	push	{r7, lr}
 8018926:	b086      	sub	sp, #24
 8018928:	af00      	add	r7, sp, #0
 801892a:	60f8      	str	r0, [r7, #12]
 801892c:	607a      	str	r2, [r7, #4]
 801892e:	603b      	str	r3, [r7, #0]
 8018930:	460b      	mov	r3, r1
 8018932:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018934:	2300      	movs	r3, #0
 8018936:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018938:	2300      	movs	r3, #0
 801893a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801893c:	68fb      	ldr	r3, [r7, #12]
 801893e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018942:	7af9      	ldrb	r1, [r7, #11]
 8018944:	683b      	ldr	r3, [r7, #0]
 8018946:	687a      	ldr	r2, [r7, #4]
 8018948:	f7f6 f950 	bl	800ebec <HAL_PCD_EP_Receive>
 801894c:	4603      	mov	r3, r0
 801894e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8018950:	7dbb      	ldrb	r3, [r7, #22]
 8018952:	2b03      	cmp	r3, #3
 8018954:	d816      	bhi.n	8018984 <USBD_LL_PrepareReceive+0x60>
 8018956:	a201      	add	r2, pc, #4	; (adr r2, 801895c <USBD_LL_PrepareReceive+0x38>)
 8018958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801895c:	0801896d 	.word	0x0801896d
 8018960:	08018973 	.word	0x08018973
 8018964:	08018979 	.word	0x08018979
 8018968:	0801897f 	.word	0x0801897f
    case HAL_OK :
      usb_status = USBD_OK;
 801896c:	2300      	movs	r3, #0
 801896e:	75fb      	strb	r3, [r7, #23]
    break;
 8018970:	e00b      	b.n	801898a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018972:	2303      	movs	r3, #3
 8018974:	75fb      	strb	r3, [r7, #23]
    break;
 8018976:	e008      	b.n	801898a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018978:	2301      	movs	r3, #1
 801897a:	75fb      	strb	r3, [r7, #23]
    break;
 801897c:	e005      	b.n	801898a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801897e:	2303      	movs	r3, #3
 8018980:	75fb      	strb	r3, [r7, #23]
    break;
 8018982:	e002      	b.n	801898a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8018984:	2303      	movs	r3, #3
 8018986:	75fb      	strb	r3, [r7, #23]
    break;
 8018988:	bf00      	nop
  }
  return usb_status;
 801898a:	7dfb      	ldrb	r3, [r7, #23]
}
 801898c:	4618      	mov	r0, r3
 801898e:	3718      	adds	r7, #24
 8018990:	46bd      	mov	sp, r7
 8018992:	bd80      	pop	{r7, pc}

08018994 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b082      	sub	sp, #8
 8018998:	af00      	add	r7, sp, #0
 801899a:	6078      	str	r0, [r7, #4]
 801899c:	460b      	mov	r3, r1
 801899e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80189a6:	78fa      	ldrb	r2, [r7, #3]
 80189a8:	4611      	mov	r1, r2
 80189aa:	4618      	mov	r0, r3
 80189ac:	f7f6 f95c 	bl	800ec68 <HAL_PCD_EP_GetRxCount>
 80189b0:	4603      	mov	r3, r0
}
 80189b2:	4618      	mov	r0, r3
 80189b4:	3708      	adds	r7, #8
 80189b6:	46bd      	mov	sp, r7
 80189b8:	bd80      	pop	{r7, pc}
	...

080189bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80189bc:	b580      	push	{r7, lr}
 80189be:	b082      	sub	sp, #8
 80189c0:	af00      	add	r7, sp, #0
 80189c2:	6078      	str	r0, [r7, #4]
 80189c4:	460b      	mov	r3, r1
 80189c6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80189c8:	78fb      	ldrb	r3, [r7, #3]
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	d002      	beq.n	80189d4 <HAL_PCDEx_LPM_Callback+0x18>
 80189ce:	2b01      	cmp	r3, #1
 80189d0:	d01f      	beq.n	8018a12 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80189d2:	e03b      	b.n	8018a4c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	6a1b      	ldr	r3, [r3, #32]
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d007      	beq.n	80189ec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80189dc:	f000 f854 	bl	8018a88 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80189e0:	4b1c      	ldr	r3, [pc, #112]	; (8018a54 <HAL_PCDEx_LPM_Callback+0x98>)
 80189e2:	691b      	ldr	r3, [r3, #16]
 80189e4:	4a1b      	ldr	r2, [pc, #108]	; (8018a54 <HAL_PCDEx_LPM_Callback+0x98>)
 80189e6:	f023 0306 	bic.w	r3, r3, #6
 80189ea:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	681b      	ldr	r3, [r3, #0]
 80189f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80189f4:	681b      	ldr	r3, [r3, #0]
 80189f6:	687a      	ldr	r2, [r7, #4]
 80189f8:	6812      	ldr	r2, [r2, #0]
 80189fa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80189fe:	f023 0301 	bic.w	r3, r3, #1
 8018a02:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018a0a:	4618      	mov	r0, r3
 8018a0c:	f7fe fb08 	bl	8017020 <USBD_LL_Resume>
    break;
 8018a10:	e01c      	b.n	8018a4c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	687a      	ldr	r2, [r7, #4]
 8018a1e:	6812      	ldr	r2, [r2, #0]
 8018a20:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8018a24:	f043 0301 	orr.w	r3, r3, #1
 8018a28:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018a30:	4618      	mov	r0, r3
 8018a32:	f7fe fadf 	bl	8016ff4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	6a1b      	ldr	r3, [r3, #32]
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d005      	beq.n	8018a4a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018a3e:	4b05      	ldr	r3, [pc, #20]	; (8018a54 <HAL_PCDEx_LPM_Callback+0x98>)
 8018a40:	691b      	ldr	r3, [r3, #16]
 8018a42:	4a04      	ldr	r2, [pc, #16]	; (8018a54 <HAL_PCDEx_LPM_Callback+0x98>)
 8018a44:	f043 0306 	orr.w	r3, r3, #6
 8018a48:	6113      	str	r3, [r2, #16]
    break;
 8018a4a:	bf00      	nop
}
 8018a4c:	bf00      	nop
 8018a4e:	3708      	adds	r7, #8
 8018a50:	46bd      	mov	sp, r7
 8018a52:	bd80      	pop	{r7, pc}
 8018a54:	e000ed00 	.word	0xe000ed00

08018a58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018a58:	b480      	push	{r7}
 8018a5a:	b083      	sub	sp, #12
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018a60:	4b03      	ldr	r3, [pc, #12]	; (8018a70 <USBD_static_malloc+0x18>)
}
 8018a62:	4618      	mov	r0, r3
 8018a64:	370c      	adds	r7, #12
 8018a66:	46bd      	mov	sp, r7
 8018a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a6c:	4770      	bx	lr
 8018a6e:	bf00      	nop
 8018a70:	20002ba8 	.word	0x20002ba8

08018a74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018a74:	b480      	push	{r7}
 8018a76:	b083      	sub	sp, #12
 8018a78:	af00      	add	r7, sp, #0
 8018a7a:	6078      	str	r0, [r7, #4]

}
 8018a7c:	bf00      	nop
 8018a7e:	370c      	adds	r7, #12
 8018a80:	46bd      	mov	sp, r7
 8018a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a86:	4770      	bx	lr

08018a88 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018a88:	b580      	push	{r7, lr}
 8018a8a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018a8c:	f7e8 ffb2 	bl	80019f4 <SystemClock_Config>
}
 8018a90:	bf00      	nop
 8018a92:	bd80      	pop	{r7, pc}

08018a94 <__errno>:
 8018a94:	4b01      	ldr	r3, [pc, #4]	; (8018a9c <__errno+0x8>)
 8018a96:	6818      	ldr	r0, [r3, #0]
 8018a98:	4770      	bx	lr
 8018a9a:	bf00      	nop
 8018a9c:	200006dc 	.word	0x200006dc

08018aa0 <__libc_init_array>:
 8018aa0:	b570      	push	{r4, r5, r6, lr}
 8018aa2:	4d0d      	ldr	r5, [pc, #52]	; (8018ad8 <__libc_init_array+0x38>)
 8018aa4:	4c0d      	ldr	r4, [pc, #52]	; (8018adc <__libc_init_array+0x3c>)
 8018aa6:	1b64      	subs	r4, r4, r5
 8018aa8:	10a4      	asrs	r4, r4, #2
 8018aaa:	2600      	movs	r6, #0
 8018aac:	42a6      	cmp	r6, r4
 8018aae:	d109      	bne.n	8018ac4 <__libc_init_array+0x24>
 8018ab0:	4d0b      	ldr	r5, [pc, #44]	; (8018ae0 <__libc_init_array+0x40>)
 8018ab2:	4c0c      	ldr	r4, [pc, #48]	; (8018ae4 <__libc_init_array+0x44>)
 8018ab4:	f001 f83a 	bl	8019b2c <_init>
 8018ab8:	1b64      	subs	r4, r4, r5
 8018aba:	10a4      	asrs	r4, r4, #2
 8018abc:	2600      	movs	r6, #0
 8018abe:	42a6      	cmp	r6, r4
 8018ac0:	d105      	bne.n	8018ace <__libc_init_array+0x2e>
 8018ac2:	bd70      	pop	{r4, r5, r6, pc}
 8018ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ac8:	4798      	blx	r3
 8018aca:	3601      	adds	r6, #1
 8018acc:	e7ee      	b.n	8018aac <__libc_init_array+0xc>
 8018ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ad2:	4798      	blx	r3
 8018ad4:	3601      	adds	r6, #1
 8018ad6:	e7f2      	b.n	8018abe <__libc_init_array+0x1e>
 8018ad8:	0801bcb0 	.word	0x0801bcb0
 8018adc:	0801bcb0 	.word	0x0801bcb0
 8018ae0:	0801bcb0 	.word	0x0801bcb0
 8018ae4:	0801bcb4 	.word	0x0801bcb4

08018ae8 <memcpy>:
 8018ae8:	440a      	add	r2, r1
 8018aea:	4291      	cmp	r1, r2
 8018aec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8018af0:	d100      	bne.n	8018af4 <memcpy+0xc>
 8018af2:	4770      	bx	lr
 8018af4:	b510      	push	{r4, lr}
 8018af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018afa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018afe:	4291      	cmp	r1, r2
 8018b00:	d1f9      	bne.n	8018af6 <memcpy+0xe>
 8018b02:	bd10      	pop	{r4, pc}

08018b04 <memset>:
 8018b04:	4402      	add	r2, r0
 8018b06:	4603      	mov	r3, r0
 8018b08:	4293      	cmp	r3, r2
 8018b0a:	d100      	bne.n	8018b0e <memset+0xa>
 8018b0c:	4770      	bx	lr
 8018b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8018b12:	e7f9      	b.n	8018b08 <memset+0x4>

08018b14 <_free_r>:
 8018b14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018b16:	2900      	cmp	r1, #0
 8018b18:	d044      	beq.n	8018ba4 <_free_r+0x90>
 8018b1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b1e:	9001      	str	r0, [sp, #4]
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	f1a1 0404 	sub.w	r4, r1, #4
 8018b26:	bfb8      	it	lt
 8018b28:	18e4      	addlt	r4, r4, r3
 8018b2a:	f000 fc59 	bl	80193e0 <__malloc_lock>
 8018b2e:	4a1e      	ldr	r2, [pc, #120]	; (8018ba8 <_free_r+0x94>)
 8018b30:	9801      	ldr	r0, [sp, #4]
 8018b32:	6813      	ldr	r3, [r2, #0]
 8018b34:	b933      	cbnz	r3, 8018b44 <_free_r+0x30>
 8018b36:	6063      	str	r3, [r4, #4]
 8018b38:	6014      	str	r4, [r2, #0]
 8018b3a:	b003      	add	sp, #12
 8018b3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018b40:	f000 bc54 	b.w	80193ec <__malloc_unlock>
 8018b44:	42a3      	cmp	r3, r4
 8018b46:	d908      	bls.n	8018b5a <_free_r+0x46>
 8018b48:	6825      	ldr	r5, [r4, #0]
 8018b4a:	1961      	adds	r1, r4, r5
 8018b4c:	428b      	cmp	r3, r1
 8018b4e:	bf01      	itttt	eq
 8018b50:	6819      	ldreq	r1, [r3, #0]
 8018b52:	685b      	ldreq	r3, [r3, #4]
 8018b54:	1949      	addeq	r1, r1, r5
 8018b56:	6021      	streq	r1, [r4, #0]
 8018b58:	e7ed      	b.n	8018b36 <_free_r+0x22>
 8018b5a:	461a      	mov	r2, r3
 8018b5c:	685b      	ldr	r3, [r3, #4]
 8018b5e:	b10b      	cbz	r3, 8018b64 <_free_r+0x50>
 8018b60:	42a3      	cmp	r3, r4
 8018b62:	d9fa      	bls.n	8018b5a <_free_r+0x46>
 8018b64:	6811      	ldr	r1, [r2, #0]
 8018b66:	1855      	adds	r5, r2, r1
 8018b68:	42a5      	cmp	r5, r4
 8018b6a:	d10b      	bne.n	8018b84 <_free_r+0x70>
 8018b6c:	6824      	ldr	r4, [r4, #0]
 8018b6e:	4421      	add	r1, r4
 8018b70:	1854      	adds	r4, r2, r1
 8018b72:	42a3      	cmp	r3, r4
 8018b74:	6011      	str	r1, [r2, #0]
 8018b76:	d1e0      	bne.n	8018b3a <_free_r+0x26>
 8018b78:	681c      	ldr	r4, [r3, #0]
 8018b7a:	685b      	ldr	r3, [r3, #4]
 8018b7c:	6053      	str	r3, [r2, #4]
 8018b7e:	4421      	add	r1, r4
 8018b80:	6011      	str	r1, [r2, #0]
 8018b82:	e7da      	b.n	8018b3a <_free_r+0x26>
 8018b84:	d902      	bls.n	8018b8c <_free_r+0x78>
 8018b86:	230c      	movs	r3, #12
 8018b88:	6003      	str	r3, [r0, #0]
 8018b8a:	e7d6      	b.n	8018b3a <_free_r+0x26>
 8018b8c:	6825      	ldr	r5, [r4, #0]
 8018b8e:	1961      	adds	r1, r4, r5
 8018b90:	428b      	cmp	r3, r1
 8018b92:	bf04      	itt	eq
 8018b94:	6819      	ldreq	r1, [r3, #0]
 8018b96:	685b      	ldreq	r3, [r3, #4]
 8018b98:	6063      	str	r3, [r4, #4]
 8018b9a:	bf04      	itt	eq
 8018b9c:	1949      	addeq	r1, r1, r5
 8018b9e:	6021      	streq	r1, [r4, #0]
 8018ba0:	6054      	str	r4, [r2, #4]
 8018ba2:	e7ca      	b.n	8018b3a <_free_r+0x26>
 8018ba4:	b003      	add	sp, #12
 8018ba6:	bd30      	pop	{r4, r5, pc}
 8018ba8:	20002dc8 	.word	0x20002dc8

08018bac <sbrk_aligned>:
 8018bac:	b570      	push	{r4, r5, r6, lr}
 8018bae:	4e0e      	ldr	r6, [pc, #56]	; (8018be8 <sbrk_aligned+0x3c>)
 8018bb0:	460c      	mov	r4, r1
 8018bb2:	6831      	ldr	r1, [r6, #0]
 8018bb4:	4605      	mov	r5, r0
 8018bb6:	b911      	cbnz	r1, 8018bbe <sbrk_aligned+0x12>
 8018bb8:	f000 f91a 	bl	8018df0 <_sbrk_r>
 8018bbc:	6030      	str	r0, [r6, #0]
 8018bbe:	4621      	mov	r1, r4
 8018bc0:	4628      	mov	r0, r5
 8018bc2:	f000 f915 	bl	8018df0 <_sbrk_r>
 8018bc6:	1c43      	adds	r3, r0, #1
 8018bc8:	d00a      	beq.n	8018be0 <sbrk_aligned+0x34>
 8018bca:	1cc4      	adds	r4, r0, #3
 8018bcc:	f024 0403 	bic.w	r4, r4, #3
 8018bd0:	42a0      	cmp	r0, r4
 8018bd2:	d007      	beq.n	8018be4 <sbrk_aligned+0x38>
 8018bd4:	1a21      	subs	r1, r4, r0
 8018bd6:	4628      	mov	r0, r5
 8018bd8:	f000 f90a 	bl	8018df0 <_sbrk_r>
 8018bdc:	3001      	adds	r0, #1
 8018bde:	d101      	bne.n	8018be4 <sbrk_aligned+0x38>
 8018be0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8018be4:	4620      	mov	r0, r4
 8018be6:	bd70      	pop	{r4, r5, r6, pc}
 8018be8:	20002dcc 	.word	0x20002dcc

08018bec <_malloc_r>:
 8018bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018bf0:	1ccd      	adds	r5, r1, #3
 8018bf2:	f025 0503 	bic.w	r5, r5, #3
 8018bf6:	3508      	adds	r5, #8
 8018bf8:	2d0c      	cmp	r5, #12
 8018bfa:	bf38      	it	cc
 8018bfc:	250c      	movcc	r5, #12
 8018bfe:	2d00      	cmp	r5, #0
 8018c00:	4607      	mov	r7, r0
 8018c02:	db01      	blt.n	8018c08 <_malloc_r+0x1c>
 8018c04:	42a9      	cmp	r1, r5
 8018c06:	d905      	bls.n	8018c14 <_malloc_r+0x28>
 8018c08:	230c      	movs	r3, #12
 8018c0a:	603b      	str	r3, [r7, #0]
 8018c0c:	2600      	movs	r6, #0
 8018c0e:	4630      	mov	r0, r6
 8018c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c14:	4e2e      	ldr	r6, [pc, #184]	; (8018cd0 <_malloc_r+0xe4>)
 8018c16:	f000 fbe3 	bl	80193e0 <__malloc_lock>
 8018c1a:	6833      	ldr	r3, [r6, #0]
 8018c1c:	461c      	mov	r4, r3
 8018c1e:	bb34      	cbnz	r4, 8018c6e <_malloc_r+0x82>
 8018c20:	4629      	mov	r1, r5
 8018c22:	4638      	mov	r0, r7
 8018c24:	f7ff ffc2 	bl	8018bac <sbrk_aligned>
 8018c28:	1c43      	adds	r3, r0, #1
 8018c2a:	4604      	mov	r4, r0
 8018c2c:	d14d      	bne.n	8018cca <_malloc_r+0xde>
 8018c2e:	6834      	ldr	r4, [r6, #0]
 8018c30:	4626      	mov	r6, r4
 8018c32:	2e00      	cmp	r6, #0
 8018c34:	d140      	bne.n	8018cb8 <_malloc_r+0xcc>
 8018c36:	6823      	ldr	r3, [r4, #0]
 8018c38:	4631      	mov	r1, r6
 8018c3a:	4638      	mov	r0, r7
 8018c3c:	eb04 0803 	add.w	r8, r4, r3
 8018c40:	f000 f8d6 	bl	8018df0 <_sbrk_r>
 8018c44:	4580      	cmp	r8, r0
 8018c46:	d13a      	bne.n	8018cbe <_malloc_r+0xd2>
 8018c48:	6821      	ldr	r1, [r4, #0]
 8018c4a:	3503      	adds	r5, #3
 8018c4c:	1a6d      	subs	r5, r5, r1
 8018c4e:	f025 0503 	bic.w	r5, r5, #3
 8018c52:	3508      	adds	r5, #8
 8018c54:	2d0c      	cmp	r5, #12
 8018c56:	bf38      	it	cc
 8018c58:	250c      	movcc	r5, #12
 8018c5a:	4629      	mov	r1, r5
 8018c5c:	4638      	mov	r0, r7
 8018c5e:	f7ff ffa5 	bl	8018bac <sbrk_aligned>
 8018c62:	3001      	adds	r0, #1
 8018c64:	d02b      	beq.n	8018cbe <_malloc_r+0xd2>
 8018c66:	6823      	ldr	r3, [r4, #0]
 8018c68:	442b      	add	r3, r5
 8018c6a:	6023      	str	r3, [r4, #0]
 8018c6c:	e00e      	b.n	8018c8c <_malloc_r+0xa0>
 8018c6e:	6822      	ldr	r2, [r4, #0]
 8018c70:	1b52      	subs	r2, r2, r5
 8018c72:	d41e      	bmi.n	8018cb2 <_malloc_r+0xc6>
 8018c74:	2a0b      	cmp	r2, #11
 8018c76:	d916      	bls.n	8018ca6 <_malloc_r+0xba>
 8018c78:	1961      	adds	r1, r4, r5
 8018c7a:	42a3      	cmp	r3, r4
 8018c7c:	6025      	str	r5, [r4, #0]
 8018c7e:	bf18      	it	ne
 8018c80:	6059      	strne	r1, [r3, #4]
 8018c82:	6863      	ldr	r3, [r4, #4]
 8018c84:	bf08      	it	eq
 8018c86:	6031      	streq	r1, [r6, #0]
 8018c88:	5162      	str	r2, [r4, r5]
 8018c8a:	604b      	str	r3, [r1, #4]
 8018c8c:	4638      	mov	r0, r7
 8018c8e:	f104 060b 	add.w	r6, r4, #11
 8018c92:	f000 fbab 	bl	80193ec <__malloc_unlock>
 8018c96:	f026 0607 	bic.w	r6, r6, #7
 8018c9a:	1d23      	adds	r3, r4, #4
 8018c9c:	1af2      	subs	r2, r6, r3
 8018c9e:	d0b6      	beq.n	8018c0e <_malloc_r+0x22>
 8018ca0:	1b9b      	subs	r3, r3, r6
 8018ca2:	50a3      	str	r3, [r4, r2]
 8018ca4:	e7b3      	b.n	8018c0e <_malloc_r+0x22>
 8018ca6:	6862      	ldr	r2, [r4, #4]
 8018ca8:	42a3      	cmp	r3, r4
 8018caa:	bf0c      	ite	eq
 8018cac:	6032      	streq	r2, [r6, #0]
 8018cae:	605a      	strne	r2, [r3, #4]
 8018cb0:	e7ec      	b.n	8018c8c <_malloc_r+0xa0>
 8018cb2:	4623      	mov	r3, r4
 8018cb4:	6864      	ldr	r4, [r4, #4]
 8018cb6:	e7b2      	b.n	8018c1e <_malloc_r+0x32>
 8018cb8:	4634      	mov	r4, r6
 8018cba:	6876      	ldr	r6, [r6, #4]
 8018cbc:	e7b9      	b.n	8018c32 <_malloc_r+0x46>
 8018cbe:	230c      	movs	r3, #12
 8018cc0:	603b      	str	r3, [r7, #0]
 8018cc2:	4638      	mov	r0, r7
 8018cc4:	f000 fb92 	bl	80193ec <__malloc_unlock>
 8018cc8:	e7a1      	b.n	8018c0e <_malloc_r+0x22>
 8018cca:	6025      	str	r5, [r4, #0]
 8018ccc:	e7de      	b.n	8018c8c <_malloc_r+0xa0>
 8018cce:	bf00      	nop
 8018cd0:	20002dc8 	.word	0x20002dc8

08018cd4 <iprintf>:
 8018cd4:	b40f      	push	{r0, r1, r2, r3}
 8018cd6:	4b0a      	ldr	r3, [pc, #40]	; (8018d00 <iprintf+0x2c>)
 8018cd8:	b513      	push	{r0, r1, r4, lr}
 8018cda:	681c      	ldr	r4, [r3, #0]
 8018cdc:	b124      	cbz	r4, 8018ce8 <iprintf+0x14>
 8018cde:	69a3      	ldr	r3, [r4, #24]
 8018ce0:	b913      	cbnz	r3, 8018ce8 <iprintf+0x14>
 8018ce2:	4620      	mov	r0, r4
 8018ce4:	f000 fa76 	bl	80191d4 <__sinit>
 8018ce8:	ab05      	add	r3, sp, #20
 8018cea:	9a04      	ldr	r2, [sp, #16]
 8018cec:	68a1      	ldr	r1, [r4, #8]
 8018cee:	9301      	str	r3, [sp, #4]
 8018cf0:	4620      	mov	r0, r4
 8018cf2:	f000 fbab 	bl	801944c <_vfiprintf_r>
 8018cf6:	b002      	add	sp, #8
 8018cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cfc:	b004      	add	sp, #16
 8018cfe:	4770      	bx	lr
 8018d00:	200006dc 	.word	0x200006dc

08018d04 <_puts_r>:
 8018d04:	b570      	push	{r4, r5, r6, lr}
 8018d06:	460e      	mov	r6, r1
 8018d08:	4605      	mov	r5, r0
 8018d0a:	b118      	cbz	r0, 8018d14 <_puts_r+0x10>
 8018d0c:	6983      	ldr	r3, [r0, #24]
 8018d0e:	b90b      	cbnz	r3, 8018d14 <_puts_r+0x10>
 8018d10:	f000 fa60 	bl	80191d4 <__sinit>
 8018d14:	69ab      	ldr	r3, [r5, #24]
 8018d16:	68ac      	ldr	r4, [r5, #8]
 8018d18:	b913      	cbnz	r3, 8018d20 <_puts_r+0x1c>
 8018d1a:	4628      	mov	r0, r5
 8018d1c:	f000 fa5a 	bl	80191d4 <__sinit>
 8018d20:	4b2c      	ldr	r3, [pc, #176]	; (8018dd4 <_puts_r+0xd0>)
 8018d22:	429c      	cmp	r4, r3
 8018d24:	d120      	bne.n	8018d68 <_puts_r+0x64>
 8018d26:	686c      	ldr	r4, [r5, #4]
 8018d28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018d2a:	07db      	lsls	r3, r3, #31
 8018d2c:	d405      	bmi.n	8018d3a <_puts_r+0x36>
 8018d2e:	89a3      	ldrh	r3, [r4, #12]
 8018d30:	0598      	lsls	r0, r3, #22
 8018d32:	d402      	bmi.n	8018d3a <_puts_r+0x36>
 8018d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018d36:	f000 faeb 	bl	8019310 <__retarget_lock_acquire_recursive>
 8018d3a:	89a3      	ldrh	r3, [r4, #12]
 8018d3c:	0719      	lsls	r1, r3, #28
 8018d3e:	d51d      	bpl.n	8018d7c <_puts_r+0x78>
 8018d40:	6923      	ldr	r3, [r4, #16]
 8018d42:	b1db      	cbz	r3, 8018d7c <_puts_r+0x78>
 8018d44:	3e01      	subs	r6, #1
 8018d46:	68a3      	ldr	r3, [r4, #8]
 8018d48:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018d4c:	3b01      	subs	r3, #1
 8018d4e:	60a3      	str	r3, [r4, #8]
 8018d50:	bb39      	cbnz	r1, 8018da2 <_puts_r+0x9e>
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	da38      	bge.n	8018dc8 <_puts_r+0xc4>
 8018d56:	4622      	mov	r2, r4
 8018d58:	210a      	movs	r1, #10
 8018d5a:	4628      	mov	r0, r5
 8018d5c:	f000 f860 	bl	8018e20 <__swbuf_r>
 8018d60:	3001      	adds	r0, #1
 8018d62:	d011      	beq.n	8018d88 <_puts_r+0x84>
 8018d64:	250a      	movs	r5, #10
 8018d66:	e011      	b.n	8018d8c <_puts_r+0x88>
 8018d68:	4b1b      	ldr	r3, [pc, #108]	; (8018dd8 <_puts_r+0xd4>)
 8018d6a:	429c      	cmp	r4, r3
 8018d6c:	d101      	bne.n	8018d72 <_puts_r+0x6e>
 8018d6e:	68ac      	ldr	r4, [r5, #8]
 8018d70:	e7da      	b.n	8018d28 <_puts_r+0x24>
 8018d72:	4b1a      	ldr	r3, [pc, #104]	; (8018ddc <_puts_r+0xd8>)
 8018d74:	429c      	cmp	r4, r3
 8018d76:	bf08      	it	eq
 8018d78:	68ec      	ldreq	r4, [r5, #12]
 8018d7a:	e7d5      	b.n	8018d28 <_puts_r+0x24>
 8018d7c:	4621      	mov	r1, r4
 8018d7e:	4628      	mov	r0, r5
 8018d80:	f000 f8a0 	bl	8018ec4 <__swsetup_r>
 8018d84:	2800      	cmp	r0, #0
 8018d86:	d0dd      	beq.n	8018d44 <_puts_r+0x40>
 8018d88:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8018d8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018d8e:	07da      	lsls	r2, r3, #31
 8018d90:	d405      	bmi.n	8018d9e <_puts_r+0x9a>
 8018d92:	89a3      	ldrh	r3, [r4, #12]
 8018d94:	059b      	lsls	r3, r3, #22
 8018d96:	d402      	bmi.n	8018d9e <_puts_r+0x9a>
 8018d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018d9a:	f000 faba 	bl	8019312 <__retarget_lock_release_recursive>
 8018d9e:	4628      	mov	r0, r5
 8018da0:	bd70      	pop	{r4, r5, r6, pc}
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	da04      	bge.n	8018db0 <_puts_r+0xac>
 8018da6:	69a2      	ldr	r2, [r4, #24]
 8018da8:	429a      	cmp	r2, r3
 8018daa:	dc06      	bgt.n	8018dba <_puts_r+0xb6>
 8018dac:	290a      	cmp	r1, #10
 8018dae:	d004      	beq.n	8018dba <_puts_r+0xb6>
 8018db0:	6823      	ldr	r3, [r4, #0]
 8018db2:	1c5a      	adds	r2, r3, #1
 8018db4:	6022      	str	r2, [r4, #0]
 8018db6:	7019      	strb	r1, [r3, #0]
 8018db8:	e7c5      	b.n	8018d46 <_puts_r+0x42>
 8018dba:	4622      	mov	r2, r4
 8018dbc:	4628      	mov	r0, r5
 8018dbe:	f000 f82f 	bl	8018e20 <__swbuf_r>
 8018dc2:	3001      	adds	r0, #1
 8018dc4:	d1bf      	bne.n	8018d46 <_puts_r+0x42>
 8018dc6:	e7df      	b.n	8018d88 <_puts_r+0x84>
 8018dc8:	6823      	ldr	r3, [r4, #0]
 8018dca:	250a      	movs	r5, #10
 8018dcc:	1c5a      	adds	r2, r3, #1
 8018dce:	6022      	str	r2, [r4, #0]
 8018dd0:	701d      	strb	r5, [r3, #0]
 8018dd2:	e7db      	b.n	8018d8c <_puts_r+0x88>
 8018dd4:	0801bc34 	.word	0x0801bc34
 8018dd8:	0801bc54 	.word	0x0801bc54
 8018ddc:	0801bc14 	.word	0x0801bc14

08018de0 <puts>:
 8018de0:	4b02      	ldr	r3, [pc, #8]	; (8018dec <puts+0xc>)
 8018de2:	4601      	mov	r1, r0
 8018de4:	6818      	ldr	r0, [r3, #0]
 8018de6:	f7ff bf8d 	b.w	8018d04 <_puts_r>
 8018dea:	bf00      	nop
 8018dec:	200006dc 	.word	0x200006dc

08018df0 <_sbrk_r>:
 8018df0:	b538      	push	{r3, r4, r5, lr}
 8018df2:	4d06      	ldr	r5, [pc, #24]	; (8018e0c <_sbrk_r+0x1c>)
 8018df4:	2300      	movs	r3, #0
 8018df6:	4604      	mov	r4, r0
 8018df8:	4608      	mov	r0, r1
 8018dfa:	602b      	str	r3, [r5, #0]
 8018dfc:	f7e9 fbe0 	bl	80025c0 <_sbrk>
 8018e00:	1c43      	adds	r3, r0, #1
 8018e02:	d102      	bne.n	8018e0a <_sbrk_r+0x1a>
 8018e04:	682b      	ldr	r3, [r5, #0]
 8018e06:	b103      	cbz	r3, 8018e0a <_sbrk_r+0x1a>
 8018e08:	6023      	str	r3, [r4, #0]
 8018e0a:	bd38      	pop	{r3, r4, r5, pc}
 8018e0c:	20002dd4 	.word	0x20002dd4

08018e10 <strcpy>:
 8018e10:	4603      	mov	r3, r0
 8018e12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018e16:	f803 2b01 	strb.w	r2, [r3], #1
 8018e1a:	2a00      	cmp	r2, #0
 8018e1c:	d1f9      	bne.n	8018e12 <strcpy+0x2>
 8018e1e:	4770      	bx	lr

08018e20 <__swbuf_r>:
 8018e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e22:	460e      	mov	r6, r1
 8018e24:	4614      	mov	r4, r2
 8018e26:	4605      	mov	r5, r0
 8018e28:	b118      	cbz	r0, 8018e32 <__swbuf_r+0x12>
 8018e2a:	6983      	ldr	r3, [r0, #24]
 8018e2c:	b90b      	cbnz	r3, 8018e32 <__swbuf_r+0x12>
 8018e2e:	f000 f9d1 	bl	80191d4 <__sinit>
 8018e32:	4b21      	ldr	r3, [pc, #132]	; (8018eb8 <__swbuf_r+0x98>)
 8018e34:	429c      	cmp	r4, r3
 8018e36:	d12b      	bne.n	8018e90 <__swbuf_r+0x70>
 8018e38:	686c      	ldr	r4, [r5, #4]
 8018e3a:	69a3      	ldr	r3, [r4, #24]
 8018e3c:	60a3      	str	r3, [r4, #8]
 8018e3e:	89a3      	ldrh	r3, [r4, #12]
 8018e40:	071a      	lsls	r2, r3, #28
 8018e42:	d52f      	bpl.n	8018ea4 <__swbuf_r+0x84>
 8018e44:	6923      	ldr	r3, [r4, #16]
 8018e46:	b36b      	cbz	r3, 8018ea4 <__swbuf_r+0x84>
 8018e48:	6923      	ldr	r3, [r4, #16]
 8018e4a:	6820      	ldr	r0, [r4, #0]
 8018e4c:	1ac0      	subs	r0, r0, r3
 8018e4e:	6963      	ldr	r3, [r4, #20]
 8018e50:	b2f6      	uxtb	r6, r6
 8018e52:	4283      	cmp	r3, r0
 8018e54:	4637      	mov	r7, r6
 8018e56:	dc04      	bgt.n	8018e62 <__swbuf_r+0x42>
 8018e58:	4621      	mov	r1, r4
 8018e5a:	4628      	mov	r0, r5
 8018e5c:	f000 f926 	bl	80190ac <_fflush_r>
 8018e60:	bb30      	cbnz	r0, 8018eb0 <__swbuf_r+0x90>
 8018e62:	68a3      	ldr	r3, [r4, #8]
 8018e64:	3b01      	subs	r3, #1
 8018e66:	60a3      	str	r3, [r4, #8]
 8018e68:	6823      	ldr	r3, [r4, #0]
 8018e6a:	1c5a      	adds	r2, r3, #1
 8018e6c:	6022      	str	r2, [r4, #0]
 8018e6e:	701e      	strb	r6, [r3, #0]
 8018e70:	6963      	ldr	r3, [r4, #20]
 8018e72:	3001      	adds	r0, #1
 8018e74:	4283      	cmp	r3, r0
 8018e76:	d004      	beq.n	8018e82 <__swbuf_r+0x62>
 8018e78:	89a3      	ldrh	r3, [r4, #12]
 8018e7a:	07db      	lsls	r3, r3, #31
 8018e7c:	d506      	bpl.n	8018e8c <__swbuf_r+0x6c>
 8018e7e:	2e0a      	cmp	r6, #10
 8018e80:	d104      	bne.n	8018e8c <__swbuf_r+0x6c>
 8018e82:	4621      	mov	r1, r4
 8018e84:	4628      	mov	r0, r5
 8018e86:	f000 f911 	bl	80190ac <_fflush_r>
 8018e8a:	b988      	cbnz	r0, 8018eb0 <__swbuf_r+0x90>
 8018e8c:	4638      	mov	r0, r7
 8018e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e90:	4b0a      	ldr	r3, [pc, #40]	; (8018ebc <__swbuf_r+0x9c>)
 8018e92:	429c      	cmp	r4, r3
 8018e94:	d101      	bne.n	8018e9a <__swbuf_r+0x7a>
 8018e96:	68ac      	ldr	r4, [r5, #8]
 8018e98:	e7cf      	b.n	8018e3a <__swbuf_r+0x1a>
 8018e9a:	4b09      	ldr	r3, [pc, #36]	; (8018ec0 <__swbuf_r+0xa0>)
 8018e9c:	429c      	cmp	r4, r3
 8018e9e:	bf08      	it	eq
 8018ea0:	68ec      	ldreq	r4, [r5, #12]
 8018ea2:	e7ca      	b.n	8018e3a <__swbuf_r+0x1a>
 8018ea4:	4621      	mov	r1, r4
 8018ea6:	4628      	mov	r0, r5
 8018ea8:	f000 f80c 	bl	8018ec4 <__swsetup_r>
 8018eac:	2800      	cmp	r0, #0
 8018eae:	d0cb      	beq.n	8018e48 <__swbuf_r+0x28>
 8018eb0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8018eb4:	e7ea      	b.n	8018e8c <__swbuf_r+0x6c>
 8018eb6:	bf00      	nop
 8018eb8:	0801bc34 	.word	0x0801bc34
 8018ebc:	0801bc54 	.word	0x0801bc54
 8018ec0:	0801bc14 	.word	0x0801bc14

08018ec4 <__swsetup_r>:
 8018ec4:	4b32      	ldr	r3, [pc, #200]	; (8018f90 <__swsetup_r+0xcc>)
 8018ec6:	b570      	push	{r4, r5, r6, lr}
 8018ec8:	681d      	ldr	r5, [r3, #0]
 8018eca:	4606      	mov	r6, r0
 8018ecc:	460c      	mov	r4, r1
 8018ece:	b125      	cbz	r5, 8018eda <__swsetup_r+0x16>
 8018ed0:	69ab      	ldr	r3, [r5, #24]
 8018ed2:	b913      	cbnz	r3, 8018eda <__swsetup_r+0x16>
 8018ed4:	4628      	mov	r0, r5
 8018ed6:	f000 f97d 	bl	80191d4 <__sinit>
 8018eda:	4b2e      	ldr	r3, [pc, #184]	; (8018f94 <__swsetup_r+0xd0>)
 8018edc:	429c      	cmp	r4, r3
 8018ede:	d10f      	bne.n	8018f00 <__swsetup_r+0x3c>
 8018ee0:	686c      	ldr	r4, [r5, #4]
 8018ee2:	89a3      	ldrh	r3, [r4, #12]
 8018ee4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018ee8:	0719      	lsls	r1, r3, #28
 8018eea:	d42c      	bmi.n	8018f46 <__swsetup_r+0x82>
 8018eec:	06dd      	lsls	r5, r3, #27
 8018eee:	d411      	bmi.n	8018f14 <__swsetup_r+0x50>
 8018ef0:	2309      	movs	r3, #9
 8018ef2:	6033      	str	r3, [r6, #0]
 8018ef4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018ef8:	81a3      	strh	r3, [r4, #12]
 8018efa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018efe:	e03e      	b.n	8018f7e <__swsetup_r+0xba>
 8018f00:	4b25      	ldr	r3, [pc, #148]	; (8018f98 <__swsetup_r+0xd4>)
 8018f02:	429c      	cmp	r4, r3
 8018f04:	d101      	bne.n	8018f0a <__swsetup_r+0x46>
 8018f06:	68ac      	ldr	r4, [r5, #8]
 8018f08:	e7eb      	b.n	8018ee2 <__swsetup_r+0x1e>
 8018f0a:	4b24      	ldr	r3, [pc, #144]	; (8018f9c <__swsetup_r+0xd8>)
 8018f0c:	429c      	cmp	r4, r3
 8018f0e:	bf08      	it	eq
 8018f10:	68ec      	ldreq	r4, [r5, #12]
 8018f12:	e7e6      	b.n	8018ee2 <__swsetup_r+0x1e>
 8018f14:	0758      	lsls	r0, r3, #29
 8018f16:	d512      	bpl.n	8018f3e <__swsetup_r+0x7a>
 8018f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018f1a:	b141      	cbz	r1, 8018f2e <__swsetup_r+0x6a>
 8018f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018f20:	4299      	cmp	r1, r3
 8018f22:	d002      	beq.n	8018f2a <__swsetup_r+0x66>
 8018f24:	4630      	mov	r0, r6
 8018f26:	f7ff fdf5 	bl	8018b14 <_free_r>
 8018f2a:	2300      	movs	r3, #0
 8018f2c:	6363      	str	r3, [r4, #52]	; 0x34
 8018f2e:	89a3      	ldrh	r3, [r4, #12]
 8018f30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018f34:	81a3      	strh	r3, [r4, #12]
 8018f36:	2300      	movs	r3, #0
 8018f38:	6063      	str	r3, [r4, #4]
 8018f3a:	6923      	ldr	r3, [r4, #16]
 8018f3c:	6023      	str	r3, [r4, #0]
 8018f3e:	89a3      	ldrh	r3, [r4, #12]
 8018f40:	f043 0308 	orr.w	r3, r3, #8
 8018f44:	81a3      	strh	r3, [r4, #12]
 8018f46:	6923      	ldr	r3, [r4, #16]
 8018f48:	b94b      	cbnz	r3, 8018f5e <__swsetup_r+0x9a>
 8018f4a:	89a3      	ldrh	r3, [r4, #12]
 8018f4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018f54:	d003      	beq.n	8018f5e <__swsetup_r+0x9a>
 8018f56:	4621      	mov	r1, r4
 8018f58:	4630      	mov	r0, r6
 8018f5a:	f000 fa01 	bl	8019360 <__smakebuf_r>
 8018f5e:	89a0      	ldrh	r0, [r4, #12]
 8018f60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018f64:	f010 0301 	ands.w	r3, r0, #1
 8018f68:	d00a      	beq.n	8018f80 <__swsetup_r+0xbc>
 8018f6a:	2300      	movs	r3, #0
 8018f6c:	60a3      	str	r3, [r4, #8]
 8018f6e:	6963      	ldr	r3, [r4, #20]
 8018f70:	425b      	negs	r3, r3
 8018f72:	61a3      	str	r3, [r4, #24]
 8018f74:	6923      	ldr	r3, [r4, #16]
 8018f76:	b943      	cbnz	r3, 8018f8a <__swsetup_r+0xc6>
 8018f78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018f7c:	d1ba      	bne.n	8018ef4 <__swsetup_r+0x30>
 8018f7e:	bd70      	pop	{r4, r5, r6, pc}
 8018f80:	0781      	lsls	r1, r0, #30
 8018f82:	bf58      	it	pl
 8018f84:	6963      	ldrpl	r3, [r4, #20]
 8018f86:	60a3      	str	r3, [r4, #8]
 8018f88:	e7f4      	b.n	8018f74 <__swsetup_r+0xb0>
 8018f8a:	2000      	movs	r0, #0
 8018f8c:	e7f7      	b.n	8018f7e <__swsetup_r+0xba>
 8018f8e:	bf00      	nop
 8018f90:	200006dc 	.word	0x200006dc
 8018f94:	0801bc34 	.word	0x0801bc34
 8018f98:	0801bc54 	.word	0x0801bc54
 8018f9c:	0801bc14 	.word	0x0801bc14

08018fa0 <__sflush_r>:
 8018fa0:	898a      	ldrh	r2, [r1, #12]
 8018fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018fa6:	4605      	mov	r5, r0
 8018fa8:	0710      	lsls	r0, r2, #28
 8018faa:	460c      	mov	r4, r1
 8018fac:	d458      	bmi.n	8019060 <__sflush_r+0xc0>
 8018fae:	684b      	ldr	r3, [r1, #4]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	dc05      	bgt.n	8018fc0 <__sflush_r+0x20>
 8018fb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018fb6:	2b00      	cmp	r3, #0
 8018fb8:	dc02      	bgt.n	8018fc0 <__sflush_r+0x20>
 8018fba:	2000      	movs	r0, #0
 8018fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018fc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018fc2:	2e00      	cmp	r6, #0
 8018fc4:	d0f9      	beq.n	8018fba <__sflush_r+0x1a>
 8018fc6:	2300      	movs	r3, #0
 8018fc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018fcc:	682f      	ldr	r7, [r5, #0]
 8018fce:	602b      	str	r3, [r5, #0]
 8018fd0:	d032      	beq.n	8019038 <__sflush_r+0x98>
 8018fd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018fd4:	89a3      	ldrh	r3, [r4, #12]
 8018fd6:	075a      	lsls	r2, r3, #29
 8018fd8:	d505      	bpl.n	8018fe6 <__sflush_r+0x46>
 8018fda:	6863      	ldr	r3, [r4, #4]
 8018fdc:	1ac0      	subs	r0, r0, r3
 8018fde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018fe0:	b10b      	cbz	r3, 8018fe6 <__sflush_r+0x46>
 8018fe2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018fe4:	1ac0      	subs	r0, r0, r3
 8018fe6:	2300      	movs	r3, #0
 8018fe8:	4602      	mov	r2, r0
 8018fea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018fec:	6a21      	ldr	r1, [r4, #32]
 8018fee:	4628      	mov	r0, r5
 8018ff0:	47b0      	blx	r6
 8018ff2:	1c43      	adds	r3, r0, #1
 8018ff4:	89a3      	ldrh	r3, [r4, #12]
 8018ff6:	d106      	bne.n	8019006 <__sflush_r+0x66>
 8018ff8:	6829      	ldr	r1, [r5, #0]
 8018ffa:	291d      	cmp	r1, #29
 8018ffc:	d82c      	bhi.n	8019058 <__sflush_r+0xb8>
 8018ffe:	4a2a      	ldr	r2, [pc, #168]	; (80190a8 <__sflush_r+0x108>)
 8019000:	40ca      	lsrs	r2, r1
 8019002:	07d6      	lsls	r6, r2, #31
 8019004:	d528      	bpl.n	8019058 <__sflush_r+0xb8>
 8019006:	2200      	movs	r2, #0
 8019008:	6062      	str	r2, [r4, #4]
 801900a:	04d9      	lsls	r1, r3, #19
 801900c:	6922      	ldr	r2, [r4, #16]
 801900e:	6022      	str	r2, [r4, #0]
 8019010:	d504      	bpl.n	801901c <__sflush_r+0x7c>
 8019012:	1c42      	adds	r2, r0, #1
 8019014:	d101      	bne.n	801901a <__sflush_r+0x7a>
 8019016:	682b      	ldr	r3, [r5, #0]
 8019018:	b903      	cbnz	r3, 801901c <__sflush_r+0x7c>
 801901a:	6560      	str	r0, [r4, #84]	; 0x54
 801901c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801901e:	602f      	str	r7, [r5, #0]
 8019020:	2900      	cmp	r1, #0
 8019022:	d0ca      	beq.n	8018fba <__sflush_r+0x1a>
 8019024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019028:	4299      	cmp	r1, r3
 801902a:	d002      	beq.n	8019032 <__sflush_r+0x92>
 801902c:	4628      	mov	r0, r5
 801902e:	f7ff fd71 	bl	8018b14 <_free_r>
 8019032:	2000      	movs	r0, #0
 8019034:	6360      	str	r0, [r4, #52]	; 0x34
 8019036:	e7c1      	b.n	8018fbc <__sflush_r+0x1c>
 8019038:	6a21      	ldr	r1, [r4, #32]
 801903a:	2301      	movs	r3, #1
 801903c:	4628      	mov	r0, r5
 801903e:	47b0      	blx	r6
 8019040:	1c41      	adds	r1, r0, #1
 8019042:	d1c7      	bne.n	8018fd4 <__sflush_r+0x34>
 8019044:	682b      	ldr	r3, [r5, #0]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d0c4      	beq.n	8018fd4 <__sflush_r+0x34>
 801904a:	2b1d      	cmp	r3, #29
 801904c:	d001      	beq.n	8019052 <__sflush_r+0xb2>
 801904e:	2b16      	cmp	r3, #22
 8019050:	d101      	bne.n	8019056 <__sflush_r+0xb6>
 8019052:	602f      	str	r7, [r5, #0]
 8019054:	e7b1      	b.n	8018fba <__sflush_r+0x1a>
 8019056:	89a3      	ldrh	r3, [r4, #12]
 8019058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801905c:	81a3      	strh	r3, [r4, #12]
 801905e:	e7ad      	b.n	8018fbc <__sflush_r+0x1c>
 8019060:	690f      	ldr	r7, [r1, #16]
 8019062:	2f00      	cmp	r7, #0
 8019064:	d0a9      	beq.n	8018fba <__sflush_r+0x1a>
 8019066:	0793      	lsls	r3, r2, #30
 8019068:	680e      	ldr	r6, [r1, #0]
 801906a:	bf08      	it	eq
 801906c:	694b      	ldreq	r3, [r1, #20]
 801906e:	600f      	str	r7, [r1, #0]
 8019070:	bf18      	it	ne
 8019072:	2300      	movne	r3, #0
 8019074:	eba6 0807 	sub.w	r8, r6, r7
 8019078:	608b      	str	r3, [r1, #8]
 801907a:	f1b8 0f00 	cmp.w	r8, #0
 801907e:	dd9c      	ble.n	8018fba <__sflush_r+0x1a>
 8019080:	6a21      	ldr	r1, [r4, #32]
 8019082:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8019084:	4643      	mov	r3, r8
 8019086:	463a      	mov	r2, r7
 8019088:	4628      	mov	r0, r5
 801908a:	47b0      	blx	r6
 801908c:	2800      	cmp	r0, #0
 801908e:	dc06      	bgt.n	801909e <__sflush_r+0xfe>
 8019090:	89a3      	ldrh	r3, [r4, #12]
 8019092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019096:	81a3      	strh	r3, [r4, #12]
 8019098:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801909c:	e78e      	b.n	8018fbc <__sflush_r+0x1c>
 801909e:	4407      	add	r7, r0
 80190a0:	eba8 0800 	sub.w	r8, r8, r0
 80190a4:	e7e9      	b.n	801907a <__sflush_r+0xda>
 80190a6:	bf00      	nop
 80190a8:	20400001 	.word	0x20400001

080190ac <_fflush_r>:
 80190ac:	b538      	push	{r3, r4, r5, lr}
 80190ae:	690b      	ldr	r3, [r1, #16]
 80190b0:	4605      	mov	r5, r0
 80190b2:	460c      	mov	r4, r1
 80190b4:	b913      	cbnz	r3, 80190bc <_fflush_r+0x10>
 80190b6:	2500      	movs	r5, #0
 80190b8:	4628      	mov	r0, r5
 80190ba:	bd38      	pop	{r3, r4, r5, pc}
 80190bc:	b118      	cbz	r0, 80190c6 <_fflush_r+0x1a>
 80190be:	6983      	ldr	r3, [r0, #24]
 80190c0:	b90b      	cbnz	r3, 80190c6 <_fflush_r+0x1a>
 80190c2:	f000 f887 	bl	80191d4 <__sinit>
 80190c6:	4b14      	ldr	r3, [pc, #80]	; (8019118 <_fflush_r+0x6c>)
 80190c8:	429c      	cmp	r4, r3
 80190ca:	d11b      	bne.n	8019104 <_fflush_r+0x58>
 80190cc:	686c      	ldr	r4, [r5, #4]
 80190ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80190d2:	2b00      	cmp	r3, #0
 80190d4:	d0ef      	beq.n	80190b6 <_fflush_r+0xa>
 80190d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80190d8:	07d0      	lsls	r0, r2, #31
 80190da:	d404      	bmi.n	80190e6 <_fflush_r+0x3a>
 80190dc:	0599      	lsls	r1, r3, #22
 80190de:	d402      	bmi.n	80190e6 <_fflush_r+0x3a>
 80190e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80190e2:	f000 f915 	bl	8019310 <__retarget_lock_acquire_recursive>
 80190e6:	4628      	mov	r0, r5
 80190e8:	4621      	mov	r1, r4
 80190ea:	f7ff ff59 	bl	8018fa0 <__sflush_r>
 80190ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80190f0:	07da      	lsls	r2, r3, #31
 80190f2:	4605      	mov	r5, r0
 80190f4:	d4e0      	bmi.n	80190b8 <_fflush_r+0xc>
 80190f6:	89a3      	ldrh	r3, [r4, #12]
 80190f8:	059b      	lsls	r3, r3, #22
 80190fa:	d4dd      	bmi.n	80190b8 <_fflush_r+0xc>
 80190fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80190fe:	f000 f908 	bl	8019312 <__retarget_lock_release_recursive>
 8019102:	e7d9      	b.n	80190b8 <_fflush_r+0xc>
 8019104:	4b05      	ldr	r3, [pc, #20]	; (801911c <_fflush_r+0x70>)
 8019106:	429c      	cmp	r4, r3
 8019108:	d101      	bne.n	801910e <_fflush_r+0x62>
 801910a:	68ac      	ldr	r4, [r5, #8]
 801910c:	e7df      	b.n	80190ce <_fflush_r+0x22>
 801910e:	4b04      	ldr	r3, [pc, #16]	; (8019120 <_fflush_r+0x74>)
 8019110:	429c      	cmp	r4, r3
 8019112:	bf08      	it	eq
 8019114:	68ec      	ldreq	r4, [r5, #12]
 8019116:	e7da      	b.n	80190ce <_fflush_r+0x22>
 8019118:	0801bc34 	.word	0x0801bc34
 801911c:	0801bc54 	.word	0x0801bc54
 8019120:	0801bc14 	.word	0x0801bc14

08019124 <std>:
 8019124:	2300      	movs	r3, #0
 8019126:	b510      	push	{r4, lr}
 8019128:	4604      	mov	r4, r0
 801912a:	e9c0 3300 	strd	r3, r3, [r0]
 801912e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019132:	6083      	str	r3, [r0, #8]
 8019134:	8181      	strh	r1, [r0, #12]
 8019136:	6643      	str	r3, [r0, #100]	; 0x64
 8019138:	81c2      	strh	r2, [r0, #14]
 801913a:	6183      	str	r3, [r0, #24]
 801913c:	4619      	mov	r1, r3
 801913e:	2208      	movs	r2, #8
 8019140:	305c      	adds	r0, #92	; 0x5c
 8019142:	f7ff fcdf 	bl	8018b04 <memset>
 8019146:	4b05      	ldr	r3, [pc, #20]	; (801915c <std+0x38>)
 8019148:	6263      	str	r3, [r4, #36]	; 0x24
 801914a:	4b05      	ldr	r3, [pc, #20]	; (8019160 <std+0x3c>)
 801914c:	62a3      	str	r3, [r4, #40]	; 0x28
 801914e:	4b05      	ldr	r3, [pc, #20]	; (8019164 <std+0x40>)
 8019150:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019152:	4b05      	ldr	r3, [pc, #20]	; (8019168 <std+0x44>)
 8019154:	6224      	str	r4, [r4, #32]
 8019156:	6323      	str	r3, [r4, #48]	; 0x30
 8019158:	bd10      	pop	{r4, pc}
 801915a:	bf00      	nop
 801915c:	080199d5 	.word	0x080199d5
 8019160:	080199f7 	.word	0x080199f7
 8019164:	08019a2f 	.word	0x08019a2f
 8019168:	08019a53 	.word	0x08019a53

0801916c <_cleanup_r>:
 801916c:	4901      	ldr	r1, [pc, #4]	; (8019174 <_cleanup_r+0x8>)
 801916e:	f000 b8af 	b.w	80192d0 <_fwalk_reent>
 8019172:	bf00      	nop
 8019174:	080190ad 	.word	0x080190ad

08019178 <__sfmoreglue>:
 8019178:	b570      	push	{r4, r5, r6, lr}
 801917a:	2268      	movs	r2, #104	; 0x68
 801917c:	1e4d      	subs	r5, r1, #1
 801917e:	4355      	muls	r5, r2
 8019180:	460e      	mov	r6, r1
 8019182:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019186:	f7ff fd31 	bl	8018bec <_malloc_r>
 801918a:	4604      	mov	r4, r0
 801918c:	b140      	cbz	r0, 80191a0 <__sfmoreglue+0x28>
 801918e:	2100      	movs	r1, #0
 8019190:	e9c0 1600 	strd	r1, r6, [r0]
 8019194:	300c      	adds	r0, #12
 8019196:	60a0      	str	r0, [r4, #8]
 8019198:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801919c:	f7ff fcb2 	bl	8018b04 <memset>
 80191a0:	4620      	mov	r0, r4
 80191a2:	bd70      	pop	{r4, r5, r6, pc}

080191a4 <__sfp_lock_acquire>:
 80191a4:	4801      	ldr	r0, [pc, #4]	; (80191ac <__sfp_lock_acquire+0x8>)
 80191a6:	f000 b8b3 	b.w	8019310 <__retarget_lock_acquire_recursive>
 80191aa:	bf00      	nop
 80191ac:	20002dd1 	.word	0x20002dd1

080191b0 <__sfp_lock_release>:
 80191b0:	4801      	ldr	r0, [pc, #4]	; (80191b8 <__sfp_lock_release+0x8>)
 80191b2:	f000 b8ae 	b.w	8019312 <__retarget_lock_release_recursive>
 80191b6:	bf00      	nop
 80191b8:	20002dd1 	.word	0x20002dd1

080191bc <__sinit_lock_acquire>:
 80191bc:	4801      	ldr	r0, [pc, #4]	; (80191c4 <__sinit_lock_acquire+0x8>)
 80191be:	f000 b8a7 	b.w	8019310 <__retarget_lock_acquire_recursive>
 80191c2:	bf00      	nop
 80191c4:	20002dd2 	.word	0x20002dd2

080191c8 <__sinit_lock_release>:
 80191c8:	4801      	ldr	r0, [pc, #4]	; (80191d0 <__sinit_lock_release+0x8>)
 80191ca:	f000 b8a2 	b.w	8019312 <__retarget_lock_release_recursive>
 80191ce:	bf00      	nop
 80191d0:	20002dd2 	.word	0x20002dd2

080191d4 <__sinit>:
 80191d4:	b510      	push	{r4, lr}
 80191d6:	4604      	mov	r4, r0
 80191d8:	f7ff fff0 	bl	80191bc <__sinit_lock_acquire>
 80191dc:	69a3      	ldr	r3, [r4, #24]
 80191de:	b11b      	cbz	r3, 80191e8 <__sinit+0x14>
 80191e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80191e4:	f7ff bff0 	b.w	80191c8 <__sinit_lock_release>
 80191e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80191ec:	6523      	str	r3, [r4, #80]	; 0x50
 80191ee:	4b13      	ldr	r3, [pc, #76]	; (801923c <__sinit+0x68>)
 80191f0:	4a13      	ldr	r2, [pc, #76]	; (8019240 <__sinit+0x6c>)
 80191f2:	681b      	ldr	r3, [r3, #0]
 80191f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80191f6:	42a3      	cmp	r3, r4
 80191f8:	bf04      	itt	eq
 80191fa:	2301      	moveq	r3, #1
 80191fc:	61a3      	streq	r3, [r4, #24]
 80191fe:	4620      	mov	r0, r4
 8019200:	f000 f820 	bl	8019244 <__sfp>
 8019204:	6060      	str	r0, [r4, #4]
 8019206:	4620      	mov	r0, r4
 8019208:	f000 f81c 	bl	8019244 <__sfp>
 801920c:	60a0      	str	r0, [r4, #8]
 801920e:	4620      	mov	r0, r4
 8019210:	f000 f818 	bl	8019244 <__sfp>
 8019214:	2200      	movs	r2, #0
 8019216:	60e0      	str	r0, [r4, #12]
 8019218:	2104      	movs	r1, #4
 801921a:	6860      	ldr	r0, [r4, #4]
 801921c:	f7ff ff82 	bl	8019124 <std>
 8019220:	68a0      	ldr	r0, [r4, #8]
 8019222:	2201      	movs	r2, #1
 8019224:	2109      	movs	r1, #9
 8019226:	f7ff ff7d 	bl	8019124 <std>
 801922a:	68e0      	ldr	r0, [r4, #12]
 801922c:	2202      	movs	r2, #2
 801922e:	2112      	movs	r1, #18
 8019230:	f7ff ff78 	bl	8019124 <std>
 8019234:	2301      	movs	r3, #1
 8019236:	61a3      	str	r3, [r4, #24]
 8019238:	e7d2      	b.n	80191e0 <__sinit+0xc>
 801923a:	bf00      	nop
 801923c:	0801bc10 	.word	0x0801bc10
 8019240:	0801916d 	.word	0x0801916d

08019244 <__sfp>:
 8019244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019246:	4607      	mov	r7, r0
 8019248:	f7ff ffac 	bl	80191a4 <__sfp_lock_acquire>
 801924c:	4b1e      	ldr	r3, [pc, #120]	; (80192c8 <__sfp+0x84>)
 801924e:	681e      	ldr	r6, [r3, #0]
 8019250:	69b3      	ldr	r3, [r6, #24]
 8019252:	b913      	cbnz	r3, 801925a <__sfp+0x16>
 8019254:	4630      	mov	r0, r6
 8019256:	f7ff ffbd 	bl	80191d4 <__sinit>
 801925a:	3648      	adds	r6, #72	; 0x48
 801925c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019260:	3b01      	subs	r3, #1
 8019262:	d503      	bpl.n	801926c <__sfp+0x28>
 8019264:	6833      	ldr	r3, [r6, #0]
 8019266:	b30b      	cbz	r3, 80192ac <__sfp+0x68>
 8019268:	6836      	ldr	r6, [r6, #0]
 801926a:	e7f7      	b.n	801925c <__sfp+0x18>
 801926c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019270:	b9d5      	cbnz	r5, 80192a8 <__sfp+0x64>
 8019272:	4b16      	ldr	r3, [pc, #88]	; (80192cc <__sfp+0x88>)
 8019274:	60e3      	str	r3, [r4, #12]
 8019276:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801927a:	6665      	str	r5, [r4, #100]	; 0x64
 801927c:	f000 f847 	bl	801930e <__retarget_lock_init_recursive>
 8019280:	f7ff ff96 	bl	80191b0 <__sfp_lock_release>
 8019284:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8019288:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801928c:	6025      	str	r5, [r4, #0]
 801928e:	61a5      	str	r5, [r4, #24]
 8019290:	2208      	movs	r2, #8
 8019292:	4629      	mov	r1, r5
 8019294:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019298:	f7ff fc34 	bl	8018b04 <memset>
 801929c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80192a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80192a4:	4620      	mov	r0, r4
 80192a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80192a8:	3468      	adds	r4, #104	; 0x68
 80192aa:	e7d9      	b.n	8019260 <__sfp+0x1c>
 80192ac:	2104      	movs	r1, #4
 80192ae:	4638      	mov	r0, r7
 80192b0:	f7ff ff62 	bl	8019178 <__sfmoreglue>
 80192b4:	4604      	mov	r4, r0
 80192b6:	6030      	str	r0, [r6, #0]
 80192b8:	2800      	cmp	r0, #0
 80192ba:	d1d5      	bne.n	8019268 <__sfp+0x24>
 80192bc:	f7ff ff78 	bl	80191b0 <__sfp_lock_release>
 80192c0:	230c      	movs	r3, #12
 80192c2:	603b      	str	r3, [r7, #0]
 80192c4:	e7ee      	b.n	80192a4 <__sfp+0x60>
 80192c6:	bf00      	nop
 80192c8:	0801bc10 	.word	0x0801bc10
 80192cc:	ffff0001 	.word	0xffff0001

080192d0 <_fwalk_reent>:
 80192d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80192d4:	4606      	mov	r6, r0
 80192d6:	4688      	mov	r8, r1
 80192d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80192dc:	2700      	movs	r7, #0
 80192de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80192e2:	f1b9 0901 	subs.w	r9, r9, #1
 80192e6:	d505      	bpl.n	80192f4 <_fwalk_reent+0x24>
 80192e8:	6824      	ldr	r4, [r4, #0]
 80192ea:	2c00      	cmp	r4, #0
 80192ec:	d1f7      	bne.n	80192de <_fwalk_reent+0xe>
 80192ee:	4638      	mov	r0, r7
 80192f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80192f4:	89ab      	ldrh	r3, [r5, #12]
 80192f6:	2b01      	cmp	r3, #1
 80192f8:	d907      	bls.n	801930a <_fwalk_reent+0x3a>
 80192fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80192fe:	3301      	adds	r3, #1
 8019300:	d003      	beq.n	801930a <_fwalk_reent+0x3a>
 8019302:	4629      	mov	r1, r5
 8019304:	4630      	mov	r0, r6
 8019306:	47c0      	blx	r8
 8019308:	4307      	orrs	r7, r0
 801930a:	3568      	adds	r5, #104	; 0x68
 801930c:	e7e9      	b.n	80192e2 <_fwalk_reent+0x12>

0801930e <__retarget_lock_init_recursive>:
 801930e:	4770      	bx	lr

08019310 <__retarget_lock_acquire_recursive>:
 8019310:	4770      	bx	lr

08019312 <__retarget_lock_release_recursive>:
 8019312:	4770      	bx	lr

08019314 <__swhatbuf_r>:
 8019314:	b570      	push	{r4, r5, r6, lr}
 8019316:	460e      	mov	r6, r1
 8019318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801931c:	2900      	cmp	r1, #0
 801931e:	b096      	sub	sp, #88	; 0x58
 8019320:	4614      	mov	r4, r2
 8019322:	461d      	mov	r5, r3
 8019324:	da08      	bge.n	8019338 <__swhatbuf_r+0x24>
 8019326:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801932a:	2200      	movs	r2, #0
 801932c:	602a      	str	r2, [r5, #0]
 801932e:	061a      	lsls	r2, r3, #24
 8019330:	d410      	bmi.n	8019354 <__swhatbuf_r+0x40>
 8019332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019336:	e00e      	b.n	8019356 <__swhatbuf_r+0x42>
 8019338:	466a      	mov	r2, sp
 801933a:	f000 fbb1 	bl	8019aa0 <_fstat_r>
 801933e:	2800      	cmp	r0, #0
 8019340:	dbf1      	blt.n	8019326 <__swhatbuf_r+0x12>
 8019342:	9a01      	ldr	r2, [sp, #4]
 8019344:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8019348:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801934c:	425a      	negs	r2, r3
 801934e:	415a      	adcs	r2, r3
 8019350:	602a      	str	r2, [r5, #0]
 8019352:	e7ee      	b.n	8019332 <__swhatbuf_r+0x1e>
 8019354:	2340      	movs	r3, #64	; 0x40
 8019356:	2000      	movs	r0, #0
 8019358:	6023      	str	r3, [r4, #0]
 801935a:	b016      	add	sp, #88	; 0x58
 801935c:	bd70      	pop	{r4, r5, r6, pc}
	...

08019360 <__smakebuf_r>:
 8019360:	898b      	ldrh	r3, [r1, #12]
 8019362:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019364:	079d      	lsls	r5, r3, #30
 8019366:	4606      	mov	r6, r0
 8019368:	460c      	mov	r4, r1
 801936a:	d507      	bpl.n	801937c <__smakebuf_r+0x1c>
 801936c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019370:	6023      	str	r3, [r4, #0]
 8019372:	6123      	str	r3, [r4, #16]
 8019374:	2301      	movs	r3, #1
 8019376:	6163      	str	r3, [r4, #20]
 8019378:	b002      	add	sp, #8
 801937a:	bd70      	pop	{r4, r5, r6, pc}
 801937c:	ab01      	add	r3, sp, #4
 801937e:	466a      	mov	r2, sp
 8019380:	f7ff ffc8 	bl	8019314 <__swhatbuf_r>
 8019384:	9900      	ldr	r1, [sp, #0]
 8019386:	4605      	mov	r5, r0
 8019388:	4630      	mov	r0, r6
 801938a:	f7ff fc2f 	bl	8018bec <_malloc_r>
 801938e:	b948      	cbnz	r0, 80193a4 <__smakebuf_r+0x44>
 8019390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019394:	059a      	lsls	r2, r3, #22
 8019396:	d4ef      	bmi.n	8019378 <__smakebuf_r+0x18>
 8019398:	f023 0303 	bic.w	r3, r3, #3
 801939c:	f043 0302 	orr.w	r3, r3, #2
 80193a0:	81a3      	strh	r3, [r4, #12]
 80193a2:	e7e3      	b.n	801936c <__smakebuf_r+0xc>
 80193a4:	4b0d      	ldr	r3, [pc, #52]	; (80193dc <__smakebuf_r+0x7c>)
 80193a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80193a8:	89a3      	ldrh	r3, [r4, #12]
 80193aa:	6020      	str	r0, [r4, #0]
 80193ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80193b0:	81a3      	strh	r3, [r4, #12]
 80193b2:	9b00      	ldr	r3, [sp, #0]
 80193b4:	6163      	str	r3, [r4, #20]
 80193b6:	9b01      	ldr	r3, [sp, #4]
 80193b8:	6120      	str	r0, [r4, #16]
 80193ba:	b15b      	cbz	r3, 80193d4 <__smakebuf_r+0x74>
 80193bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80193c0:	4630      	mov	r0, r6
 80193c2:	f000 fb7f 	bl	8019ac4 <_isatty_r>
 80193c6:	b128      	cbz	r0, 80193d4 <__smakebuf_r+0x74>
 80193c8:	89a3      	ldrh	r3, [r4, #12]
 80193ca:	f023 0303 	bic.w	r3, r3, #3
 80193ce:	f043 0301 	orr.w	r3, r3, #1
 80193d2:	81a3      	strh	r3, [r4, #12]
 80193d4:	89a0      	ldrh	r0, [r4, #12]
 80193d6:	4305      	orrs	r5, r0
 80193d8:	81a5      	strh	r5, [r4, #12]
 80193da:	e7cd      	b.n	8019378 <__smakebuf_r+0x18>
 80193dc:	0801916d 	.word	0x0801916d

080193e0 <__malloc_lock>:
 80193e0:	4801      	ldr	r0, [pc, #4]	; (80193e8 <__malloc_lock+0x8>)
 80193e2:	f7ff bf95 	b.w	8019310 <__retarget_lock_acquire_recursive>
 80193e6:	bf00      	nop
 80193e8:	20002dd0 	.word	0x20002dd0

080193ec <__malloc_unlock>:
 80193ec:	4801      	ldr	r0, [pc, #4]	; (80193f4 <__malloc_unlock+0x8>)
 80193ee:	f7ff bf90 	b.w	8019312 <__retarget_lock_release_recursive>
 80193f2:	bf00      	nop
 80193f4:	20002dd0 	.word	0x20002dd0

080193f8 <__sfputc_r>:
 80193f8:	6893      	ldr	r3, [r2, #8]
 80193fa:	3b01      	subs	r3, #1
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	b410      	push	{r4}
 8019400:	6093      	str	r3, [r2, #8]
 8019402:	da08      	bge.n	8019416 <__sfputc_r+0x1e>
 8019404:	6994      	ldr	r4, [r2, #24]
 8019406:	42a3      	cmp	r3, r4
 8019408:	db01      	blt.n	801940e <__sfputc_r+0x16>
 801940a:	290a      	cmp	r1, #10
 801940c:	d103      	bne.n	8019416 <__sfputc_r+0x1e>
 801940e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019412:	f7ff bd05 	b.w	8018e20 <__swbuf_r>
 8019416:	6813      	ldr	r3, [r2, #0]
 8019418:	1c58      	adds	r0, r3, #1
 801941a:	6010      	str	r0, [r2, #0]
 801941c:	7019      	strb	r1, [r3, #0]
 801941e:	4608      	mov	r0, r1
 8019420:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019424:	4770      	bx	lr

08019426 <__sfputs_r>:
 8019426:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019428:	4606      	mov	r6, r0
 801942a:	460f      	mov	r7, r1
 801942c:	4614      	mov	r4, r2
 801942e:	18d5      	adds	r5, r2, r3
 8019430:	42ac      	cmp	r4, r5
 8019432:	d101      	bne.n	8019438 <__sfputs_r+0x12>
 8019434:	2000      	movs	r0, #0
 8019436:	e007      	b.n	8019448 <__sfputs_r+0x22>
 8019438:	f814 1b01 	ldrb.w	r1, [r4], #1
 801943c:	463a      	mov	r2, r7
 801943e:	4630      	mov	r0, r6
 8019440:	f7ff ffda 	bl	80193f8 <__sfputc_r>
 8019444:	1c43      	adds	r3, r0, #1
 8019446:	d1f3      	bne.n	8019430 <__sfputs_r+0xa>
 8019448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801944c <_vfiprintf_r>:
 801944c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019450:	460d      	mov	r5, r1
 8019452:	b09d      	sub	sp, #116	; 0x74
 8019454:	4614      	mov	r4, r2
 8019456:	4698      	mov	r8, r3
 8019458:	4606      	mov	r6, r0
 801945a:	b118      	cbz	r0, 8019464 <_vfiprintf_r+0x18>
 801945c:	6983      	ldr	r3, [r0, #24]
 801945e:	b90b      	cbnz	r3, 8019464 <_vfiprintf_r+0x18>
 8019460:	f7ff feb8 	bl	80191d4 <__sinit>
 8019464:	4b89      	ldr	r3, [pc, #548]	; (801968c <_vfiprintf_r+0x240>)
 8019466:	429d      	cmp	r5, r3
 8019468:	d11b      	bne.n	80194a2 <_vfiprintf_r+0x56>
 801946a:	6875      	ldr	r5, [r6, #4]
 801946c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801946e:	07d9      	lsls	r1, r3, #31
 8019470:	d405      	bmi.n	801947e <_vfiprintf_r+0x32>
 8019472:	89ab      	ldrh	r3, [r5, #12]
 8019474:	059a      	lsls	r2, r3, #22
 8019476:	d402      	bmi.n	801947e <_vfiprintf_r+0x32>
 8019478:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801947a:	f7ff ff49 	bl	8019310 <__retarget_lock_acquire_recursive>
 801947e:	89ab      	ldrh	r3, [r5, #12]
 8019480:	071b      	lsls	r3, r3, #28
 8019482:	d501      	bpl.n	8019488 <_vfiprintf_r+0x3c>
 8019484:	692b      	ldr	r3, [r5, #16]
 8019486:	b9eb      	cbnz	r3, 80194c4 <_vfiprintf_r+0x78>
 8019488:	4629      	mov	r1, r5
 801948a:	4630      	mov	r0, r6
 801948c:	f7ff fd1a 	bl	8018ec4 <__swsetup_r>
 8019490:	b1c0      	cbz	r0, 80194c4 <_vfiprintf_r+0x78>
 8019492:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019494:	07dc      	lsls	r4, r3, #31
 8019496:	d50e      	bpl.n	80194b6 <_vfiprintf_r+0x6a>
 8019498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801949c:	b01d      	add	sp, #116	; 0x74
 801949e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194a2:	4b7b      	ldr	r3, [pc, #492]	; (8019690 <_vfiprintf_r+0x244>)
 80194a4:	429d      	cmp	r5, r3
 80194a6:	d101      	bne.n	80194ac <_vfiprintf_r+0x60>
 80194a8:	68b5      	ldr	r5, [r6, #8]
 80194aa:	e7df      	b.n	801946c <_vfiprintf_r+0x20>
 80194ac:	4b79      	ldr	r3, [pc, #484]	; (8019694 <_vfiprintf_r+0x248>)
 80194ae:	429d      	cmp	r5, r3
 80194b0:	bf08      	it	eq
 80194b2:	68f5      	ldreq	r5, [r6, #12]
 80194b4:	e7da      	b.n	801946c <_vfiprintf_r+0x20>
 80194b6:	89ab      	ldrh	r3, [r5, #12]
 80194b8:	0598      	lsls	r0, r3, #22
 80194ba:	d4ed      	bmi.n	8019498 <_vfiprintf_r+0x4c>
 80194bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80194be:	f7ff ff28 	bl	8019312 <__retarget_lock_release_recursive>
 80194c2:	e7e9      	b.n	8019498 <_vfiprintf_r+0x4c>
 80194c4:	2300      	movs	r3, #0
 80194c6:	9309      	str	r3, [sp, #36]	; 0x24
 80194c8:	2320      	movs	r3, #32
 80194ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80194ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80194d2:	2330      	movs	r3, #48	; 0x30
 80194d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8019698 <_vfiprintf_r+0x24c>
 80194d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80194dc:	f04f 0901 	mov.w	r9, #1
 80194e0:	4623      	mov	r3, r4
 80194e2:	469a      	mov	sl, r3
 80194e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80194e8:	b10a      	cbz	r2, 80194ee <_vfiprintf_r+0xa2>
 80194ea:	2a25      	cmp	r2, #37	; 0x25
 80194ec:	d1f9      	bne.n	80194e2 <_vfiprintf_r+0x96>
 80194ee:	ebba 0b04 	subs.w	fp, sl, r4
 80194f2:	d00b      	beq.n	801950c <_vfiprintf_r+0xc0>
 80194f4:	465b      	mov	r3, fp
 80194f6:	4622      	mov	r2, r4
 80194f8:	4629      	mov	r1, r5
 80194fa:	4630      	mov	r0, r6
 80194fc:	f7ff ff93 	bl	8019426 <__sfputs_r>
 8019500:	3001      	adds	r0, #1
 8019502:	f000 80aa 	beq.w	801965a <_vfiprintf_r+0x20e>
 8019506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019508:	445a      	add	r2, fp
 801950a:	9209      	str	r2, [sp, #36]	; 0x24
 801950c:	f89a 3000 	ldrb.w	r3, [sl]
 8019510:	2b00      	cmp	r3, #0
 8019512:	f000 80a2 	beq.w	801965a <_vfiprintf_r+0x20e>
 8019516:	2300      	movs	r3, #0
 8019518:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801951c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019520:	f10a 0a01 	add.w	sl, sl, #1
 8019524:	9304      	str	r3, [sp, #16]
 8019526:	9307      	str	r3, [sp, #28]
 8019528:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801952c:	931a      	str	r3, [sp, #104]	; 0x68
 801952e:	4654      	mov	r4, sl
 8019530:	2205      	movs	r2, #5
 8019532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019536:	4858      	ldr	r0, [pc, #352]	; (8019698 <_vfiprintf_r+0x24c>)
 8019538:	f7e6 fe5a 	bl	80001f0 <memchr>
 801953c:	9a04      	ldr	r2, [sp, #16]
 801953e:	b9d8      	cbnz	r0, 8019578 <_vfiprintf_r+0x12c>
 8019540:	06d1      	lsls	r1, r2, #27
 8019542:	bf44      	itt	mi
 8019544:	2320      	movmi	r3, #32
 8019546:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801954a:	0713      	lsls	r3, r2, #28
 801954c:	bf44      	itt	mi
 801954e:	232b      	movmi	r3, #43	; 0x2b
 8019550:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019554:	f89a 3000 	ldrb.w	r3, [sl]
 8019558:	2b2a      	cmp	r3, #42	; 0x2a
 801955a:	d015      	beq.n	8019588 <_vfiprintf_r+0x13c>
 801955c:	9a07      	ldr	r2, [sp, #28]
 801955e:	4654      	mov	r4, sl
 8019560:	2000      	movs	r0, #0
 8019562:	f04f 0c0a 	mov.w	ip, #10
 8019566:	4621      	mov	r1, r4
 8019568:	f811 3b01 	ldrb.w	r3, [r1], #1
 801956c:	3b30      	subs	r3, #48	; 0x30
 801956e:	2b09      	cmp	r3, #9
 8019570:	d94e      	bls.n	8019610 <_vfiprintf_r+0x1c4>
 8019572:	b1b0      	cbz	r0, 80195a2 <_vfiprintf_r+0x156>
 8019574:	9207      	str	r2, [sp, #28]
 8019576:	e014      	b.n	80195a2 <_vfiprintf_r+0x156>
 8019578:	eba0 0308 	sub.w	r3, r0, r8
 801957c:	fa09 f303 	lsl.w	r3, r9, r3
 8019580:	4313      	orrs	r3, r2
 8019582:	9304      	str	r3, [sp, #16]
 8019584:	46a2      	mov	sl, r4
 8019586:	e7d2      	b.n	801952e <_vfiprintf_r+0xe2>
 8019588:	9b03      	ldr	r3, [sp, #12]
 801958a:	1d19      	adds	r1, r3, #4
 801958c:	681b      	ldr	r3, [r3, #0]
 801958e:	9103      	str	r1, [sp, #12]
 8019590:	2b00      	cmp	r3, #0
 8019592:	bfbb      	ittet	lt
 8019594:	425b      	neglt	r3, r3
 8019596:	f042 0202 	orrlt.w	r2, r2, #2
 801959a:	9307      	strge	r3, [sp, #28]
 801959c:	9307      	strlt	r3, [sp, #28]
 801959e:	bfb8      	it	lt
 80195a0:	9204      	strlt	r2, [sp, #16]
 80195a2:	7823      	ldrb	r3, [r4, #0]
 80195a4:	2b2e      	cmp	r3, #46	; 0x2e
 80195a6:	d10c      	bne.n	80195c2 <_vfiprintf_r+0x176>
 80195a8:	7863      	ldrb	r3, [r4, #1]
 80195aa:	2b2a      	cmp	r3, #42	; 0x2a
 80195ac:	d135      	bne.n	801961a <_vfiprintf_r+0x1ce>
 80195ae:	9b03      	ldr	r3, [sp, #12]
 80195b0:	1d1a      	adds	r2, r3, #4
 80195b2:	681b      	ldr	r3, [r3, #0]
 80195b4:	9203      	str	r2, [sp, #12]
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	bfb8      	it	lt
 80195ba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80195be:	3402      	adds	r4, #2
 80195c0:	9305      	str	r3, [sp, #20]
 80195c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80196a8 <_vfiprintf_r+0x25c>
 80195c6:	7821      	ldrb	r1, [r4, #0]
 80195c8:	2203      	movs	r2, #3
 80195ca:	4650      	mov	r0, sl
 80195cc:	f7e6 fe10 	bl	80001f0 <memchr>
 80195d0:	b140      	cbz	r0, 80195e4 <_vfiprintf_r+0x198>
 80195d2:	2340      	movs	r3, #64	; 0x40
 80195d4:	eba0 000a 	sub.w	r0, r0, sl
 80195d8:	fa03 f000 	lsl.w	r0, r3, r0
 80195dc:	9b04      	ldr	r3, [sp, #16]
 80195de:	4303      	orrs	r3, r0
 80195e0:	3401      	adds	r4, #1
 80195e2:	9304      	str	r3, [sp, #16]
 80195e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80195e8:	482c      	ldr	r0, [pc, #176]	; (801969c <_vfiprintf_r+0x250>)
 80195ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80195ee:	2206      	movs	r2, #6
 80195f0:	f7e6 fdfe 	bl	80001f0 <memchr>
 80195f4:	2800      	cmp	r0, #0
 80195f6:	d03f      	beq.n	8019678 <_vfiprintf_r+0x22c>
 80195f8:	4b29      	ldr	r3, [pc, #164]	; (80196a0 <_vfiprintf_r+0x254>)
 80195fa:	bb1b      	cbnz	r3, 8019644 <_vfiprintf_r+0x1f8>
 80195fc:	9b03      	ldr	r3, [sp, #12]
 80195fe:	3307      	adds	r3, #7
 8019600:	f023 0307 	bic.w	r3, r3, #7
 8019604:	3308      	adds	r3, #8
 8019606:	9303      	str	r3, [sp, #12]
 8019608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801960a:	443b      	add	r3, r7
 801960c:	9309      	str	r3, [sp, #36]	; 0x24
 801960e:	e767      	b.n	80194e0 <_vfiprintf_r+0x94>
 8019610:	fb0c 3202 	mla	r2, ip, r2, r3
 8019614:	460c      	mov	r4, r1
 8019616:	2001      	movs	r0, #1
 8019618:	e7a5      	b.n	8019566 <_vfiprintf_r+0x11a>
 801961a:	2300      	movs	r3, #0
 801961c:	3401      	adds	r4, #1
 801961e:	9305      	str	r3, [sp, #20]
 8019620:	4619      	mov	r1, r3
 8019622:	f04f 0c0a 	mov.w	ip, #10
 8019626:	4620      	mov	r0, r4
 8019628:	f810 2b01 	ldrb.w	r2, [r0], #1
 801962c:	3a30      	subs	r2, #48	; 0x30
 801962e:	2a09      	cmp	r2, #9
 8019630:	d903      	bls.n	801963a <_vfiprintf_r+0x1ee>
 8019632:	2b00      	cmp	r3, #0
 8019634:	d0c5      	beq.n	80195c2 <_vfiprintf_r+0x176>
 8019636:	9105      	str	r1, [sp, #20]
 8019638:	e7c3      	b.n	80195c2 <_vfiprintf_r+0x176>
 801963a:	fb0c 2101 	mla	r1, ip, r1, r2
 801963e:	4604      	mov	r4, r0
 8019640:	2301      	movs	r3, #1
 8019642:	e7f0      	b.n	8019626 <_vfiprintf_r+0x1da>
 8019644:	ab03      	add	r3, sp, #12
 8019646:	9300      	str	r3, [sp, #0]
 8019648:	462a      	mov	r2, r5
 801964a:	4b16      	ldr	r3, [pc, #88]	; (80196a4 <_vfiprintf_r+0x258>)
 801964c:	a904      	add	r1, sp, #16
 801964e:	4630      	mov	r0, r6
 8019650:	f3af 8000 	nop.w
 8019654:	4607      	mov	r7, r0
 8019656:	1c78      	adds	r0, r7, #1
 8019658:	d1d6      	bne.n	8019608 <_vfiprintf_r+0x1bc>
 801965a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801965c:	07d9      	lsls	r1, r3, #31
 801965e:	d405      	bmi.n	801966c <_vfiprintf_r+0x220>
 8019660:	89ab      	ldrh	r3, [r5, #12]
 8019662:	059a      	lsls	r2, r3, #22
 8019664:	d402      	bmi.n	801966c <_vfiprintf_r+0x220>
 8019666:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019668:	f7ff fe53 	bl	8019312 <__retarget_lock_release_recursive>
 801966c:	89ab      	ldrh	r3, [r5, #12]
 801966e:	065b      	lsls	r3, r3, #25
 8019670:	f53f af12 	bmi.w	8019498 <_vfiprintf_r+0x4c>
 8019674:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019676:	e711      	b.n	801949c <_vfiprintf_r+0x50>
 8019678:	ab03      	add	r3, sp, #12
 801967a:	9300      	str	r3, [sp, #0]
 801967c:	462a      	mov	r2, r5
 801967e:	4b09      	ldr	r3, [pc, #36]	; (80196a4 <_vfiprintf_r+0x258>)
 8019680:	a904      	add	r1, sp, #16
 8019682:	4630      	mov	r0, r6
 8019684:	f000 f880 	bl	8019788 <_printf_i>
 8019688:	e7e4      	b.n	8019654 <_vfiprintf_r+0x208>
 801968a:	bf00      	nop
 801968c:	0801bc34 	.word	0x0801bc34
 8019690:	0801bc54 	.word	0x0801bc54
 8019694:	0801bc14 	.word	0x0801bc14
 8019698:	0801bc74 	.word	0x0801bc74
 801969c:	0801bc7e 	.word	0x0801bc7e
 80196a0:	00000000 	.word	0x00000000
 80196a4:	08019427 	.word	0x08019427
 80196a8:	0801bc7a 	.word	0x0801bc7a

080196ac <_printf_common>:
 80196ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196b0:	4616      	mov	r6, r2
 80196b2:	4699      	mov	r9, r3
 80196b4:	688a      	ldr	r2, [r1, #8]
 80196b6:	690b      	ldr	r3, [r1, #16]
 80196b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80196bc:	4293      	cmp	r3, r2
 80196be:	bfb8      	it	lt
 80196c0:	4613      	movlt	r3, r2
 80196c2:	6033      	str	r3, [r6, #0]
 80196c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80196c8:	4607      	mov	r7, r0
 80196ca:	460c      	mov	r4, r1
 80196cc:	b10a      	cbz	r2, 80196d2 <_printf_common+0x26>
 80196ce:	3301      	adds	r3, #1
 80196d0:	6033      	str	r3, [r6, #0]
 80196d2:	6823      	ldr	r3, [r4, #0]
 80196d4:	0699      	lsls	r1, r3, #26
 80196d6:	bf42      	ittt	mi
 80196d8:	6833      	ldrmi	r3, [r6, #0]
 80196da:	3302      	addmi	r3, #2
 80196dc:	6033      	strmi	r3, [r6, #0]
 80196de:	6825      	ldr	r5, [r4, #0]
 80196e0:	f015 0506 	ands.w	r5, r5, #6
 80196e4:	d106      	bne.n	80196f4 <_printf_common+0x48>
 80196e6:	f104 0a19 	add.w	sl, r4, #25
 80196ea:	68e3      	ldr	r3, [r4, #12]
 80196ec:	6832      	ldr	r2, [r6, #0]
 80196ee:	1a9b      	subs	r3, r3, r2
 80196f0:	42ab      	cmp	r3, r5
 80196f2:	dc26      	bgt.n	8019742 <_printf_common+0x96>
 80196f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80196f8:	1e13      	subs	r3, r2, #0
 80196fa:	6822      	ldr	r2, [r4, #0]
 80196fc:	bf18      	it	ne
 80196fe:	2301      	movne	r3, #1
 8019700:	0692      	lsls	r2, r2, #26
 8019702:	d42b      	bmi.n	801975c <_printf_common+0xb0>
 8019704:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019708:	4649      	mov	r1, r9
 801970a:	4638      	mov	r0, r7
 801970c:	47c0      	blx	r8
 801970e:	3001      	adds	r0, #1
 8019710:	d01e      	beq.n	8019750 <_printf_common+0xa4>
 8019712:	6823      	ldr	r3, [r4, #0]
 8019714:	68e5      	ldr	r5, [r4, #12]
 8019716:	6832      	ldr	r2, [r6, #0]
 8019718:	f003 0306 	and.w	r3, r3, #6
 801971c:	2b04      	cmp	r3, #4
 801971e:	bf08      	it	eq
 8019720:	1aad      	subeq	r5, r5, r2
 8019722:	68a3      	ldr	r3, [r4, #8]
 8019724:	6922      	ldr	r2, [r4, #16]
 8019726:	bf0c      	ite	eq
 8019728:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801972c:	2500      	movne	r5, #0
 801972e:	4293      	cmp	r3, r2
 8019730:	bfc4      	itt	gt
 8019732:	1a9b      	subgt	r3, r3, r2
 8019734:	18ed      	addgt	r5, r5, r3
 8019736:	2600      	movs	r6, #0
 8019738:	341a      	adds	r4, #26
 801973a:	42b5      	cmp	r5, r6
 801973c:	d11a      	bne.n	8019774 <_printf_common+0xc8>
 801973e:	2000      	movs	r0, #0
 8019740:	e008      	b.n	8019754 <_printf_common+0xa8>
 8019742:	2301      	movs	r3, #1
 8019744:	4652      	mov	r2, sl
 8019746:	4649      	mov	r1, r9
 8019748:	4638      	mov	r0, r7
 801974a:	47c0      	blx	r8
 801974c:	3001      	adds	r0, #1
 801974e:	d103      	bne.n	8019758 <_printf_common+0xac>
 8019750:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019758:	3501      	adds	r5, #1
 801975a:	e7c6      	b.n	80196ea <_printf_common+0x3e>
 801975c:	18e1      	adds	r1, r4, r3
 801975e:	1c5a      	adds	r2, r3, #1
 8019760:	2030      	movs	r0, #48	; 0x30
 8019762:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019766:	4422      	add	r2, r4
 8019768:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801976c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019770:	3302      	adds	r3, #2
 8019772:	e7c7      	b.n	8019704 <_printf_common+0x58>
 8019774:	2301      	movs	r3, #1
 8019776:	4622      	mov	r2, r4
 8019778:	4649      	mov	r1, r9
 801977a:	4638      	mov	r0, r7
 801977c:	47c0      	blx	r8
 801977e:	3001      	adds	r0, #1
 8019780:	d0e6      	beq.n	8019750 <_printf_common+0xa4>
 8019782:	3601      	adds	r6, #1
 8019784:	e7d9      	b.n	801973a <_printf_common+0x8e>
	...

08019788 <_printf_i>:
 8019788:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801978c:	7e0f      	ldrb	r7, [r1, #24]
 801978e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019790:	2f78      	cmp	r7, #120	; 0x78
 8019792:	4691      	mov	r9, r2
 8019794:	4680      	mov	r8, r0
 8019796:	460c      	mov	r4, r1
 8019798:	469a      	mov	sl, r3
 801979a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801979e:	d807      	bhi.n	80197b0 <_printf_i+0x28>
 80197a0:	2f62      	cmp	r7, #98	; 0x62
 80197a2:	d80a      	bhi.n	80197ba <_printf_i+0x32>
 80197a4:	2f00      	cmp	r7, #0
 80197a6:	f000 80d8 	beq.w	801995a <_printf_i+0x1d2>
 80197aa:	2f58      	cmp	r7, #88	; 0x58
 80197ac:	f000 80a3 	beq.w	80198f6 <_printf_i+0x16e>
 80197b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80197b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80197b8:	e03a      	b.n	8019830 <_printf_i+0xa8>
 80197ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80197be:	2b15      	cmp	r3, #21
 80197c0:	d8f6      	bhi.n	80197b0 <_printf_i+0x28>
 80197c2:	a101      	add	r1, pc, #4	; (adr r1, 80197c8 <_printf_i+0x40>)
 80197c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80197c8:	08019821 	.word	0x08019821
 80197cc:	08019835 	.word	0x08019835
 80197d0:	080197b1 	.word	0x080197b1
 80197d4:	080197b1 	.word	0x080197b1
 80197d8:	080197b1 	.word	0x080197b1
 80197dc:	080197b1 	.word	0x080197b1
 80197e0:	08019835 	.word	0x08019835
 80197e4:	080197b1 	.word	0x080197b1
 80197e8:	080197b1 	.word	0x080197b1
 80197ec:	080197b1 	.word	0x080197b1
 80197f0:	080197b1 	.word	0x080197b1
 80197f4:	08019941 	.word	0x08019941
 80197f8:	08019865 	.word	0x08019865
 80197fc:	08019923 	.word	0x08019923
 8019800:	080197b1 	.word	0x080197b1
 8019804:	080197b1 	.word	0x080197b1
 8019808:	08019963 	.word	0x08019963
 801980c:	080197b1 	.word	0x080197b1
 8019810:	08019865 	.word	0x08019865
 8019814:	080197b1 	.word	0x080197b1
 8019818:	080197b1 	.word	0x080197b1
 801981c:	0801992b 	.word	0x0801992b
 8019820:	682b      	ldr	r3, [r5, #0]
 8019822:	1d1a      	adds	r2, r3, #4
 8019824:	681b      	ldr	r3, [r3, #0]
 8019826:	602a      	str	r2, [r5, #0]
 8019828:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801982c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019830:	2301      	movs	r3, #1
 8019832:	e0a3      	b.n	801997c <_printf_i+0x1f4>
 8019834:	6820      	ldr	r0, [r4, #0]
 8019836:	6829      	ldr	r1, [r5, #0]
 8019838:	0606      	lsls	r6, r0, #24
 801983a:	f101 0304 	add.w	r3, r1, #4
 801983e:	d50a      	bpl.n	8019856 <_printf_i+0xce>
 8019840:	680e      	ldr	r6, [r1, #0]
 8019842:	602b      	str	r3, [r5, #0]
 8019844:	2e00      	cmp	r6, #0
 8019846:	da03      	bge.n	8019850 <_printf_i+0xc8>
 8019848:	232d      	movs	r3, #45	; 0x2d
 801984a:	4276      	negs	r6, r6
 801984c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019850:	485e      	ldr	r0, [pc, #376]	; (80199cc <_printf_i+0x244>)
 8019852:	230a      	movs	r3, #10
 8019854:	e019      	b.n	801988a <_printf_i+0x102>
 8019856:	680e      	ldr	r6, [r1, #0]
 8019858:	602b      	str	r3, [r5, #0]
 801985a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801985e:	bf18      	it	ne
 8019860:	b236      	sxthne	r6, r6
 8019862:	e7ef      	b.n	8019844 <_printf_i+0xbc>
 8019864:	682b      	ldr	r3, [r5, #0]
 8019866:	6820      	ldr	r0, [r4, #0]
 8019868:	1d19      	adds	r1, r3, #4
 801986a:	6029      	str	r1, [r5, #0]
 801986c:	0601      	lsls	r1, r0, #24
 801986e:	d501      	bpl.n	8019874 <_printf_i+0xec>
 8019870:	681e      	ldr	r6, [r3, #0]
 8019872:	e002      	b.n	801987a <_printf_i+0xf2>
 8019874:	0646      	lsls	r6, r0, #25
 8019876:	d5fb      	bpl.n	8019870 <_printf_i+0xe8>
 8019878:	881e      	ldrh	r6, [r3, #0]
 801987a:	4854      	ldr	r0, [pc, #336]	; (80199cc <_printf_i+0x244>)
 801987c:	2f6f      	cmp	r7, #111	; 0x6f
 801987e:	bf0c      	ite	eq
 8019880:	2308      	moveq	r3, #8
 8019882:	230a      	movne	r3, #10
 8019884:	2100      	movs	r1, #0
 8019886:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801988a:	6865      	ldr	r5, [r4, #4]
 801988c:	60a5      	str	r5, [r4, #8]
 801988e:	2d00      	cmp	r5, #0
 8019890:	bfa2      	ittt	ge
 8019892:	6821      	ldrge	r1, [r4, #0]
 8019894:	f021 0104 	bicge.w	r1, r1, #4
 8019898:	6021      	strge	r1, [r4, #0]
 801989a:	b90e      	cbnz	r6, 80198a0 <_printf_i+0x118>
 801989c:	2d00      	cmp	r5, #0
 801989e:	d04d      	beq.n	801993c <_printf_i+0x1b4>
 80198a0:	4615      	mov	r5, r2
 80198a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80198a6:	fb03 6711 	mls	r7, r3, r1, r6
 80198aa:	5dc7      	ldrb	r7, [r0, r7]
 80198ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80198b0:	4637      	mov	r7, r6
 80198b2:	42bb      	cmp	r3, r7
 80198b4:	460e      	mov	r6, r1
 80198b6:	d9f4      	bls.n	80198a2 <_printf_i+0x11a>
 80198b8:	2b08      	cmp	r3, #8
 80198ba:	d10b      	bne.n	80198d4 <_printf_i+0x14c>
 80198bc:	6823      	ldr	r3, [r4, #0]
 80198be:	07de      	lsls	r6, r3, #31
 80198c0:	d508      	bpl.n	80198d4 <_printf_i+0x14c>
 80198c2:	6923      	ldr	r3, [r4, #16]
 80198c4:	6861      	ldr	r1, [r4, #4]
 80198c6:	4299      	cmp	r1, r3
 80198c8:	bfde      	ittt	le
 80198ca:	2330      	movle	r3, #48	; 0x30
 80198cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80198d0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80198d4:	1b52      	subs	r2, r2, r5
 80198d6:	6122      	str	r2, [r4, #16]
 80198d8:	f8cd a000 	str.w	sl, [sp]
 80198dc:	464b      	mov	r3, r9
 80198de:	aa03      	add	r2, sp, #12
 80198e0:	4621      	mov	r1, r4
 80198e2:	4640      	mov	r0, r8
 80198e4:	f7ff fee2 	bl	80196ac <_printf_common>
 80198e8:	3001      	adds	r0, #1
 80198ea:	d14c      	bne.n	8019986 <_printf_i+0x1fe>
 80198ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80198f0:	b004      	add	sp, #16
 80198f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80198f6:	4835      	ldr	r0, [pc, #212]	; (80199cc <_printf_i+0x244>)
 80198f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80198fc:	6829      	ldr	r1, [r5, #0]
 80198fe:	6823      	ldr	r3, [r4, #0]
 8019900:	f851 6b04 	ldr.w	r6, [r1], #4
 8019904:	6029      	str	r1, [r5, #0]
 8019906:	061d      	lsls	r5, r3, #24
 8019908:	d514      	bpl.n	8019934 <_printf_i+0x1ac>
 801990a:	07df      	lsls	r7, r3, #31
 801990c:	bf44      	itt	mi
 801990e:	f043 0320 	orrmi.w	r3, r3, #32
 8019912:	6023      	strmi	r3, [r4, #0]
 8019914:	b91e      	cbnz	r6, 801991e <_printf_i+0x196>
 8019916:	6823      	ldr	r3, [r4, #0]
 8019918:	f023 0320 	bic.w	r3, r3, #32
 801991c:	6023      	str	r3, [r4, #0]
 801991e:	2310      	movs	r3, #16
 8019920:	e7b0      	b.n	8019884 <_printf_i+0xfc>
 8019922:	6823      	ldr	r3, [r4, #0]
 8019924:	f043 0320 	orr.w	r3, r3, #32
 8019928:	6023      	str	r3, [r4, #0]
 801992a:	2378      	movs	r3, #120	; 0x78
 801992c:	4828      	ldr	r0, [pc, #160]	; (80199d0 <_printf_i+0x248>)
 801992e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019932:	e7e3      	b.n	80198fc <_printf_i+0x174>
 8019934:	0659      	lsls	r1, r3, #25
 8019936:	bf48      	it	mi
 8019938:	b2b6      	uxthmi	r6, r6
 801993a:	e7e6      	b.n	801990a <_printf_i+0x182>
 801993c:	4615      	mov	r5, r2
 801993e:	e7bb      	b.n	80198b8 <_printf_i+0x130>
 8019940:	682b      	ldr	r3, [r5, #0]
 8019942:	6826      	ldr	r6, [r4, #0]
 8019944:	6961      	ldr	r1, [r4, #20]
 8019946:	1d18      	adds	r0, r3, #4
 8019948:	6028      	str	r0, [r5, #0]
 801994a:	0635      	lsls	r5, r6, #24
 801994c:	681b      	ldr	r3, [r3, #0]
 801994e:	d501      	bpl.n	8019954 <_printf_i+0x1cc>
 8019950:	6019      	str	r1, [r3, #0]
 8019952:	e002      	b.n	801995a <_printf_i+0x1d2>
 8019954:	0670      	lsls	r0, r6, #25
 8019956:	d5fb      	bpl.n	8019950 <_printf_i+0x1c8>
 8019958:	8019      	strh	r1, [r3, #0]
 801995a:	2300      	movs	r3, #0
 801995c:	6123      	str	r3, [r4, #16]
 801995e:	4615      	mov	r5, r2
 8019960:	e7ba      	b.n	80198d8 <_printf_i+0x150>
 8019962:	682b      	ldr	r3, [r5, #0]
 8019964:	1d1a      	adds	r2, r3, #4
 8019966:	602a      	str	r2, [r5, #0]
 8019968:	681d      	ldr	r5, [r3, #0]
 801996a:	6862      	ldr	r2, [r4, #4]
 801996c:	2100      	movs	r1, #0
 801996e:	4628      	mov	r0, r5
 8019970:	f7e6 fc3e 	bl	80001f0 <memchr>
 8019974:	b108      	cbz	r0, 801997a <_printf_i+0x1f2>
 8019976:	1b40      	subs	r0, r0, r5
 8019978:	6060      	str	r0, [r4, #4]
 801997a:	6863      	ldr	r3, [r4, #4]
 801997c:	6123      	str	r3, [r4, #16]
 801997e:	2300      	movs	r3, #0
 8019980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019984:	e7a8      	b.n	80198d8 <_printf_i+0x150>
 8019986:	6923      	ldr	r3, [r4, #16]
 8019988:	462a      	mov	r2, r5
 801998a:	4649      	mov	r1, r9
 801998c:	4640      	mov	r0, r8
 801998e:	47d0      	blx	sl
 8019990:	3001      	adds	r0, #1
 8019992:	d0ab      	beq.n	80198ec <_printf_i+0x164>
 8019994:	6823      	ldr	r3, [r4, #0]
 8019996:	079b      	lsls	r3, r3, #30
 8019998:	d413      	bmi.n	80199c2 <_printf_i+0x23a>
 801999a:	68e0      	ldr	r0, [r4, #12]
 801999c:	9b03      	ldr	r3, [sp, #12]
 801999e:	4298      	cmp	r0, r3
 80199a0:	bfb8      	it	lt
 80199a2:	4618      	movlt	r0, r3
 80199a4:	e7a4      	b.n	80198f0 <_printf_i+0x168>
 80199a6:	2301      	movs	r3, #1
 80199a8:	4632      	mov	r2, r6
 80199aa:	4649      	mov	r1, r9
 80199ac:	4640      	mov	r0, r8
 80199ae:	47d0      	blx	sl
 80199b0:	3001      	adds	r0, #1
 80199b2:	d09b      	beq.n	80198ec <_printf_i+0x164>
 80199b4:	3501      	adds	r5, #1
 80199b6:	68e3      	ldr	r3, [r4, #12]
 80199b8:	9903      	ldr	r1, [sp, #12]
 80199ba:	1a5b      	subs	r3, r3, r1
 80199bc:	42ab      	cmp	r3, r5
 80199be:	dcf2      	bgt.n	80199a6 <_printf_i+0x21e>
 80199c0:	e7eb      	b.n	801999a <_printf_i+0x212>
 80199c2:	2500      	movs	r5, #0
 80199c4:	f104 0619 	add.w	r6, r4, #25
 80199c8:	e7f5      	b.n	80199b6 <_printf_i+0x22e>
 80199ca:	bf00      	nop
 80199cc:	0801bc85 	.word	0x0801bc85
 80199d0:	0801bc96 	.word	0x0801bc96

080199d4 <__sread>:
 80199d4:	b510      	push	{r4, lr}
 80199d6:	460c      	mov	r4, r1
 80199d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199dc:	f000 f894 	bl	8019b08 <_read_r>
 80199e0:	2800      	cmp	r0, #0
 80199e2:	bfab      	itete	ge
 80199e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80199e6:	89a3      	ldrhlt	r3, [r4, #12]
 80199e8:	181b      	addge	r3, r3, r0
 80199ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80199ee:	bfac      	ite	ge
 80199f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80199f2:	81a3      	strhlt	r3, [r4, #12]
 80199f4:	bd10      	pop	{r4, pc}

080199f6 <__swrite>:
 80199f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80199fa:	461f      	mov	r7, r3
 80199fc:	898b      	ldrh	r3, [r1, #12]
 80199fe:	05db      	lsls	r3, r3, #23
 8019a00:	4605      	mov	r5, r0
 8019a02:	460c      	mov	r4, r1
 8019a04:	4616      	mov	r6, r2
 8019a06:	d505      	bpl.n	8019a14 <__swrite+0x1e>
 8019a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019a0c:	2302      	movs	r3, #2
 8019a0e:	2200      	movs	r2, #0
 8019a10:	f000 f868 	bl	8019ae4 <_lseek_r>
 8019a14:	89a3      	ldrh	r3, [r4, #12]
 8019a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019a1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019a1e:	81a3      	strh	r3, [r4, #12]
 8019a20:	4632      	mov	r2, r6
 8019a22:	463b      	mov	r3, r7
 8019a24:	4628      	mov	r0, r5
 8019a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019a2a:	f000 b817 	b.w	8019a5c <_write_r>

08019a2e <__sseek>:
 8019a2e:	b510      	push	{r4, lr}
 8019a30:	460c      	mov	r4, r1
 8019a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019a36:	f000 f855 	bl	8019ae4 <_lseek_r>
 8019a3a:	1c43      	adds	r3, r0, #1
 8019a3c:	89a3      	ldrh	r3, [r4, #12]
 8019a3e:	bf15      	itete	ne
 8019a40:	6560      	strne	r0, [r4, #84]	; 0x54
 8019a42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019a46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019a4a:	81a3      	strheq	r3, [r4, #12]
 8019a4c:	bf18      	it	ne
 8019a4e:	81a3      	strhne	r3, [r4, #12]
 8019a50:	bd10      	pop	{r4, pc}

08019a52 <__sclose>:
 8019a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019a56:	f000 b813 	b.w	8019a80 <_close_r>
	...

08019a5c <_write_r>:
 8019a5c:	b538      	push	{r3, r4, r5, lr}
 8019a5e:	4d07      	ldr	r5, [pc, #28]	; (8019a7c <_write_r+0x20>)
 8019a60:	4604      	mov	r4, r0
 8019a62:	4608      	mov	r0, r1
 8019a64:	4611      	mov	r1, r2
 8019a66:	2200      	movs	r2, #0
 8019a68:	602a      	str	r2, [r5, #0]
 8019a6a:	461a      	mov	r2, r3
 8019a6c:	f7e8 fd57 	bl	800251e <_write>
 8019a70:	1c43      	adds	r3, r0, #1
 8019a72:	d102      	bne.n	8019a7a <_write_r+0x1e>
 8019a74:	682b      	ldr	r3, [r5, #0]
 8019a76:	b103      	cbz	r3, 8019a7a <_write_r+0x1e>
 8019a78:	6023      	str	r3, [r4, #0]
 8019a7a:	bd38      	pop	{r3, r4, r5, pc}
 8019a7c:	20002dd4 	.word	0x20002dd4

08019a80 <_close_r>:
 8019a80:	b538      	push	{r3, r4, r5, lr}
 8019a82:	4d06      	ldr	r5, [pc, #24]	; (8019a9c <_close_r+0x1c>)
 8019a84:	2300      	movs	r3, #0
 8019a86:	4604      	mov	r4, r0
 8019a88:	4608      	mov	r0, r1
 8019a8a:	602b      	str	r3, [r5, #0]
 8019a8c:	f7e8 fd63 	bl	8002556 <_close>
 8019a90:	1c43      	adds	r3, r0, #1
 8019a92:	d102      	bne.n	8019a9a <_close_r+0x1a>
 8019a94:	682b      	ldr	r3, [r5, #0]
 8019a96:	b103      	cbz	r3, 8019a9a <_close_r+0x1a>
 8019a98:	6023      	str	r3, [r4, #0]
 8019a9a:	bd38      	pop	{r3, r4, r5, pc}
 8019a9c:	20002dd4 	.word	0x20002dd4

08019aa0 <_fstat_r>:
 8019aa0:	b538      	push	{r3, r4, r5, lr}
 8019aa2:	4d07      	ldr	r5, [pc, #28]	; (8019ac0 <_fstat_r+0x20>)
 8019aa4:	2300      	movs	r3, #0
 8019aa6:	4604      	mov	r4, r0
 8019aa8:	4608      	mov	r0, r1
 8019aaa:	4611      	mov	r1, r2
 8019aac:	602b      	str	r3, [r5, #0]
 8019aae:	f7e8 fd5e 	bl	800256e <_fstat>
 8019ab2:	1c43      	adds	r3, r0, #1
 8019ab4:	d102      	bne.n	8019abc <_fstat_r+0x1c>
 8019ab6:	682b      	ldr	r3, [r5, #0]
 8019ab8:	b103      	cbz	r3, 8019abc <_fstat_r+0x1c>
 8019aba:	6023      	str	r3, [r4, #0]
 8019abc:	bd38      	pop	{r3, r4, r5, pc}
 8019abe:	bf00      	nop
 8019ac0:	20002dd4 	.word	0x20002dd4

08019ac4 <_isatty_r>:
 8019ac4:	b538      	push	{r3, r4, r5, lr}
 8019ac6:	4d06      	ldr	r5, [pc, #24]	; (8019ae0 <_isatty_r+0x1c>)
 8019ac8:	2300      	movs	r3, #0
 8019aca:	4604      	mov	r4, r0
 8019acc:	4608      	mov	r0, r1
 8019ace:	602b      	str	r3, [r5, #0]
 8019ad0:	f7e8 fd5d 	bl	800258e <_isatty>
 8019ad4:	1c43      	adds	r3, r0, #1
 8019ad6:	d102      	bne.n	8019ade <_isatty_r+0x1a>
 8019ad8:	682b      	ldr	r3, [r5, #0]
 8019ada:	b103      	cbz	r3, 8019ade <_isatty_r+0x1a>
 8019adc:	6023      	str	r3, [r4, #0]
 8019ade:	bd38      	pop	{r3, r4, r5, pc}
 8019ae0:	20002dd4 	.word	0x20002dd4

08019ae4 <_lseek_r>:
 8019ae4:	b538      	push	{r3, r4, r5, lr}
 8019ae6:	4d07      	ldr	r5, [pc, #28]	; (8019b04 <_lseek_r+0x20>)
 8019ae8:	4604      	mov	r4, r0
 8019aea:	4608      	mov	r0, r1
 8019aec:	4611      	mov	r1, r2
 8019aee:	2200      	movs	r2, #0
 8019af0:	602a      	str	r2, [r5, #0]
 8019af2:	461a      	mov	r2, r3
 8019af4:	f7e8 fd56 	bl	80025a4 <_lseek>
 8019af8:	1c43      	adds	r3, r0, #1
 8019afa:	d102      	bne.n	8019b02 <_lseek_r+0x1e>
 8019afc:	682b      	ldr	r3, [r5, #0]
 8019afe:	b103      	cbz	r3, 8019b02 <_lseek_r+0x1e>
 8019b00:	6023      	str	r3, [r4, #0]
 8019b02:	bd38      	pop	{r3, r4, r5, pc}
 8019b04:	20002dd4 	.word	0x20002dd4

08019b08 <_read_r>:
 8019b08:	b538      	push	{r3, r4, r5, lr}
 8019b0a:	4d07      	ldr	r5, [pc, #28]	; (8019b28 <_read_r+0x20>)
 8019b0c:	4604      	mov	r4, r0
 8019b0e:	4608      	mov	r0, r1
 8019b10:	4611      	mov	r1, r2
 8019b12:	2200      	movs	r2, #0
 8019b14:	602a      	str	r2, [r5, #0]
 8019b16:	461a      	mov	r2, r3
 8019b18:	f7e8 fce4 	bl	80024e4 <_read>
 8019b1c:	1c43      	adds	r3, r0, #1
 8019b1e:	d102      	bne.n	8019b26 <_read_r+0x1e>
 8019b20:	682b      	ldr	r3, [r5, #0]
 8019b22:	b103      	cbz	r3, 8019b26 <_read_r+0x1e>
 8019b24:	6023      	str	r3, [r4, #0]
 8019b26:	bd38      	pop	{r3, r4, r5, pc}
 8019b28:	20002dd4 	.word	0x20002dd4

08019b2c <_init>:
 8019b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b2e:	bf00      	nop
 8019b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019b32:	bc08      	pop	{r3}
 8019b34:	469e      	mov	lr, r3
 8019b36:	4770      	bx	lr

08019b38 <_fini>:
 8019b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b3a:	bf00      	nop
 8019b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019b3e:	bc08      	pop	{r3}
 8019b40:	469e      	mov	lr, r3
 8019b42:	4770      	bx	lr
