{"vcs1":{"timestamp_begin":1726115886.441036525, "rt":1.89, "ut":0.26, "st":0.16}}
{"vcselab":{"timestamp_begin":1726115888.400473952, "rt":0.82, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1726115889.289965281, "rt":0.27, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726115885.898418696}
{"VCS_COMP_START_TIME": 1726115885.898418696}
{"VCS_COMP_END_TIME": 1726115890.945638025}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329936}}
{"stitch_vcselab": {"peak_mem": 231532}}
