module wideexpr_00199(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(3'sb100);
  assign y1 = 1'sb0;
  assign y2 = +({{3{1'sb0}},(ctrl[0]?(3'sb000)+(3'sb011):$signed(((3'sb001)+(s1))>>(4'sb0000)))});
  assign y3 = $signed(-({&((1'sb0)>(($signed($signed(s0)))-((ctrl[2]?(5'sb11111)+(4'sb0110):+((4'sb0011)&(2'b01)))))),s2,$signed(-((ctrl[4]?$signed(+({s0})):(ctrl[0]?(ctrl[4]?(s5)|(s4):3'sb101):(s1)^($signed(2'sb11))))))}));
  assign y4 = (-(+(s1)))+({2{s4}});
  assign y5 = (ctrl[4]?(ctrl[5]?+((3'b110)^~((ctrl[7]?5'b00000:(ctrl[1]?u3:2'b10)))):~|({s4,s6,$unsigned($signed(5'sb00010))})):s4);
  assign y6 = ((6'sb001000)^~(5'sb01000))&(5'sb01001);
  assign y7 = (ctrl[0]?s7:3'sb100);
endmodule
