// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_reverse_input_stream_UF2 (
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        reverse_in_stream_vector_din,
        reverse_in_stream_vector_full_n,
        reverse_in_stream_vector_write,
        ap_clk,
        ap_rst,
        ap_start,
        reverse_in_stream_vector_dout,
        reverse_in_stream_vector_empty_n,
        reverse_in_stream_vector_read,
        reverse_in_stream_vector_num_data_valid,
        reverse_in_stream_vector_fifo_cap,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [255:0] reverse_in_stream_vector_din;
input   reverse_in_stream_vector_full_n;
output   reverse_in_stream_vector_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
input  [255:0] reverse_in_stream_vector_dout;
input   reverse_in_stream_vector_empty_n;
output   reverse_in_stream_vector_read;
input  [31:0] reverse_in_stream_vector_num_data_valid;
input  [31:0] reverse_in_stream_vector_fifo_cap;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_start;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_done;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_continue;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_idle;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_ready;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_in_r_read;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_address0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_ce0;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_d0;
wire    ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3;
wire    reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_full_n;
reg    ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3;
wire    ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_start;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_done;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_continue;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_idle;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0;
wire   [31:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0;
wire    ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3;
wire    reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_full_n;
reg    ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3;
wire    ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_start;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_done;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_continue;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_idle;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready;
wire   [255:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_din;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_write;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_ce0;
wire   [4:0] reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_address0;
wire    reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_ce0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_t_empty_n;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_i_q0;
wire   [31:0] reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_q0;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_i_full_n;
wire    reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 = 1'b0;
#0 ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 = 1'b0;
end

FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_start),
    .ap_done(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_done),
    .ap_continue(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_continue),
    .ap_idle(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_idle),
    .ap_ready(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_ready),
    .in_r_dout(in_r_dout),
    .in_r_empty_n(in_r_empty_n),
    .in_r_read(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_in_r_read),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_d0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_we0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_d0)
);

FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_start),
    .ap_done(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_done),
    .ap_continue(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_continue),
    .ap_idle(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_idle),
    .ap_ready(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_t_q0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0),
    .reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_q0)
);

FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_start),
    .ap_done(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_done),
    .ap_continue(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_continue),
    .ap_idle(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_idle),
    .ap_ready(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready),
    .reverse_in_stream_vector_din(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_din),
    .reverse_in_stream_vector_full_n(reverse_in_stream_vector_full_n),
    .reverse_in_stream_vector_write(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_write),
    .reverse_in_stream_vector_num_data_valid(reverse_in_stream_vector_num_data_valid),
    .reverse_in_stream_vector_fifo_cap(reverse_in_stream_vector_fifo_cap),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_t_q0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_address0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_ce0),
    .reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_q0)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_we0),
    .i_d0(reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0),
    .i_ce0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0),
    .i_we0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0),
    .i_d0(reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0),
    .i_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_i_q0),
    .t_address0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_address0),
    .t_ce0(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_i_full_n),
    .i_write(ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3),
    .t_empty_n(reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_empty_n),
    .t_read(reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 <= 1'b0;
    end else begin
        if (((reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_done & reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 <= ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 <= 1'b0;
    end else begin
        if (((reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_done & reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 <= ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3;
        end
    end
end

assign ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 = (reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_done & (ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 ^ 1'b1));

assign ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 = (reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_done & (ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 ^ 1'b1));

assign ap_done = reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_done;

assign ap_idle = (reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_idle & reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_idle & reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_idle & (reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_empty_n ^ 1'b1) & (reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_empty_n ^ 1'b1));

assign ap_ready = reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_ready;

assign ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 = ((reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_full_n & ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3) | ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3);

assign ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 = ((reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_full_n & ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3) | ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3);

assign in_r_read = reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_in_r_read;

assign reverse_in_stream_vector_din = reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_din;

assign reverse_in_stream_vector_read = 1'b0;

assign reverse_in_stream_vector_write = reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_reverse_in_stream_vector_write;

assign reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_continue = ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3;

assign reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_ap_start = reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_t_empty_n;

assign reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0_reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_full_n = reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_i_full_n;

assign reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_continue = ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3;

assign reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_ap_start = ap_start;

assign reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_full_n = reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_i_full_n;

assign reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_continue = ap_continue;

assign reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0_ap_start = reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_t_empty_n;

endmodule //FFT_DIT_RN_reverse_input_stream_UF2
