// Seed: 1664651545
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  logic id_2 = id_1;
endmodule
