$date
	Sat Sep  5 12:11:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FETCH_TEST $end
$scope module fetch_inst $end
$var wire 1 ! CLK_FT $end
$var wire 8 " P_COUNT [7:0] $end
$var reg 15 # PROM_OUT [14:0] $end
$scope function rom $end
$var reg 8 $ addr [7:0] $end
$var reg 15 % rom [14:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
0!
$end
#5
1!
#10
0!
b0 "
#15
b100100000000000 #
b100100000000000 %
b0 $
1!
#20
0!
b1 "
#25
b100000000000000 #
b100000000000000 %
b1 $
1!
#30
0!
b10 "
#35
b100100100000000 #
b100100100000000 %
b10 $
1!
#40
0!
b11 "
#45
b100000100000000 #
b100000100000000 %
b11 $
1!
#50
0!
b100 "
#55
b100101000000000 #
b100101000000000 %
b100 $
1!
#60
0!
b101 "
#65
b100001000000000 #
b100001000000000 %
b101 $
1!
#70
0!
b110 "
#75
b100101100000000 #
b100101100000000 %
b110 $
1!
#80
0!
b111 "
#85
b100001100000000 #
b100001100000000 %
b111 $
1!
#90
0!
b1000 "
