

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:49:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FifoInterface
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   27|   27|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       31|       31|         8|          3|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     224|    -|
|Register         |        -|     -|     116|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     116|     330|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_198_p2                |         +|   0|  0|  12|           4|           1|
    |j_fu_178_p2                       |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_181                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_437                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_441                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_204_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln21_fu_184_p2               |      icmp|   0|  0|   9|           2|           2|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln16_fu_170_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  66|          24|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_0_blk_n                             |   9|          2|    1|          2|
    |a_1_blk_n                             |   9|          2|    1|          2|
    |a_2_blk_n                             |   9|          2|    1|          2|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_phi_mux_empty_6_phi_fu_124_p6      |  20|          4|    8|         32|
    |ap_phi_mux_icmp_ln214_phi_fu_114_p4   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_5_reg_146  |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter1_empty_reg_135    |  20|          4|    8|         32|
    |ap_sig_allocacmp_j3_load              |   9|          2|    2|          4|
    |b_0_blk_n                             |   9|          2|    1|          2|
    |b_1_blk_n                             |   9|          2|    1|          2|
    |b_2_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten2_fu_60                 |   9|          2|    4|          8|
    |j3_fu_64                              |   9|          2|    2|          4|
    |res_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 224|         48|   46|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |a_0_read_reg_316                      |   8|   0|    8|          0|
    |a_1_read_reg_321                      |   8|   0|    8|          0|
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_5_reg_146  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_135    |   8|   0|    8|          0|
    |b_0_read_1_reg_302                    |   8|   0|    8|          0|
    |b_0_read_reg_287                      |   8|   0|    8|          0|
    |b_1_read_1_reg_297                    |   8|   0|    8|          0|
    |b_1_read_reg_282                      |   8|   0|    8|          0|
    |b_2_read_1_reg_307                    |   8|   0|    8|          0|
    |b_2_read_reg_292                      |   8|   0|    8|          0|
    |icmp_ln19_reg_312                     |   1|   0|    1|          0|
    |icmp_ln19_reg_312_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln21_reg_277                     |   1|   0|    1|          0|
    |indvar_flatten2_fu_60                 |   4|   0|    4|          0|
    |j3_fu_64                              |   2|   0|    2|          0|
    |mul_ln26_1_reg_346                    |  16|   0|   16|          0|
    |select_ln16_reg_273                   |   2|   0|    2|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 116|   0|  116|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|b_1_dout     |   in|    8|     ap_fifo|           b_1|       pointer|
|b_1_empty_n  |   in|    1|     ap_fifo|           b_1|       pointer|
|b_1_read     |  out|    1|     ap_fifo|           b_1|       pointer|
|b_0_dout     |   in|    8|     ap_fifo|           b_0|       pointer|
|b_0_empty_n  |   in|    1|     ap_fifo|           b_0|       pointer|
|b_0_read     |  out|    1|     ap_fifo|           b_0|       pointer|
|b_2_dout     |   in|    8|     ap_fifo|           b_2|       pointer|
|b_2_empty_n  |   in|    1|     ap_fifo|           b_2|       pointer|
|b_2_read     |  out|    1|     ap_fifo|           b_2|       pointer|
|a_0_dout     |   in|    8|     ap_fifo|           a_0|       pointer|
|a_0_empty_n  |   in|    1|     ap_fifo|           a_0|       pointer|
|a_0_read     |  out|    1|     ap_fifo|           a_0|       pointer|
|a_1_dout     |   in|    8|     ap_fifo|           a_1|       pointer|
|a_1_empty_n  |   in|    1|     ap_fifo|           a_1|       pointer|
|a_1_read     |  out|    1|     ap_fifo|           a_1|       pointer|
|a_2_dout     |   in|    8|     ap_fifo|           a_2|       pointer|
|a_2_empty_n  |   in|    1|     ap_fifo|           a_2|       pointer|
|a_2_read     |  out|    1|     ap_fifo|           a_2|       pointer|
|res_din      |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n   |   in|    1|     ap_fifo|           res|       pointer|
|res_write    |  out|    1|     ap_fifo|           res|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

