Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 19:30:58 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.162        0.000                      0                  860        0.096        0.000                      0                  860        4.500        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.162        0.000                      0                  860        0.096        0.000                      0                  860        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 5.277ns (53.809%)  route 4.530ns (46.191%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=18, routed)          1.413    13.595    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X15Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.719 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_25__0/O
                         net (fo=1, routed)           0.151    13.870    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_25__0_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.994 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_14__0/O
                         net (fo=1, routed)           0.298    14.292    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_14__0_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1/O
                         net (fo=2, routed)           0.415    14.831    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    14.955    auto/test_multiply/M_track_failure_d
    SLICE_X15Y36         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.445    14.850    auto/test_multiply/CLK
    SLICE_X15Y36         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.029    15.117    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.796ns (50.015%)  route 4.793ns (49.985%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.570     5.154    auto/test_shifter/CLK
    SLICE_X52Y42         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=15, routed)          0.809     6.482    auto/test_shifter/M_state_q[1]
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.152     6.634 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=38, routed)          0.400     7.034    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I1_O)        0.326     7.360 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.332     7.691    auto/M_aluUnit_a[3]
    SLICE_X52Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.286 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.286    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.443 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=3, routed)           0.503     8.947    auto/test_shifter/CO[0]
    SLICE_X51Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.747 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.350    10.096    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X50Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.880 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.134 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=2, routed)           0.533    11.668    auto/test_shifter/M_reg_current_out_q_reg[11]_i_4_n_3
    SLICE_X50Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    12.506 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_7/CO[3]
                         net (fo=3, routed)           0.725    13.230    auto/test_shifter/M_reg_current_out_q_reg[15]_i_7_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.354 r  auto/test_shifter/M_reg_current_out_q[15]_i_11/O
                         net (fo=2, routed)           0.536    13.890    auto/test_shifter/M_reg_current_out_q[15]_i_11_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.014 r  auto/test_shifter/M_reg_current_out_q[15]_i_8/O
                         net (fo=1, routed)           0.605    14.620    auto/test_shifter/M_reg_current_out_q[15]_i_8_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.744 r  auto/test_shifter/M_reg_current_out_q[15]_i_2__1/O
                         net (fo=1, routed)           0.000    14.744    auto/test_shifter/M_reg_current_out_d0_in[15]
    SLICE_X54Y40         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.450    14.855    auto/test_shifter/CLK
    SLICE_X54Y40         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.077    15.156    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -14.744    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 4.933ns (54.322%)  route 4.148ns (45.678%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[9]
                         net (fo=6, routed)           1.896    14.077    auto/test_multiply/alu_unit/multiplyUnit/out0_n_96
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.152    14.229 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[9]_i_1__1/O
                         net (fo=1, routed)           0.000    14.229    auto/test_multiply/M_reg_current_out_d0_in[9]
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[9]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.075    15.074    auto/test_multiply/M_reg_current_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.905ns (54.286%)  route 4.130ns (45.714%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=18, routed)          1.878    14.060    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.184    auto/test_multiply/M_reg_current_out_d0_in[0]
    SLICE_X40Y37         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.443    14.848    auto/test_multiply/CLK
    SLICE_X40Y37         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    15.029    auto/test_multiply/M_reg_current_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 4.905ns (54.641%)  route 4.072ns (45.359%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=9, routed)           1.819    14.001    auto/test_multiply/alu_unit/multiplyUnit/out0_n_103
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.125 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    14.125    auto/test_multiply/M_reg_current_out_d0_in[2]
    SLICE_X40Y37         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.443    14.848    auto/test_multiply/CLK
    SLICE_X40Y37         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.031    15.031    auto/test_multiply/M_reg_current_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 4.905ns (54.663%)  route 4.068ns (45.337%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=6, routed)           1.816    13.998    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124    14.122 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[8]_i_1__2/O
                         net (fo=1, routed)           0.000    14.122    auto/test_multiply/M_reg_current_out_d0_in[8]
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[8]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031    15.030    auto/test_multiply/M_reg_current_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 4.905ns (54.866%)  route 4.035ns (45.134%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[10])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[10]
                         net (fo=6, routed)           1.783    13.964    auto/test_multiply/alu_unit/multiplyUnit/out0_n_95
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124    14.088 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[10]_i_1__1/O
                         net (fo=1, routed)           0.000    14.088    auto/test_multiply/M_reg_current_out_d0_in[10]
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X39Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[10]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.029    15.028    auto/test_multiply/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 4.905ns (55.037%)  route 4.007ns (44.963%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[12]
                         net (fo=11, routed)          1.755    13.937    auto/test_multiply/alu_unit/multiplyUnit/out0_n_93
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124    14.061 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    14.061    auto/test_multiply/M_reg_current_out_d0_in[12]
    SLICE_X40Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.444    14.849    auto/test_multiply/CLK
    SLICE_X40Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[12]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031    15.032    auto/test_multiply/M_reg_current_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.905ns (54.998%)  route 4.013ns (45.002%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=6, routed)           1.761    13.943    auto/test_multiply/alu_unit/multiplyUnit/out0_n_91
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124    14.067 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[14]_i_1__1/O
                         net (fo=1, routed)           0.000    14.067    auto/test_multiply/M_reg_current_out_d0_in[14]
    SLICE_X38Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X38Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.077    15.076    auto/test_multiply/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 4.905ns (55.120%)  route 3.994ns (44.880%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X13Y36         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=35, routed)          0.991     6.596    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.655     7.375    auto/test_multiply/alu_unit/multiplyUnit/in100
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.527 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.606     8.133    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      4.049    12.182 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=10, routed)          1.741    13.923    auto/test_multiply/alu_unit/multiplyUnit/out0_n_99
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124    14.047 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[6]_i_1__2/O
                         net (fo=1, routed)           0.000    14.047    auto/test_multiply/M_reg_current_out_d0_in[6]
    SLICE_X38Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X38Y38         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[6]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.081    15.080    auto/test_multiply/M_reg_current_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.540    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.016    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_7
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.864     2.054    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.540    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.027    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_5
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.864     2.054    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.800    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.050    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X54Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X54Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.540    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.864     2.054    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.540    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_6
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.864     2.054    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.566     1.510    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X55Y44         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.087     1.738    buttondetector_gen_0[0].buttondetector/M_last_q
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.783 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    auto/test_compare/M_speed_through_q_reg[0]_2
    SLICE_X54Y44         FDRE                                         r  auto/test_compare/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.837     2.027    auto/test_compare/CLK
    SLICE_X54Y44         FDRE                                         r  auto/test_compare/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.120     1.643    auto/test_compare/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y41   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y41   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y42   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y43   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y43   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y43   auto/test_shifter/M_reg_current_out_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y43   auto/test_shifter/M_reg_current_out_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y40   auto/test_shifter/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y40   auto/test_shifter/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   auto/test_shifter/M_reg_current_out_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   auto/test_shifter/M_reg_current_out_q_reg[1]/C



