{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739901446552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901446552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:57:26 2025 " "Processing started: Tue Feb 18 14:57:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901446552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901446552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter10 -c Counter10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter10 -c Counter10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901446553 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1739901446756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_chk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pass_chk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pass_chk " "Found entity 1: pass_chk" {  } { { "pass_chk.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/pass_chk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank_show.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank_show.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank_show " "Found entity 1: register_bank_show" {  } { { "register_bank_show.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bits " "Found entity 1: decoder_2bits" {  } { { "decoder_2bits.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/decoder_2bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_mod10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod10 " "Found entity 1: counter_mod10" {  } { { "counter_mod10.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/counter_mod10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_mod4_1s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Counter_mod4_1s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod4_1s " "Found entity 1: Counter_mod4_1s" {  } { { "Counter_mod4_1s.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/Counter_mod4_1s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bits " "Found entity 1: register_4bits" {  } { { "register_4bits.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_selector_10khz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_selector_10khz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_selector_10khz " "Found entity 1: seven_seg_selector_10khz" {  } { { "seven_seg_selector_10khz.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_mod4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod4 " "Found entity 1: counter_mod4" {  } { { "counter_mod4.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/counter_mod4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_2bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eq_2bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eq_2bits " "Found entity 1: eq_2bits" {  } { { "eq_2bits.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_2bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/up_down.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/test2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_500m_1s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_500m_1s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_500m_1s " "Found entity 1: clk_500m_1s" {  } { { "clk_500m_1s.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/clk_500m_1s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_mod5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod5 " "Found entity 1: counter_mod5" {  } { { "counter_mod5.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/counter_mod5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_checker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eq_checker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eq_checker " "Found entity 1: eq_checker" {  } { { "eq_checker.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_checker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eq_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eq_4bits " "Found entity 1: eq_4bits" {  } { { "eq_4bits.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_500m_5s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer_500m_5s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer_500m_5s " "Found entity 1: timer_500m_5s" {  } { { "timer_500m_5s.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/timer_500m_5s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector_16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector_16bits " "Found entity 1: selector_16bits" {  } { { "selector_16bits.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/selector_16bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_ch_temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eq_ch_temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eq_ch_temp " "Found entity 1: eq_ch_temp" {  } { { "eq_ch_temp.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_ch_temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739901457569 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LCELL inst43 " "Block or symbol \"LCELL\" of instance \"inst43\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 424 40 88 456 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1739901457581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst4 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 312 1448 1544 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_2bits seven_seg:inst4\|eq_2bits:inst " "Elaborating entity \"eq_2bits\" for hierarchy \"seven_seg:inst4\|eq_2bits:inst\"" {  } { { "seven_seg.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg.bdf" { { 2088 376 472 2216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank_show register_bank_show:inst15 " "Elaborating entity \"register_bank_show\" for hierarchy \"register_bank_show:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 312 880 976 632 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_16bits register_bank_show:inst15\|selector_16bits:inst2 " "Elaborating entity \"selector_16bits\" for hierarchy \"register_bank_show:inst15\|selector_16bits:inst2\"" {  } { { "register_bank_show.bdf" "inst2" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 496 2856 2952 880 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bits register_bank_show:inst15\|register_4bits:inst3 " "Elaborating entity \"register_4bits\" for hierarchy \"register_bank_show:inst15\|register_4bits:inst3\"" {  } { { "register_bank_show.bdf" "inst3" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 408 2176 2272 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bits decoder_2bits:dc1 " "Elaborating entity \"decoder_2bits\" for hierarchy \"decoder_2bits:dc1\"" {  } { { "main.bdf" "dc1" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 120 0 96 248 "dc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_selector_10khz seven_seg_selector_10khz:sss1 " "Elaborating entity \"seven_seg_selector_10khz\" for hierarchy \"seven_seg_selector_10khz:sss1\"" {  } { { "main.bdf" "sss1" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 64 -360 -232 160 "sss1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod4 seven_seg_selector_10khz:sss1\|counter_mod4:inst2 " "Elaborating entity \"counter_mod4\" for hierarchy \"seven_seg_selector_10khz:sss1\|counter_mod4:inst2\"" {  } { { "seven_seg_selector_10khz.bdf" "inst2" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf" { { 232 304 416 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\"" {  } { { "seven_seg_selector_10khz.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf" { { 152 72 208 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\"" {  } { { "seven_seg_selector_10khz.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf" { { 152 72 208 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst " "Instantiated megafunction \"seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 5000 " "Parameter \"LPM_MODULUS\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457626 ""}  } { { "seven_seg_selector_10khz.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf" { { 152 72 208 352 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739901457626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u1j " "Found entity 1: cntr_u1j" {  } { { "db/cntr_u1j.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_u1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u1j seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\|cntr_u1j:auto_generated " "Elaborating entity \"cntr_u1j\" for hierarchy \"seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\|cntr_u1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_m0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m0c " "Found entity 1: cmpr_m0c" {  } { { "db/cmpr_m0c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_m0c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m0c seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\|cntr_u1j:auto_generated\|cmpr_m0c:cmpr1 " "Elaborating entity \"cmpr_m0c\" for hierarchy \"seven_seg_selector_10khz:sss1\|LPM_COUNTER:inst\|cntr_u1j:auto_generated\|cmpr_m0c:cmpr1\"" {  } { { "db/cntr_u1j.tdf" "cmpr1" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_u1j.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down up_down:ud1 " "Elaborating entity \"up_down\" for hierarchy \"up_down:ud1\"" {  } { { "main.bdf" "ud1" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 368 288 400 496 "ud1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst10 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 256 -168 -72 352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst21 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst21\"" {  } { { "main.bdf" "inst21" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { -208 -368 -232 -8 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst21 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst21\"" {  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { -208 -368 -232 -8 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst21 " "Instantiated megafunction \"LPM_COUNTER:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 500 " "Parameter \"LPM_MODULUS\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457729 ""}  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { -208 -368 -232 -8 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739901457729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_3vi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3vi LPM_COUNTER:inst21\|cntr_3vi:auto_generated " "Elaborating entity \"cntr_3vi\" for hierarchy \"LPM_COUNTER:inst21\|cntr_3vi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6vb " "Found entity 1: cmpr_6vb" {  } { { "db/cmpr_6vb.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_6vb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6vb LPM_COUNTER:inst21\|cntr_3vi:auto_generated\|cmpr_6vb:cmpr1 " "Elaborating entity \"cmpr_6vb\" for hierarchy \"LPM_COUNTER:inst21\|cntr_3vi:auto_generated\|cmpr_6vb:cmpr1\"" {  } { { "db/cntr_3vi.tdf" "cmpr1" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_3vi.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_500m_5s timer_500m_5s:inst " "Elaborating entity \"timer_500m_5s\" for hierarchy \"timer_500m_5s:inst\"" {  } { { "main.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1416 312 456 1512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_500m_1s timer_500m_5s:inst\|clk_500m_1s:inst " "Elaborating entity \"clk_500m_1s\" for hierarchy \"timer_500m_5s:inst\|clk_500m_1s:inst\"" {  } { { "timer_500m_5s.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/timer_500m_5s.bdf" { { 432 1256 1416 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\"" {  } { { "clk_500m_1s.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/clk_500m_1s.bdf" { { 232 592 728 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\"" {  } { { "clk_500m_1s.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/clk_500m_1s.bdf" { { 232 592 728 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst " "Instantiated megafunction \"timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000000 " "Parameter \"LPM_MODULUS\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739901457831 ""}  } { { "clk_500m_1s.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/clk_500m_1s.bdf" { { 232 592 728 432 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739901457831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nmj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nmj " "Found entity 1: cntr_nmj" {  } { { "db/cntr_nmj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_nmj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nmj timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\|cntr_nmj:auto_generated " "Elaborating entity \"cntr_nmj\" for hierarchy \"timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\|cntr_nmj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k0c " "Found entity 1: cmpr_k0c" {  } { { "db/cmpr_k0c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_k0c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901457924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k0c timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\|cntr_nmj:auto_generated\|cmpr_k0c:cmpr1 " "Elaborating entity \"cmpr_k0c\" for hierarchy \"timer_500m_5s:inst\|clk_500m_1s:inst\|LPM_COUNTER:inst\|cntr_nmj:auto_generated\|cmpr_k0c:cmpr1\"" {  } { { "db/cntr_nmj.tdf" "cmpr1" { Text "/mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_nmj.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod5 timer_500m_5s:inst\|counter_mod5:inst4 " "Elaborating entity \"counter_mod5\" for hierarchy \"timer_500m_5s:inst\|counter_mod5:inst4\"" {  } { { "timer_500m_5s.bdf" "inst4" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/timer_500m_5s.bdf" { { 448 1520 1632 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_ch_temp eq_ch_temp:inst20 " "Elaborating entity \"eq_ch_temp\" for hierarchy \"eq_ch_temp:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 952 1408 1520 1208 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457928 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "EQN " "Pin \"EQN\" is missing source" {  } { { "eq_ch_temp.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_ch_temp.bdf" { { 88 760 936 104 "EQN" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1739901457928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_mod3.bdf 1 1 " "Using design file cnt_mod3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mod3 " "Found entity 1: cnt_mod3" {  } { { "cnt_mod3.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/cnt_mod3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901457931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739901457931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mod3 eq_ch_temp:inst20\|cnt_mod3:inst9 " "Elaborating entity \"cnt_mod3\" for hierarchy \"eq_ch_temp:inst20\|cnt_mod3:inst9\"" {  } { { "eq_ch_temp.bdf" "inst9" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_ch_temp.bdf" { { 328 1288 1408 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_4bits eq_ch_temp:inst20\|eq_4bits:inst " "Elaborating entity \"eq_4bits\" for hierarchy \"eq_ch_temp:inst20\|eq_4bits:inst\"" {  } { { "eq_ch_temp.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/eq_ch_temp.bdf" { { 216 616 712 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:rb2 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:rb2\"" {  } { { "main.bdf" "rb2" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 800 1088 1184 1056 "rb2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901457933 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst45 " "Logic cell \"inst45\"" {  } { { "main.bdf" "inst45" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 448 64 112 480 "inst45" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst43 " "Logic cell \"inst43\"" {  } { { "main.bdf" "inst43" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 424 40 88 456 "inst43" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst34 " "Logic cell \"inst34\"" {  } { { "main.bdf" "inst34" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1024 -72 -40 1072 "inst34" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "lc2 " "Logic cell \"lc2\"" {  } { { "main.bdf" "lc2" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 584 304 336 632 "lc2" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst32 " "Logic cell \"inst32\"" {  } { { "main.bdf" "inst32" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 376 -64 -16 408 "inst32" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "main.bdf" "inst28" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 224 -216 -184 272 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst35 " "Logic cell \"inst35\"" {  } { { "main.bdf" "inst35" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1448 240 288 1480 "inst35" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst33 " "Logic cell \"inst33\"" {  } { { "main.bdf" "inst33" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1304 240 288 1336 "inst33" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901458466 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1739901458466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739901458469 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739901458469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739901458469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739901458469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901458529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:57:38 2025 " "Processing ended: Tue Feb 18 14:57:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901458529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901458529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901458529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901458529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739901459519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901459519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:57:39 2025 " "Processing started: Tue Feb 18 14:57:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901459519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739901459519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Counter10 -c Counter10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Counter10 -c Counter10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739901459519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739901459572 ""}
{ "Info" "0" "" "Project  = Counter10" {  } {  } 0 0 "Project  = Counter10" 0 0 "Fitter" 0 0 1739901459573 ""}
{ "Info" "0" "" "Revision = Counter10" {  } {  } 0 0 "Revision = Counter10" 0 0 "Fitter" 0 0 1739901459573 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1739901459634 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Counter10 EPM240T100I5 " "Selected device EPM240T100I5 for design \"Counter10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739901459637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739901459715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739901459715 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739901459755 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739901459760 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739901459814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739901459814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739901459814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739901459814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739901459814 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739901459814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter10.sdc " "Synopsys Design Constraints File file not found: 'Counter10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1739901459866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739901459866 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|combout " "Node \"inst39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst36\|dataa " "Node \"inst36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst36\|combout " "Node \"inst36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|datac " "Node \"inst25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|combout " "Node \"inst25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst45\|dataa " "Node \"inst45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst45\|combout " "Node \"inst45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|datac " "Node \"inst39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901459870 ""}  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1192 256 304 1224 "inst39" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1368 40 88 1400 "inst36" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 880 128 160 928 "inst25" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 448 64 112 480 "inst45" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1739901459870 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1739901459875 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1739901459875 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 counter_mod4:cm1\|inst1 " "   1.000 counter_mod4:cm1\|inst1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 counter_mod4:cm1\|inst3 " "   1.000 counter_mod4:cm1\|inst3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:inst10\|sff1 " "   1.000 debouncer:inst10\|sff1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:inst14\|sff1 " "   1.000 debouncer:inst14\|sff1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:inst17\|sff1 " "   1.000 debouncer:inst17\|sff1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " "   1.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst26 " "   1.000       inst26" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] " "   1.000 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " "   1.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " "   1.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " "   1.000 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739901459875 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1739901459875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739901459882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739901459882 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1739901459885 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst35 " "Destination \"inst35\" may be non-global or may not use global clock" {  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1448 240 288 1480 "inst35" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""}  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 176 -952 -784 192 "clk" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1739901459899 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst35 Global clock " "Automatically promoted signal \"inst35\" to use Global clock" {  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1448 240 288 1480 "inst35" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1739901459899 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst28 Global clock " "Automatically promoted some destinations of signal \"inst28\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank_show:inst15\|inst " "Destination \"register_bank_show:inst15\|inst\" may be non-global or may not use global clock" {  } { { "register_bank_show.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 528 1016 1080 576 "inst" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank_show:inst15\|inst41 " "Destination \"register_bank_show:inst15\|inst41\" may be non-global or may not use global clock" {  } { { "register_bank_show.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 624 1016 1080 672 "inst41" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank_show:inst15\|inst40 " "Destination \"register_bank_show:inst15\|inst40\" may be non-global or may not use global clock" {  } { { "register_bank_show.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 680 1016 1080 728 "inst40" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank_show:inst15\|inst43 " "Destination \"register_bank_show:inst15\|inst43\" may be non-global or may not use global clock" {  } { { "register_bank_show.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf" { { 576 1016 1080 624 "inst43" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank:rb2\|inst " "Destination \"register_bank:rb2\|inst\" may be non-global or may not use global clock" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { { 208 -896 -832 256 "inst" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank:rb2\|inst41 " "Destination \"register_bank:rb2\|inst41\" may be non-global or may not use global clock" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { { 304 -896 -832 352 "inst41" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank:rb2\|inst40 " "Destination \"register_bank:rb2\|inst40\" may be non-global or may not use global clock" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { { 360 -896 -832 408 "inst40" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "register_bank:rb2\|inst43 " "Destination \"register_bank:rb2\|inst43\" may be non-global or may not use global clock" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { { 256 -896 -832 304 "inst43" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1739901459899 ""}  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 224 -216 -184 272 "inst28" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1739901459899 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "register_bank:rb2\|inst Global clock " "Automatically promoted signal \"register_bank:rb2\|inst\" to use Global clock" {  } { { "register_bank.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf" { { 208 -896 -832 256 "inst" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1739901459899 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1739901459899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1739901459903 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1739901459939 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1739901459991 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1739901459991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1739901459991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739901459991 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20 " "Node \"DS18B20\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DS18B20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SCL " "Node \"IIC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SDA " "Node \"IIC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor1 " "Node \"Motor1\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor2 " "Node \"Motor2\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor3 " "Node \"Motor3\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor4 " "Node \"Motor4\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_clk " "Node \"ad_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_data " "Node \"ad_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_ncs " "Node \"ad_ncs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey1 " "Node \"ckey1\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey2 " "Node \"ckey2\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey3 " "Node \"ckey3\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey4 " "Node \"ckey4\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_clk " "Node \"da_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_cs " "Node \"da_cs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_din " "Node \"da_din\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig4 " "Node \"dig4\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig5 " "Node \"dig5\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig6 " "Node \"dig6\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig7 " "Node \"dig7\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key5 " "Node \"key5\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[10\] " "Node \"lcd\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[11\] " "Node \"lcd\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[8\] " "Node \"lcd\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[9\] " "Node \"lcd\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3 " "Node \"led3\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led4 " "Node \"led4\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led5 " "Node \"led5\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led6 " "Node \"led6\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led7 " "Node \"led7\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_dat " "Node \"ps2_dat\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739901460001 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1739901460001 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739901460002 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739901460006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739901460132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739901460309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739901460312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739901461202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739901461203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739901461246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Counter10/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739901461531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739901461531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739901461949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739901461949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739901461950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739901461965 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739901461972 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1739901461983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/Projects/Counter10/output_files/Counter10.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/Projects/Counter10/output_files/Counter10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739901462016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 63 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901462041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:57:42 2025 " "Processing ended: Tue Feb 18 14:57:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901462041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901462041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901462041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739901462041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739901463103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901463103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:57:42 2025 " "Processing started: Tue Feb 18 14:57:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901463103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739901463103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Counter10 -c Counter10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Counter10 -c Counter10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739901463104 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1739901463339 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739901463343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901463425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:57:43 2025 " "Processing ended: Tue Feb 18 14:57:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901463425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901463425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901463425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739901463425 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739901463688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739901464498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901464498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:57:44 2025 " "Processing started: Tue Feb 18 14:57:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901464498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739901464498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Counter10 -c Counter10 " "Command: quartus_sta Counter10 -c Counter10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739901464498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739901464567 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1739901464670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901464755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901464755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739901464855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739901465043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter10.sdc " "Synopsys Design Constraints File file not found: 'Counter10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1739901465079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465079 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_mod4:cm1\|inst3 counter_mod4:cm1\|inst3 " "create_clock -period 1.000 -name counter_mod4:cm1\|inst3 counter_mod4:cm1\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name eq_ch_temp:inst20\|cnt_mod3:inst9\|inst eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " "create_clock -period 1.000 -name eq_ch_temp:inst20\|cnt_mod3:inst9\|inst eq_ch_temp:inst20\|cnt_mod3:inst9\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_mod4:cm1\|inst1 counter_mod4:cm1\|inst1 " "create_clock -period 1.000 -name counter_mod4:cm1\|inst1 counter_mod4:cm1\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst10\|sff1 debouncer:inst10\|sff1 " "create_clock -period 1.000 -name debouncer:inst10\|sff1 debouncer:inst10\|sff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst26 inst26 " "create_clock -period 1.000 -name inst26 inst26" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst14\|sff1 debouncer:inst14\|sff1 " "create_clock -period 1.000 -name debouncer:inst14\|sff1 debouncer:inst14\|sff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst17\|sff1 debouncer:inst17\|sff1 " "create_clock -period 1.000 -name debouncer:inst17\|sff1 debouncer:inst17\|sff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " "create_clock -period 1.000 -name timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739901465082 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739901465082 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|combout " "Node \"inst39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst36\|datab " "Node \"inst36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst36\|combout " "Node \"inst36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|dataa " "Node \"inst25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|combout " "Node \"inst25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst45\|datad " "Node \"inst45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst45\|combout " "Node \"inst45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|datab " "Node \"inst39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901465083 ""}  } { { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1192 256 304 1224 "inst39" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 1368 40 88 1400 "inst36" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 880 128 160 928 "inst25" "" } } } } { "main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf" { { 448 64 112 480 "inst45" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1739901465083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739901465087 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1739901465094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739901465097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.649 " "Worst-case setup slack is -14.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.649             -31.546 debouncer:inst14\|sff1  " "  -14.649             -31.546 debouncer:inst14\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.534            -410.982 clk  " "  -10.534            -410.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.384             -22.342 counter_mod4:cm1\|inst3  " "   -8.384             -22.342 counter_mod4:cm1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.398             -11.993 debouncer:inst17\|sff1  " "   -7.398             -11.993 debouncer:inst17\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.002             -18.705 debouncer:inst10\|sff1  " "   -6.002             -18.705 debouncer:inst10\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.648              -7.289 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]  " "   -3.648              -7.289 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438             -47.475 counter_mod4:cm1\|inst1  " "   -2.438             -47.475 counter_mod4:cm1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802              -4.820 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9  " "   -1.802              -4.820 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705              -5.099 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]  " "   -1.705              -5.099 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305             -11.587 inst26  " "   -1.305             -11.587 inst26 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst  " "   -1.194              -1.194 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.555               0.000 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\]  " "    5.555               0.000 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.387 " "Worst-case hold slack is -11.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.387            -137.023 debouncer:inst17\|sff1  " "  -11.387            -137.023 debouncer:inst17\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.401            -117.303 counter_mod4:cm1\|inst3  " "  -10.401            -117.303 counter_mod4:cm1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.442              -6.442 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\]  " "   -6.442              -6.442 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.220             -39.832 debouncer:inst14\|sff1  " "   -6.220             -39.832 debouncer:inst14\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297             -66.611 clk  " "   -4.297             -66.611 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -1.495 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]  " "   -0.751              -1.495 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.242 debouncer:inst10\|sff1  " "   -0.176              -0.242 debouncer:inst10\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.147 counter_mod4:cm1\|inst1  " "   -0.147              -0.147 counter_mod4:cm1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.580 inst26  " "   -0.146              -0.580 inst26 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]  " "    1.455               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst  " "    1.640               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9  " "    1.669               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.662 " "Worst-case recovery slack is -13.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.662             -28.181 debouncer:inst17\|sff1  " "  -13.662             -28.181 debouncer:inst17\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.141             -93.055 debouncer:inst14\|sff1  " "  -13.141             -93.055 debouncer:inst14\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.012             -40.048 debouncer:inst10\|sff1  " "  -10.012             -40.048 debouncer:inst10\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.396             -31.771 counter_mod4:cm1\|inst3  " "   -9.396             -31.771 counter_mod4:cm1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.103             -27.309 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9  " "   -9.103             -27.309 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.694            -199.222 counter_mod4:cm1\|inst1  " "   -7.694            -199.222 counter_mod4:cm1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.631            -160.686 inst26  " "   -6.631            -160.686 inst26 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.955              -4.955 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst  " "   -4.955              -4.955 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721              -8.163 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]  " "   -2.721              -8.163 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.552               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]  " "    3.552               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -8.520 " "Worst-case removal slack is -8.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.520             -67.576 debouncer:inst17\|sff1  " "   -8.520             -67.576 debouncer:inst17\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.534             -48.842 counter_mod4:cm1\|inst3  " "   -7.534             -48.842 counter_mod4:cm1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.025             -12.050 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]  " "   -6.025             -12.050 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353              -6.706 debouncer:inst14\|sff1  " "   -3.353              -6.706 debouncer:inst14\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236             -17.704 inst26  " "   -1.236             -17.704 inst26 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049              -4.196 counter_mod4:cm1\|inst1  " "   -1.049              -4.196 counter_mod4:cm1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.396               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9  " "    2.396               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.583               0.000 debouncer:inst10\|sff1  " "    2.583               0.000 debouncer:inst10\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]  " "    2.757               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.401               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst  " "    5.401               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.202 " "Worst-case minimum pulse width slack is -4.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202             -72.444 counter_mod4:cm1\|inst3  " "   -4.202             -72.444 counter_mod4:cm1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185             -20.254 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\]  " "   -2.185             -20.254 timer_500m_5s:inst\|clk_500m_1s:inst\|lpm_counter:inst\|cntr_nmj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850             -10.036 debouncer:inst14\|sff1  " "   -1.850             -10.036 debouncer:inst14\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -2.530 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\]  " "   -0.599              -2.530 lpm_counter:inst21\|cntr_3vi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\]  " "    0.029               0.000 seven_seg_selector_10khz:sss1\|lpm_counter:inst\|cntr_u1j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 counter_mod4:cm1\|inst1  " "    0.234               0.000 counter_mod4:cm1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:inst10\|sff1  " "    0.234               0.000 debouncer:inst10\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:inst17\|sff1  " "    0.234               0.000 debouncer:inst17\|sff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst  " "    0.234               0.000 eq_ch_temp:inst20\|cnt_mod3:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 inst26  " "    0.234               0.000 inst26 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9  " "    0.234               0.000 timer_500m_5s:inst\|clk_500m_1s:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739901465108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739901465108 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1739901465313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739901465338 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739901465339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901465393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:57:45 2025 " "Processing ended: Tue Feb 18 14:57:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901465393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901465393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901465393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739901465393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1739901466471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901466471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:57:46 2025 " "Processing started: Tue Feb 18 14:57:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901466471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739901466471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Counter10 -c Counter10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Counter10 -c Counter10" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739901466472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter10.vo /mnt/caio/General/UFPE/ED/Projects/Counter10/simulation/modelsim/ simulation " "Generated file Counter10.vo in folder \"/mnt/caio/General/UFPE/ED/Projects/Counter10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1739901466830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901466843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:57:46 2025 " "Processing ended: Tue Feb 18 14:57:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901466843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901466843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901466843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739901466843 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739901466990 ""}
