

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Apr 29 20:36:09 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F887 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     008F                     OSCCON          equ	143	;# 
    98     0090                     OSCTUNE         equ	144	;# 
    99     0091                     SSPCON2         equ	145	;# 
   100     0092                     PR2             equ	146	;# 
   101     0093                     SSPADD          equ	147	;# 
   102     0093                     SSPMSK          equ	147	;# 
   103     0093                     MSK             equ	147	;# 
   104     0094                     SSPSTAT         equ	148	;# 
   105     0095                     WPUB            equ	149	;# 
   106     0096                     IOCB            equ	150	;# 
   107     0097                     VRCON           equ	151	;# 
   108     0098                     TXSTA           equ	152	;# 
   109     0099                     SPBRG           equ	153	;# 
   110     009A                     SPBRGH          equ	154	;# 
   111     009B                     PWM1CON         equ	155	;# 
   112     009C                     ECCPAS          equ	156	;# 
   113     009D                     PSTRCON         equ	157	;# 
   114     009E                     ADRESL          equ	158	;# 
   115     009F                     ADCON1          equ	159	;# 
   116     0105                     WDTCON          equ	261	;# 
   117     0107                     CM1CON0         equ	263	;# 
   118     0108                     CM2CON0         equ	264	;# 
   119     0109                     CM2CON1         equ	265	;# 
   120     010C                     EEDATA          equ	268	;# 
   121     010C                     EEDAT           equ	268	;# 
   122     010D                     EEADR           equ	269	;# 
   123     010E                     EEDATH          equ	270	;# 
   124     010F                     EEADRH          equ	271	;# 
   125     0185                     SRCON           equ	389	;# 
   126     0187                     BAUDCTL         equ	391	;# 
   127     0188                     ANSEL           equ	392	;# 
   128     0189                     ANSELH          equ	393	;# 
   129     018C                     EECON1          equ	396	;# 
   130     018D                     EECON2          equ	397	;# 
   131     0000                     INDF            equ	0	;# 
   132     0001                     TMR0            equ	1	;# 
   133     0002                     PCL             equ	2	;# 
   134     0003                     STATUS          equ	3	;# 
   135     0004                     FSR             equ	4	;# 
   136     0005                     PORTA           equ	5	;# 
   137     0006                     PORTB           equ	6	;# 
   138     0007                     PORTC           equ	7	;# 
   139     0008                     PORTD           equ	8	;# 
   140     0009                     PORTE           equ	9	;# 
   141     000A                     PCLATH          equ	10	;# 
   142     000B                     INTCON          equ	11	;# 
   143     000C                     PIR1            equ	12	;# 
   144     000D                     PIR2            equ	13	;# 
   145     000E                     TMR1            equ	14	;# 
   146     000E                     TMR1L           equ	14	;# 
   147     000F                     TMR1H           equ	15	;# 
   148     0010                     T1CON           equ	16	;# 
   149     0011                     TMR2            equ	17	;# 
   150     0012                     T2CON           equ	18	;# 
   151     0013                     SSPBUF          equ	19	;# 
   152     0014                     SSPCON          equ	20	;# 
   153     0015                     CCPR1           equ	21	;# 
   154     0015                     CCPR1L          equ	21	;# 
   155     0016                     CCPR1H          equ	22	;# 
   156     0017                     CCP1CON         equ	23	;# 
   157     0018                     RCSTA           equ	24	;# 
   158     0019                     TXREG           equ	25	;# 
   159     001A                     RCREG           equ	26	;# 
   160     001B                     CCPR2           equ	27	;# 
   161     001B                     CCPR2L          equ	27	;# 
   162     001C                     CCPR2H          equ	28	;# 
   163     001D                     CCP2CON         equ	29	;# 
   164     001E                     ADRESH          equ	30	;# 
   165     001F                     ADCON0          equ	31	;# 
   166     0081                     OPTION_REG      equ	129	;# 
   167     0085                     TRISA           equ	133	;# 
   168     0086                     TRISB           equ	134	;# 
   169     0087                     TRISC           equ	135	;# 
   170     0088                     TRISD           equ	136	;# 
   171     0089                     TRISE           equ	137	;# 
   172     008C                     PIE1            equ	140	;# 
   173     008D                     PIE2            equ	141	;# 
   174     008E                     PCON            equ	142	;# 
   175     008F                     OSCCON          equ	143	;# 
   176     0090                     OSCTUNE         equ	144	;# 
   177     0091                     SSPCON2         equ	145	;# 
   178     0092                     PR2             equ	146	;# 
   179     0093                     SSPADD          equ	147	;# 
   180     0093                     SSPMSK          equ	147	;# 
   181     0093                     MSK             equ	147	;# 
   182     0094                     SSPSTAT         equ	148	;# 
   183     0095                     WPUB            equ	149	;# 
   184     0096                     IOCB            equ	150	;# 
   185     0097                     VRCON           equ	151	;# 
   186     0098                     TXSTA           equ	152	;# 
   187     0099                     SPBRG           equ	153	;# 
   188     009A                     SPBRGH          equ	154	;# 
   189     009B                     PWM1CON         equ	155	;# 
   190     009C                     ECCPAS          equ	156	;# 
   191     009D                     PSTRCON         equ	157	;# 
   192     009E                     ADRESL          equ	158	;# 
   193     009F                     ADCON1          equ	159	;# 
   194     0105                     WDTCON          equ	261	;# 
   195     0107                     CM1CON0         equ	263	;# 
   196     0108                     CM2CON0         equ	264	;# 
   197     0109                     CM2CON1         equ	265	;# 
   198     010C                     EEDATA          equ	268	;# 
   199     010C                     EEDAT           equ	268	;# 
   200     010D                     EEADR           equ	269	;# 
   201     010E                     EEDATH          equ	270	;# 
   202     010F                     EEADRH          equ	271	;# 
   203     0185                     SRCON           equ	389	;# 
   204     0187                     BAUDCTL         equ	391	;# 
   205     0188                     ANSEL           equ	392	;# 
   206     0189                     ANSELH          equ	393	;# 
   207     018C                     EECON1          equ	396	;# 
   208     018D                     EECON2          equ	397	;# 
   209     0006                     _PORTB          set	6
   210     0018                     _RCSTAbits      set	24
   211     0019                     _TXREG          set	25
   212     000C                     _PIR1bits       set	12
   213     0098                     _TXSTAbits      set	152
   214     0099                     _SPBRG          set	153
   215     0081                     _OPTION_REGbits set	129
   216     0086                     _TRISB          set	134
   217     008F                     _OSCCONbits     set	143
   218                           
   219                           	psect	cinit
   220     07FC                     start_initialization:	
   221                           ; #config settings
   222                           
   223     07FC                     __initialization:
   224     07FC                     end_of_initialization:	
   225                           ;End of C runtime variable initialization code
   226                           
   227     07FC                     __end_of__initialization:
   228     07FC  0183               	clrf	3
   229     07FD  120A  118A  2FD7   	ljmp	_main	;jump to C main() function
   230                           
   231                           	psect	cstackCOMMON
   232     0070                     __pcstackCOMMON:
   233     0070                     ?_USARTWriteChr:
   234     0070                     ?_main:	
   235                           ; 1 bytes @ 0x0
   236                           
   237     0070                     USARTWriteChr@c:	
   238                           ; 1 bytes @ 0x0
   239                           
   240     0070                     ??_USARTWriteChr:	
   241                           ; 1 bytes @ 0x0
   242                           
   243                           
   244                           ; 1 bytes @ 0x0
   245     0070                     	ds	1
   246     0071                     ??_main:
   247                           
   248                           ; 1 bytes @ 0x1
   249     0071                     	ds	2
   250                           
   251                           	psect	maintext
   252     07D7                     __pmaintext:	
   253 ;;
   254 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   255 ;;
   256 ;; *************** function _main *****************
   257 ;; Defined at:
   258 ;;		line 28 in file "Uno.c"
   259 ;; Parameters:    Size  Location     Type
   260 ;;		None
   261 ;; Auto vars:     Size  Location     Type
   262 ;;		None
   263 ;; Return value:  Size  Location     Type
   264 ;;                  1    wreg      void 
   265 ;; Registers used:
   266 ;;		wreg, status,2, status,0, pclath, cstack
   267 ;; Tracked objects:
   268 ;;		On entry : B00/0
   269 ;;		On exit  : 0/0
   270 ;;		Unchanged: 0/0
   271 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   272 ;;      Params:         0       0       0       0       0
   273 ;;      Locals:         0       0       0       0       0
   274 ;;      Temps:          2       0       0       0       0
   275 ;;      Totals:         2       0       0       0       0
   276 ;;Total ram usage:        2 bytes
   277 ;; Hardware stack levels required when called: 1
   278 ;; This function calls:
   279 ;;		_USARTWriteChr
   280 ;; This function is called by:
   281 ;;		Startup code after reset
   282 ;; This function uses a non-reentrant model
   283 ;;
   284                           
   285     07D7                     _main:	
   286                           ;psect for function _main
   287                           
   288     07D7                     l582:	
   289                           ;incstack = 0
   290                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   291                           
   292     07D7  1683               	bsf	3,5	;RP0=1, select bank1
   293     07D8  1303               	bcf	3,6	;RP1=0, select bank1
   294     07D9  080F               	movf	15,w	;volatile
   295     07DA  398F               	andlw	-113
   296     07DB  3860               	iorlw	96
   297     07DC  008F               	movwf	15	;volatile
   298     07DD                     l584:
   299     07DD  30FF               	movlw	255
   300     07DE  0086               	movwf	6	;volatile
   301     07DF                     l586:
   302     07DF  1381               	bcf	1,7	;volatile
   303     07E0                     l588:
   304     07E0  3019               	movlw	25
   305     07E1  0099               	movwf	25	;volatile
   306     07E2                     l590:
   307     07E2  1698               	bsf	24,5	;volatile
   308     07E3                     l592:
   309     07E3  1518               	bsf	24,2	;volatile
   310     07E4                     l594:
   311     07E4  1283               	bcf	3,5	;RP0=0, select bank0
   312     07E5  1303               	bcf	3,6	;RP1=0, select bank0
   313     07E6  1798               	bsf	24,7	;volatile
   314     07E7                     l596:
   315     07E7  1283               	bcf	3,5	;RP0=0, select bank0
   316     07E8  1303               	bcf	3,6	;RP1=0, select bank0
   317     07E9  0806               	movf	6,w	;volatile
   318     07EA  120A  118A  27CD  120A  118A  	fcall	_USARTWriteChr
   319     07EF                     l598:
   320     07EF  3082               	movlw	130
   321     07F0  00F2               	movwf	??_main+1
   322     07F1  30DD               	movlw	221
   323     07F2  00F1               	movwf	??_main
   324     07F3                     u27:
   325     07F3  0BF1               	decfsz	??_main,f
   326     07F4  2FF3               	goto	u27
   327     07F5  0BF2               	decfsz	??_main+1,f
   328     07F6  2FF3               	goto	u27
   329     07F7  2FF8               	nop2
   330     07F8  2FE7               	goto	l596
   331     07F9  120A  118A  2800   	ljmp	start
   332     07FC                     __end_of_main:
   333                           
   334                           	psect	text1
   335     07CD                     __ptext1:	
   336 ;; *************** function _USARTWriteChr *****************
   337 ;; Defined at:
   338 ;;		line 23 in file "Uno.c"
   339 ;; Parameters:    Size  Location     Type
   340 ;;  c               1    wreg     unsigned char 
   341 ;; Auto vars:     Size  Location     Type
   342 ;;  c               1    0[COMMON] unsigned char 
   343 ;; Return value:  Size  Location     Type
   344 ;;                  1    wreg      void 
   345 ;; Registers used:
   346 ;;		wreg
   347 ;; Tracked objects:
   348 ;;		On entry : 0/0
   349 ;;		On exit  : 0/0
   350 ;;		Unchanged: 0/0
   351 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   352 ;;      Params:         0       0       0       0       0
   353 ;;      Locals:         1       0       0       0       0
   354 ;;      Temps:          0       0       0       0       0
   355 ;;      Totals:         1       0       0       0       0
   356 ;;Total ram usage:        1 bytes
   357 ;; Hardware stack levels used: 1
   358 ;; This function calls:
   359 ;;		Nothing
   360 ;; This function is called by:
   361 ;;		_main
   362 ;; This function uses a non-reentrant model
   363 ;;
   364                           
   365     07CD                     _USARTWriteChr:	
   366                           ;psect for function _USARTWriteChr
   367                           
   368                           
   369                           ;incstack = 0
   370                           ; Regs used in _USARTWriteChr: [wreg]
   371                           ;USARTWriteChr@c stored from wreg
   372     07CD  00F0               	movwf	USARTWriteChr@c
   373     07CE                     l578:
   374     07CE                     l23:	
   375                           ;Uno.c: 24: }
   376                           
   377     07CE  1283               	bcf	3,5	;RP0=0, select bank0
   378     07CF  1303               	bcf	3,6	;RP1=0, select bank0
   379     07D0  1E0C               	btfss	12,4	;volatile
   380     07D1  2FD3               	goto	u11
   381     07D2  2FD4               	goto	u10
   382     07D3                     u11:
   383     07D3  2FCE               	goto	l23
   384     07D4                     u10:
   385     07D4                     l580:
   386     07D4  0870               	movf	USARTWriteChr@c,w
   387     07D5  0099               	movwf	25	;volatile
   388     07D6                     l26:
   389     07D6  0008               	return
   390     07D7                     __end_of_USARTWriteChr:
   391     0002                     ___latbits      equ	2
   392     007E                     btemp           set	126	;btemp
   393     007E                     wtemp0          set	126
   394                           
   395                           	psect	config
   396                           
   397                           ;Config register CONFIG1 @ 0x2007
   398                           ;	Oscillator Selection bits
   399                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   400                           ;	Watchdog Timer Enable bit
   401                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   402                           ;	Power-up Timer Enable bit
   403                           ;	PWRTE = OFF, PWRT disabled
   404                           ;	RE3/MCLR pin function select bit
   405                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   406                           ;	Code Protection bit
   407                           ;	CP = OFF, Program memory code protection is disabled
   408                           ;	Data Code Protection bit
   409                           ;	CPD = OFF, Data memory code protection is disabled
   410                           ;	Brown Out Reset Selection bits
   411                           ;	BOREN = ON, BOR enabled
   412                           ;	Internal External Switchover bit
   413                           ;	IESO = ON, Internal/External Switchover mode is enabled
   414                           ;	Fail-Safe Clock Monitor Enabled bit
   415                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   416                           ;	Low Voltage Programming Enable bit
   417                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   418                           ;	In-Circuit Debugger Mode bit
   419                           ;	DEBUG = 0x1, unprogrammed default
   420     2007                     	org	8199
   421     2007  2FF4               	dw	12276

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_USARTWriteChr

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              1 COMMON     2     2      0
                      _USARTWriteChr
 ---------------------------------------------------------------------------------
 (1) _USARTWriteChr                                        1     1      0      15
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _USARTWriteChr

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Apr 29 20:36:09 2025

                     l23 07CE                       l26 07D6                       u10 07D4  
                     u11 07D3                       u27 07F3                      l580 07D4  
                    l590 07E2                      l582 07D7                      l592 07E3  
                    l584 07DD                      l578 07CE                      l594 07E4  
                    l586 07DF                      l596 07E7                      l588 07E0  
                    l598 07EF                     _main 07D7                     btemp 007E  
         ?_USARTWriteChr 0070                     start 0000                    ?_main 0070  
                  _SPBRG 0099                    _PORTB 0006                    _TRISB 0086  
                  _TXREG 0019                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0071  
        ??_USARTWriteChr 0070  __end_of__initialization 07FC           __pcstackCOMMON 0070  
         _OPTION_REGbits 0081               __pmaintext 07D7                  __ptext1 07CD  
   end_of_initialization 07FC                _RCSTAbits 0018           USARTWriteChr@c 0070  
              _TXSTAbits 0098    __end_of_USARTWriteChr 07D7      start_initialization 07FC  
              ___latbits 0002                 _PIR1bits 000C               _OSCCONbits 008F  
          _USARTWriteChr 07CD  
