<stg><name>Conv_forward</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="3">
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="4">
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="5">
<condition id="59">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="47">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="6">
<condition id="57">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="48">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="7">
<condition id="55">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="11" to="8">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_113 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit4:0  %p_z_assign = phi i2 [ 0, %0 ], [ %filter_N, %.loopexit4.loopexit ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit4:1  %exitcond = icmp eq i2 %p_z_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit4:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit4:3  %filter_N = add i2 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="filter_N"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit4:4  br i1 %exitcond, label %4, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader47.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_z_assign, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
.preheader47.preheader:1  %tmp_18_cast = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:2  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader47:0  %p_x_assign = phi i2 [ 0, %.preheader47.preheader ], [ %i, %.preheader47.loopexit ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:1  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader47:2  %exitcond2 = icmp eq i2 %p_x_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader47:3  %i = add i2 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:4  br i1 %exitcond2, label %.loopexit4.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader46.preheader:0  %v_2 = shl i2 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="2">
<![CDATA[
.preheader46.preheader:1  %v_2_cast7 = zext i2 %v_2 to i3

]]></Node>
<StgValue><ssdm name="v_2_cast7"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="2">
<![CDATA[
.preheader46.preheader:2  %v_2_cast6 = zext i2 %v_2 to i32

]]></Node>
<StgValue><ssdm name="v_2_cast6"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="2">
<![CDATA[
.preheader46.preheader:3  %v_2_cast = zext i2 %v_2 to i4

]]></Node>
<StgValue><ssdm name="v_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader46.preheader:4  %vert_end = add i3 2, %v_2_cast7

]]></Node>
<StgValue><ssdm name="vert_end"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="3">
<![CDATA[
.preheader46.preheader:5  %vert_end_cast = zext i3 %vert_end to i32

]]></Node>
<StgValue><ssdm name="vert_end_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:6  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.loopexit:0  br label %.loopexit4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader46:0  %p_y_assign = phi i2 [ 0, %.preheader46.preheader ], [ %j, %.preheader46.loopexit ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:1  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader46:2  %exitcond1 = icmp eq i2 %p_y_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader46:3  %j = add i2 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:4  br i1 %exitcond1, label %.preheader47.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %horiz_start = shl i2 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="horiz_start"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="2">
<![CDATA[
:1  %horiz_start_cast5 = zext i2 %horiz_start to i3

]]></Node>
<StgValue><ssdm name="horiz_start_cast5"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="2">
<![CDATA[
:2  %horiz_start_cast = zext i2 %horiz_start to i32

]]></Node>
<StgValue><ssdm name="horiz_start_cast"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp1 = add i2 %horiz_start, %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2">
<![CDATA[
:4  %tmp_40 = trunc i2 %p_z_assign to i1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:5  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_40, i2 %tmp1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
:6  %tmp_15 = zext i3 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_layer1_output_d = getelementptr [8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="conv_layer1_output_d"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:8  store i16 0, i16* %conv_layer1_output_d, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %horiz_end = add i3 2, %horiz_start_cast5

]]></Node>
<StgValue><ssdm name="horiz_end"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
:10  %horiz_end_cast = zext i3 %horiz_end to i32

]]></Node>
<StgValue><ssdm name="horiz_end_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="2">
<![CDATA[
:11  %tmp_16 = zext i2 %horiz_start to i31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.loopexit:0  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_z_assign_2 = phi i2 [ 0, %1 ], [ %ch, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_z_assign_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:1  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 0)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %exitcond3 = icmp eq i2 %p_z_assign_2, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %ch = add i2 %p_z_assign_2, 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %.preheader46.loopexit, label %.preheader48.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2">
<![CDATA[
.preheader48.preheader:0  %tmp_41 = trunc i2 %p_z_assign_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.preheader48.preheader:1  %tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_41, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
.preheader48.preheader:2  %tmp_53_cast = zext i5 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.preheader48.preheader:3  %tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_41, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="3">
<![CDATA[
.preheader48.preheader:4  %tmp_54_cast = zext i3 %tmp_18 to i4

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48.preheader:5  %p_x_assign_2 = sub i4 %tmp_54_cast, %v_2_cast

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
.preheader48.preheader:6  %p_x_assign_2_cast = sext i4 %p_x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="p_x_assign_2_cast"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:7  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.loopexit:0  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader48:0  %p_x_assign_1 = phi i32 [ %v, %3 ], [ %v_2_cast6, %.preheader48.preheader ]

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader48:1  %tmp_19 = icmp slt i32 %p_x_assign_1, %vert_end_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:2  br i1 %tmp_19, label %.preheader.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %p_y_assign_1 = phi i32 [ %ho_1, %2 ], [ %horiz_start_cast, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_y_assign_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_20 = icmp slt i32 %p_y_assign_1, %horiz_end_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_20, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = shl i32 %p_y_assign_1, 2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp2 = add i32 %p_x_assign_1, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_21 = add i32 %tmp2, %tmp_53_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_22 = sext i32 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="32">
<![CDATA[
:4  %tmp_43 = trunc i32 %p_y_assign_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %p_y_assign_s = sub i31 %tmp_43, %tmp_16

]]></Node>
<StgValue><ssdm name="p_y_assign_s"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:6  %tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %p_y_assign_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp3 = add i32 %p_x_assign_2_cast, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_25 = add i32 %tmp3, %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32">
<![CDATA[
:9  %tmp_44 = trunc i32 %tmp_25 to i6

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %tmp_24 = add i6 %tmp_44, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_layer1_a_slice_s = getelementptr [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="conv_layer1_a_slice_s"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
:14  %conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2

]]></Node>
<StgValue><ssdm name="conv_layer1_a_slice_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %ho_1 = add nsw i32 1, %p_y_assign_1

]]></Node>
<StgValue><ssdm name="ho_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %v = add nsw i32 %p_x_assign_1, 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
:11  %tmp_24_cast = sext i6 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %conv1_W_data_V_addr = getelementptr [16 x i10]* @conv1_W_data_V, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="conv1_W_data_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
:14  %conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2

]]></Node>
<StgValue><ssdm name="conv_layer1_a_slice_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="4">
<![CDATA[
:16  %conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_W_data_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="4">
<![CDATA[
:16  %conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_W_data_V_load"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
:19  %p_Val2_s = load i16* %conv_layer1_output_d, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="16">
<![CDATA[
:15  %OP1_V = sext i16 %conv_layer1_a_slice_1 to i24

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="10">
<![CDATA[
:17  %OP2_V = sext i10 %conv1_W_data_V_load to i24

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:18  %p_Val2_4 = mul i24 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
:19  %p_Val2_s = load i16* %conv_layer1_output_d, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
:20  %tmp_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:21  %p_Val2_5 = add i24 %tmp_26, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_5, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:23  store i16 %tmp_27, i16* %conv_layer1_output_d, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
