

================================================================
== Vivado HLS Report for 'selectionSort'
================================================================
* Date:           Thu Jul 15 19:33:08 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selectionSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  131327|    3|  131328|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1785|  131325|  7 ~ 515 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    100|
|Register         |        -|      -|     145|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     145|    171|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_fu_147_p2                 |     +    |      0|  0|   8|           8|           1|
    |index_min_2_fu_158_p2       |     +    |      0|  0|  16|          16|           1|
    |exitcond1_i_fu_141_p2       |   icmp   |      0|  0|   3|           8|           2|
    |exitcond_i_fu_164_p2        |   icmp   |      0|  0|   6|          16|           8|
    |tmp_4_i_fu_180_p2           |   icmp   |      0|  0|   6|          16|          16|
    |j_i_index_min1_i_fu_186_p3  |  select  |      0|  0|  16|           1|          16|
    |min_i_min1_i_fu_193_p3      |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  71|          66|          60|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_address0           |   8|          7|    8|         56|
    |A_d0                 |  16|          3|   16|         48|
    |ap_NS_fsm            |   4|         10|    1|         10|
    |index_min1_i_reg_88  |  16|          2|   16|         32|
    |index_min_reg_77     |   8|          2|    8|         16|
    |j_0_in_i_reg_108     |  16|          2|   16|         32|
    |min1_i_reg_98        |  16|          2|   16|         32|
    |p_0_reg_117          |  16|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 100|         30|   97|        258|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_1_reg_223         |   8|   0|    8|          0|
    |A_addr_2_reg_248         |   8|   0|    8|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |i_reg_218                |   8|   0|    8|          0|
    |index_min1_i_reg_88      |  16|   0|   16|          0|
    |index_min_2_reg_234      |  16|   0|   16|          0|
    |index_min_cast1_reg_209  |   8|   0|   16|          8|
    |index_min_reg_77         |   8|   0|    8|          0|
    |j_0_in_i_reg_108         |  16|   0|   16|          0|
    |min1_i_reg_98            |  16|   0|   16|          0|
    |min_2_reg_228            |  16|   0|   16|          0|
    |p_0_reg_117              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 145|   0|  153|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  selectionSort  | return value |
|ap_return        | out |   16| ap_ctrl_hs |  selectionSort  | return value |
|indexOutputData  |  in |    8|   ap_none  | indexOutputData |    scalar    |
|operation_V      |  in |    1|   ap_none  |   operation_V   |    pointer   |
|A_address0       | out |    8|  ap_memory |        A        |     array    |
|A_ce0            | out |    1|  ap_memory |        A        |     array    |
|A_we0            | out |    1|  ap_memory |        A        |     array    |
|A_d0             | out |   16|  ap_memory |        A        |     array    |
|A_q0             |  in |   16|  ap_memory |        A        |     array    |
+-----------------+-----+-----+------------+-----------------+--------------+

