
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106510                       # Number of seconds simulated
sim_ticks                                106510373937                       # Number of ticks simulated
final_tick                               633504271215                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135560                       # Simulator instruction rate (inst/s)
host_op_rate                                   171055                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6560732                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887812                       # Number of bytes of host memory used
host_seconds                                 16234.53                       # Real time elapsed on the host
sim_insts                                  2200759875                       # Number of instructions simulated
sim_ops                                    2777003739                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9026432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4720896                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13750784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1791360                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1791360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70519                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        36882                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107428                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13995                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13995                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84746975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44323345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129102767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15623                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16818643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16818643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16818643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84746975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44323345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145921411                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255420562                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21948711                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17786807                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015356                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8972935                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285904                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465161                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91176                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185613392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121978124                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21948711                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751065                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26724504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6174790                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5785292                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11617983                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014216                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222238998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195514494     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483514      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1962825      0.88%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592817      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998793      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555736      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184539      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740743      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13205537      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222238998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085932                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183499763                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7958940                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26615024                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90488                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4074777                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779385                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41728                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149606995                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        71973                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4074777                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184007819                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2647502                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3789265                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26164380                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1555249                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149469358                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        47637                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        283367                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       541286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       287923                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210285717                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697449173                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697449173                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39590199                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35725                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19181                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4788135                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14544956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       136074                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600519                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148393192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35709                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139385626                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146544                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24776485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51590590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2641                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222238998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298774                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162111859     72.94%     72.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25790173     11.60%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12505587      5.63%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337815      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7719078      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2589943      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676261      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379015      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222238998                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400674     59.48%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136022     20.19%     79.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136891     20.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117080328     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113599      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13027900      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147265      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139385626                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545710                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673587                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501830379                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173205860                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135807747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140059213                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       354886                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3311019                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          980                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       176981                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4074777                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1760724                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101985                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148428901                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14544956                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202707                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19175                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098948                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239081                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136844686                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12579686                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540938                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19725513                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19403748                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7145827                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.535762                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135808188                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135807747                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80455480                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222067195                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531702                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362302                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25621667                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017625                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218164221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166588488     76.36%     76.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277399     11.13%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10600204      4.86%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6014973      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360179      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710326      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326037      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954831      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331784      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218164221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331784                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364263487                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300936970                       # The number of ROB writes
system.switch_cpus0.timesIdled                3025678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33181564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.554206                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.554206                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391511                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391511                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616408062                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189166631                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138142168                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255420562                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22125474                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17953392                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2036689                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8976490                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8379359                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2401820                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95939                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191653149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123382184                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22125474                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10781179                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27167520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6220037                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6164355                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11843802                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2034727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229142100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201974580     88.14%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1891180      0.83%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3449466      1.51%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3180641      1.39%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2020350      0.88%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1661281      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          951182      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          967118      0.42%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13046302      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229142100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086624                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.483055                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189686710                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8148041                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27102926                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47568                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4156851                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3825541                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151469462                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4156851                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190173371                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1398581                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5622073                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26634881                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1156332                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151343420                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        202899                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       492575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214653570                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    705008394                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    705008394                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176629721                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38023810                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34784                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17392                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4237110                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14306439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7388788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83736                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631668                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150333944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34784                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141905850                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22762872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47995743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    229142100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.619292                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167936826     73.29%     73.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25921540     11.31%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13933509      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7063062      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8405029      3.67%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2729463      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2554688      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       451317      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146666      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229142100                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         428074     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149373     20.76%     80.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141995     19.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119326197     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2035149      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17392      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13161484      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7365628      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141905850                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.555577                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             719442                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005070                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513792787                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173131814                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138832543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142625292                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275836                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2791781                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94326                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4156851                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         982687                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119076                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150368728                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14306439                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7388788                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17392                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1085646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1136500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2222146                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139860658                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12698679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2045191                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20064158                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19742410                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7365479                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547570                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138832584                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138832543                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80139710                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223228049                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543545                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359004                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102868671                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126661886                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23707220                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2062553                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224985249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171643507     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24559024     10.92%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12733226      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4091928      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5624042      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1886343      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1090156      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964377      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2392646      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224985249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102868671                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126661886                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18809114                       # Number of memory references committed
system.switch_cpus1.commit.loads             11514655                       # Number of loads committed
system.switch_cpus1.commit.membars              17392                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18282357                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114112671                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2612470                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2392646                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372961709                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304895125                       # The number of ROB writes
system.switch_cpus1.timesIdled                2972584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26278462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102868671                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126661886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102868671                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.482977                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.482977                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402742                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402742                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629068807                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194298378                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139761883                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34784                       # number of misc regfile writes
system.l20.replacements                         72517                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8321                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72773                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.114342                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.972762                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.033864                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   245.413778                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.579596                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.038956                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.958648                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.002264                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2979                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2979                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7295                       # number of Writeback hits
system.l20.Writeback_hits::total                 7295                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2979                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2979                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70519                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70532                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70519                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70532                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70519                       # number of overall misses
system.l20.overall_misses::total                70532                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2449620                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14512756271                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14515205891                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2449620                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14512756271                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14515205891                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2449620                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14512756271                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14515205891                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73498                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73511                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7295                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7295                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73498                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73511                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73498                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73511                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.959468                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.959475                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.959468                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.959475                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.959468                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.959475                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205799.235256                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205796.034296                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205799.235256                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205796.034296                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205799.235256                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205796.034296                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6470                       # number of writebacks
system.l20.writebacks::total                     6470                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70519                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70532                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70519                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70532                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70519                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70532                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10284072171                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10285742860                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10284072171                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10285742860                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10284072171                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10285742860                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.959468                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.959475                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.959468                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.959475                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.959468                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.959475                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145834.061331                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145830.869109                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145834.061331                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145830.869109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145834.061331                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145830.869109                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         38743                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            9759                       # Total number of references to valid blocks.
system.l21.sampled_refs                         38999                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.250237                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.738478                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.095541                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   242.001998                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             1.163983                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000373                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.945320                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.004547                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3037                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3037                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8502                       # number of Writeback hits
system.l21.Writeback_hits::total                 8502                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3037                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3037                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3037                       # number of overall hits
system.l21.overall_hits::total                   3037                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        36882                       # number of ReadReq misses
system.l21.ReadReq_misses::total                36896                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        36882                       # number of demand (read+write) misses
system.l21.demand_misses::total                 36896                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        36882                       # number of overall misses
system.l21.overall_misses::total                36896                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2424323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7483981780                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7486406103                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2424323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7483981780                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7486406103                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2424323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7483981780                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7486406103                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39919                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39933                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8502                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8502                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39919                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39933                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39919                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39933                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.923921                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.923948                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.923921                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.923948                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.923921                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.923948                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202916.918280                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202905.629418                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202916.918280                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202905.629418                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202916.918280                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202905.629418                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7525                       # number of writebacks
system.l21.writebacks::total                     7525                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        36882                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           36896                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        36882                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            36896                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        36882                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           36896                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5264130816                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5265713174                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5264130816                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5265713174                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5264130816                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5265713174                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.923921                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.923948                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.923921                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.923948                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.923921                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.923948                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142728.995608                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142717.724794                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142728.995608                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142717.724794                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142728.995608                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142717.724794                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996682                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011625591                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060337.252546                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996682                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11617967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11617967                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11617967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11617967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11617967                       # number of overall hits
system.cpu0.icache.overall_hits::total       11617967                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3076152                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3076152                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11617983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11617983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11617983                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11617983                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11617983                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11617983                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73498                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179477887                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73754                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2433.466483                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054335                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945665                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9414319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9414319                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18975                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18975                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406977                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406977                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406977                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406977                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185541                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185541                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40174816124                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40174816124                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40174816124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40174816124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40174816124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40174816124                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599860                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599860                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592518                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592518                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592518                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592518                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019327                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019327                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011182                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011182                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011182                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011182                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 216527.970228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 216527.970228                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 216527.970228                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 216527.970228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 216527.970228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 216527.970228                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7295                       # number of writebacks
system.cpu0.dcache.writebacks::total             7295                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112043                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112043                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112043                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112043                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73498                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73498                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73498                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73498                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15307210139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15307210139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15307210139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15307210139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15307210139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15307210139                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 208267.029565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 208267.029565                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 208267.029565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 208267.029565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 208267.029565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 208267.029565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009742636                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180869.624190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11843786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11843786                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11843786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11843786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11843786                       # number of overall hits
system.cpu1.icache.overall_hits::total       11843786                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3021435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3021435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11843802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11843802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11843802                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11843802                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11843802                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11843802                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39919                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168242156                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40175                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4187.732570                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.263406                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.736594                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907279                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092721                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9543430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9543430                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261414                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261414                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17392                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17392                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16804844                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16804844                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16804844                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16804844                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120403                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120403                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120403                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25764227483                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25764227483                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25764227483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25764227483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25764227483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25764227483                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9663833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9663833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7261414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7261414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16925247                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16925247                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16925247                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16925247                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012459                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012459                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007114                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007114                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007114                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007114                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 213983.268548                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 213983.268548                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 213983.268548                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 213983.268548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 213983.268548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 213983.268548                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8502                       # number of writebacks
system.cpu1.dcache.writebacks::total             8502                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80484                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80484                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80484                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80484                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80484                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39919                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39919                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7998425359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7998425359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7998425359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7998425359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7998425359                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7998425359                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 200366.375886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 200366.375886                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 200366.375886                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 200366.375886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 200366.375886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 200366.375886                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
