module t_ff (
    input wire clk, rst,
    input wire t,
    output reg q
);

always @(posedge clk or posedge rst) begin
    if(rst) q <= 1'b0;
    else if(t) q <= ~q;
end
    
endmodule