#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 10:04:05 2025
# Process ID: 7224
# Current directory: D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.runs/synth_1
# Command line: vivado.exe -log Top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_module.tcl
# Log file: D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.runs/synth_1/Top_module.vds
# Journal file: D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_module.tcl -notrace
Command: synth_design -top Top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2580
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module register_file [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:43]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_control_unit [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_module' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/Top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_tx' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:43]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:43]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (2#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:67]
INFO: [Synth 8-6155] done synthesizing module 'fifo_tx' (3#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_rx' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rx' (4#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/fifo_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_fsm' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:50]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:50]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:159]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (6#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:159]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:258]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:258]
INFO: [Synth 8-6155] done synthesizing module 'uart_fsm' (8#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_save' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/Top_module.v:65]
INFO: [Synth 8-6155] done synthesizing module 'data_save' (9#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/Top_module.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Top_module' (10#1) [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/test/250321_fifo_uart/250321_fifo_uart.srcs/sources_1/imports/new/Top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.645 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1106.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/constrs_1/imports/test/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1172.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    SEND |                              001 |                             0001
                   START |                              010 |                             0010
                    DATA |                              011 |                             0011
                    STOP |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_next_reg' [D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.srcs/sources_1/imports/new/uart_fsm.v:225]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1172.523 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1172.953 ; gain = 66.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     5|
|3     |LUT2 |    10|
|4     |LUT3 |    12|
|5     |LUT4 |    15|
|6     |LUT5 |    18|
|7     |LUT6 |    32|
|8     |FDCE |    47|
|9     |FDPE |     3|
|10    |FDRE |     4|
|11    |IBUF |     3|
|12    |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.211 ; gain = 7.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.211 ; gain = 73.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.633 ; gain = 88.988
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/test/250326_uart_fifo_HC/250326_uart_fifo_HC.runs/synth_1/Top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_module_utilization_synth.rpt -pb Top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 10:04:27 2025...
