{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557744379658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557744379663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:46:19 2019 " "Processing started: Mon May 13 12:46:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557744379663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744379663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744379663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557744380713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557744380713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/battleship.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/battleship.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship/synthesis/battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "battleship/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "battleship/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_irq_mapper " "Found entity 1: battleship_irq_mapper" {  } { { "battleship/synthesis/submodules/battleship_irq_mapper.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0 " "Found entity 1: battleship_mm_interconnect_0" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_avalon_st_adapter " "Found entity 1: battleship_mm_interconnect_0_avalon_st_adapter" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_rsp_mux_001 " "Found entity 1: battleship_mm_interconnect_0_rsp_mux_001" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file battleship/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "battleship/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388647 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "battleship/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_rsp_mux " "Found entity 1: battleship_mm_interconnect_0_rsp_mux" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_rsp_demux " "Found entity 1: battleship_mm_interconnect_0_rsp_demux" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_cmd_mux_003 " "Found entity 1: battleship_mm_interconnect_0_cmd_mux_003" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_cmd_mux " "Found entity 1: battleship_mm_interconnect_0_cmd_mux" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_cmd_demux_001 " "Found entity 1: battleship_mm_interconnect_0_cmd_demux_001" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_cmd_demux " "Found entity 1: battleship_mm_interconnect_0_cmd_demux" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel battleship_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel battleship_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_router_005_default_decode " "Found entity 1: battleship_mm_interconnect_0_router_005_default_decode" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388658 ""} { "Info" "ISGN_ENTITY_NAME" "2 battleship_mm_interconnect_0_router_005 " "Found entity 2: battleship_mm_interconnect_0_router_005" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel battleship_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel battleship_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_router_002_default_decode " "Found entity 1: battleship_mm_interconnect_0_router_002_default_decode" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388660 ""} { "Info" "ISGN_ENTITY_NAME" "2 battleship_mm_interconnect_0_router_002 " "Found entity 2: battleship_mm_interconnect_0_router_002" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel battleship_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel battleship_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_router_001_default_decode " "Found entity 1: battleship_mm_interconnect_0_router_001_default_decode" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388661 ""} { "Info" "ISGN_ENTITY_NAME" "2 battleship_mm_interconnect_0_router_001 " "Found entity 2: battleship_mm_interconnect_0_router_001" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel battleship_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel battleship_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at battleship_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557744388663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_mm_interconnect_0_router_default_decode " "Found entity 1: battleship_mm_interconnect_0_router_default_decode" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388663 ""} { "Info" "ISGN_ENTITY_NAME" "2 battleship_mm_interconnect_0_router " "Found entity 2: battleship_mm_interconnect_0_router" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "battleship/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "battleship/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "battleship/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "battleship/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "battleship/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "battleship/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_onchip_memory2_0 " "Found entity 1: battleship_onchip_memory2_0" {  } { { "battleship/synthesis/submodules/battleship_onchip_memory2_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_register_bank_a_module " "Found entity 1: battleship_nios2_qsys_0_register_bank_a_module" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "2 battleship_nios2_qsys_0_register_bank_b_module " "Found entity 2: battleship_nios2_qsys_0_register_bank_b_module" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "3 battleship_nios2_qsys_0_nios2_oci_debug " "Found entity 3: battleship_nios2_qsys_0_nios2_oci_debug" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "4 battleship_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: battleship_nios2_qsys_0_ociram_sp_ram_module" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "5 battleship_nios2_qsys_0_nios2_ocimem " "Found entity 5: battleship_nios2_qsys_0_nios2_ocimem" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "6 battleship_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: battleship_nios2_qsys_0_nios2_avalon_reg" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "7 battleship_nios2_qsys_0_nios2_oci_break " "Found entity 7: battleship_nios2_qsys_0_nios2_oci_break" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "8 battleship_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: battleship_nios2_qsys_0_nios2_oci_xbrk" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "9 battleship_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: battleship_nios2_qsys_0_nios2_oci_dbrk" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "10 battleship_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: battleship_nios2_qsys_0_nios2_oci_itrace" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "11 battleship_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: battleship_nios2_qsys_0_nios2_oci_td_mode" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "12 battleship_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: battleship_nios2_qsys_0_nios2_oci_dtrace" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "13 battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "14 battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "15 battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "16 battleship_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: battleship_nios2_qsys_0_nios2_oci_fifo" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "17 battleship_nios2_qsys_0_nios2_oci_pib " "Found entity 17: battleship_nios2_qsys_0_nios2_oci_pib" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "18 battleship_nios2_qsys_0_nios2_oci_im " "Found entity 18: battleship_nios2_qsys_0_nios2_oci_im" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "19 battleship_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: battleship_nios2_qsys_0_nios2_performance_monitors" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "20 battleship_nios2_qsys_0_nios2_oci " "Found entity 20: battleship_nios2_qsys_0_nios2_oci" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""} { "Info" "ISGN_ENTITY_NAME" "21 battleship_nios2_qsys_0 " "Found entity 21: battleship_nios2_qsys_0" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: battleship_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: battleship_nios2_qsys_0_jtag_debug_module_tck" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: battleship_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_oci_test_bench " "Found entity 1: battleship_nios2_qsys_0_oci_test_bench" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/battleship_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/battleship_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_nios2_qsys_0_test_bench " "Found entity 1: battleship_nios2_qsys_0_test_bench" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_test_bench.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/masterslave_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/masterslave_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterSlave_avalon_interface " "Found entity 1: masterSlave_avalon_interface" {  } { { "battleship/synthesis/submodules/masterSlave_avalon_interface.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/masterSlave_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/masterslave.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/masterslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterSlave " "Found entity 1: masterSlave" {  } { { "battleship/synthesis/submodules/masterSlave.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/masterSlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/gamememory_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/gamememory_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameMemory_avalon_interface " "Found entity 1: gameMemory_avalon_interface" {  } { { "battleship/synthesis/submodules/gameMemory_avalon_interface.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/gameMemory_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/gamememory.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/gamememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameMemory " "Found entity 1: gameMemory" {  } { { "battleship/synthesis/submodules/gameMemory.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/gameMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/communication_mem_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/communication_mem_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication_mem_avalon_interface " "Found entity 1: communication_mem_avalon_interface" {  } { { "battleship/synthesis/submodules/communication_mem_avalon_interface.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/communication_mem_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/communication_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/communication_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication_memory " "Found entity 1: communication_memory" {  } { { "battleship/synthesis/submodules/communication_memory.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/communication_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file battleship/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "battleship/synthesis/submodules/reg32.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz " "Found entity 1: PLL100MHz" {  } { { "PLL100MHz.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100mhz/pll100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100mhz/pll100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz_0002 " "Found entity 1: PLL100MHz_0002" {  } { { "PLL100MHz/PLL100MHz_0002.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz/PLL100MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file game_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_RAM " "Found entity 1: game_RAM" {  } { { "game_RAM.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/game_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744388711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "battleship_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at battleship_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557744388719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "battleship_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at battleship_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557744388719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "battleship_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at battleship_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557744388719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "battleship_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at battleship_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557744388721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "battleship.v 1 1 " "Using design file battleship.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557744388800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset battleship.v(111) " "Verilog HDL Implicit Net warning at battleship.v(111): created implicit net for \"reset\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557744388803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_out battleship.v(167) " "Verilog HDL or VHDL warning at battleship.v(167): object \"gpio_out\" assigned a value but never read" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557744388803 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR battleship.v(29) " "Output port \"DRAM_ADDR\" at battleship.v(29) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA battleship.v(30) " "Output port \"DRAM_BA\" at battleship.v(30) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 battleship.v(46) " "Output port \"HEX0\" at battleship.v(46) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 battleship.v(47) " "Output port \"HEX1\" at battleship.v(47) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 battleship.v(48) " "Output port \"HEX2\" at battleship.v(48) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 battleship.v(49) " "Output port \"HEX3\" at battleship.v(49) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 battleship.v(50) " "Output port \"HEX4\" at battleship.v(50) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 battleship.v(51) " "Output port \"HEX5\" at battleship.v(51) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] battleship.v(61) " "Output port \"LEDR\[9..6\]\" at battleship.v(61) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN battleship.v(10) " "Output port \"ADC_DIN\" at battleship.v(10) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK battleship.v(12) " "Output port \"ADC_SCLK\" at battleship.v(12) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT battleship.v(18) " "Output port \"AUD_DACDAT\" at battleship.v(18) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK battleship.v(20) " "Output port \"AUD_XCK\" at battleship.v(20) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N battleship.v(31) " "Output port \"DRAM_CAS_N\" at battleship.v(31) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE battleship.v(32) " "Output port \"DRAM_CKE\" at battleship.v(32) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK battleship.v(33) " "Output port \"DRAM_CLK\" at battleship.v(33) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N battleship.v(34) " "Output port \"DRAM_CS_N\" at battleship.v(34) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM battleship.v(36) " "Output port \"DRAM_LDQM\" at battleship.v(36) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N battleship.v(37) " "Output port \"DRAM_RAS_N\" at battleship.v(37) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM battleship.v(38) " "Output port \"DRAM_UDQM\" at battleship.v(38) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N battleship.v(39) " "Output port \"DRAM_WE_N\" at battleship.v(39) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK battleship.v(42) " "Output port \"FPGA_I2C_SCLK\" at battleship.v(42) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD battleship.v(55) " "Output port \"IRDA_TXD\" at battleship.v(55) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388805 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N battleship.v(76) " "Output port \"TD_RESET_N\" at battleship.v(76) has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557744388806 "|Battleship"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744388827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557744388827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA_CTRL " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA_CTRL\"" {  } { { "battleship.v" "VGA_CTRL" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(31) " "Verilog HDL assignment warning at vga_controller.v(31): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/vga_controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557744388828 "|Battleship|vga_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(41) " "Verilog HDL assignment warning at vga_controller.v(41): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/vga_controller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557744388828 "|Battleship|vga_controller:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz PLL100MHz:pll " "Elaborating entity \"PLL100MHz\" for hierarchy \"PLL100MHz:pll\"" {  } { { "battleship.v" "pll" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz_0002 PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst " "Elaborating entity \"PLL100MHz_0002\" for hierarchy \"PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\"" {  } { { "PLL100MHz.v" "pll100mhz_inst" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100MHz/PLL100MHz_0002.v" "altera_pll_i" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz/PLL100MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388871 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557744388882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL100MHz/PLL100MHz_0002.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz/PLL100MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744388889 ""}  } { { "PLL100MHz/PLL100MHz_0002.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/PLL100MHz/PLL100MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship battleship:u0 " "Elaborating entity \"battleship\" for hierarchy \"battleship:u0\"" {  } { { "battleship.v" "u0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communication_mem_avalon_interface battleship:u0\|communication_mem_avalon_interface:communication_0 " "Elaborating entity \"communication_mem_avalon_interface\" for hierarchy \"battleship:u0\|communication_mem_avalon_interface:communication_0\"" {  } { { "battleship/synthesis/battleship.v" "communication_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communication_memory battleship:u0\|communication_mem_avalon_interface:communication_0\|communication_memory:mem " "Elaborating entity \"communication_memory\" for hierarchy \"battleship:u0\|communication_mem_avalon_interface:communication_0\|communication_memory:mem\"" {  } { { "battleship/synthesis/submodules/communication_mem_avalon_interface.v" "mem" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/communication_mem_avalon_interface.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 battleship:u0\|communication_mem_avalon_interface:communication_0\|communication_memory:mem\|reg32:read_mem " "Elaborating entity \"reg32\" for hierarchy \"battleship:u0\|communication_mem_avalon_interface:communication_0\|communication_memory:mem\|reg32:read_mem\"" {  } { { "battleship/synthesis/submodules/communication_memory.v" "read_mem" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/communication_memory.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameMemory_avalon_interface battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0 " "Elaborating entity \"gameMemory_avalon_interface\" for hierarchy \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\"" {  } { { "battleship/synthesis/battleship.v" "gamememory_avalon_interface_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameMemory battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM " "Elaborating entity \"gameMemory\" for hierarchy \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\"" {  } { { "battleship/synthesis/submodules/gameMemory_avalon_interface.v" "RAM" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/gameMemory_avalon_interface.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_RAM battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM " "Elaborating entity \"game_RAM\" for hierarchy \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\"" {  } { { "battleship/synthesis/submodules/gameMemory.v" "RAM" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/gameMemory.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "game_RAM.v" "altsyncram_component" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/game_RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744388995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "game_RAM.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/game_RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389005 ""}  } { { "game_RAM.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/game_RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744389005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gln2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gln2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gln2 " "Found entity 1: altsyncram_gln2" {  } { { "db/altsyncram_gln2.tdf" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/altsyncram_gln2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744389049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744389049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gln2 battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_gln2:auto_generated " "Elaborating entity \"altsyncram_gln2\" for hierarchy \"battleship:u0\|gameMemory_avalon_interface:gamememory_avalon_interface_0\|gameMemory:RAM\|game_RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_gln2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterSlave_avalon_interface battleship:u0\|masterSlave_avalon_interface:masterslave_0 " "Elaborating entity \"masterSlave_avalon_interface\" for hierarchy \"battleship:u0\|masterSlave_avalon_interface:masterslave_0\"" {  } { { "battleship/synthesis/battleship.v" "masterslave_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterSlave battleship:u0\|masterSlave_avalon_interface:masterslave_0\|masterSlave:ms " "Elaborating entity \"masterSlave\" for hierarchy \"battleship:u0\|masterSlave_avalon_interface:masterslave_0\|masterSlave:ms\"" {  } { { "battleship/synthesis/submodules/masterSlave_avalon_interface.v" "ms" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/masterSlave_avalon_interface.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0 battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"battleship_nios2_qsys_0\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\"" {  } { { "battleship/synthesis/battleship.v" "nios2_qsys_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_test_bench battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_test_bench:the_battleship_nios2_qsys_0_test_bench " "Elaborating entity \"battleship_nios2_qsys_0_test_bench\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_test_bench:the_battleship_nios2_qsys_0_test_bench\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_test_bench" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_register_bank_a_module battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a " "Elaborating entity \"battleship_nios2_qsys_0_register_bank_a_module\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "battleship_nios2_qsys_0_register_bank_a" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file battleship_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"battleship_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389180 ""}  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744389180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hn1 " "Found entity 1: altsyncram_2hn1" {  } { { "db/altsyncram_2hn1.tdf" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/altsyncram_2hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744389223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744389223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2hn1 battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2hn1:auto_generated " "Elaborating entity \"altsyncram_2hn1\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_a_module:battleship_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_register_bank_b_module battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b " "Elaborating entity \"battleship_nios2_qsys_0_register_bank_b_module\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "battleship_nios2_qsys_0_register_bank_b" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file battleship_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"battleship_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389330 ""}  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744389330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hn1 " "Found entity 1: altsyncram_3hn1" {  } { { "db/altsyncram_3hn1.tdf" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/altsyncram_3hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744389373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744389373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3hn1 battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3hn1:auto_generated " "Elaborating entity \"altsyncram_3hn1\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_register_bank_b_module:battleship_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_debug battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_debug" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_debug:the_battleship_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389515 ""}  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744389515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_ocimem battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"battleship_nios2_qsys_0_nios2_ocimem\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_ocimem" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_ociram_sp_ram_module battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"battleship_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "battleship_nios2_qsys_0_ociram_sp_ram" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file battleship_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"battleship_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744389569 ""}  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744389569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnf1 " "Found entity 1: altsyncram_lnf1" {  } { { "db/altsyncram_lnf1.tdf" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/altsyncram_lnf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744389611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744389611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnf1 battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated " "Elaborating entity \"altsyncram_lnf1\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_avalon_reg battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_avalon_reg:the_battleship_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"battleship_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_avalon_reg:the_battleship_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_break battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_break:the_battleship_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_break\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_break:the_battleship_nios2_qsys_0_nios2_oci_break\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_break" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_xbrk battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_xbrk:the_battleship_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_xbrk:the_battleship_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_dbrk battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dbrk:the_battleship_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dbrk:the_battleship_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_itrace battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_itrace:the_battleship_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_itrace:the_battleship_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_dtrace battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dtrace:the_battleship_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dtrace:the_battleship_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_td_mode battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dtrace:the_battleship_nios2_qsys_0_nios2_oci_dtrace\|battleship_nios2_qsys_0_nios2_oci_td_mode:battleship_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_dtrace:the_battleship_nios2_qsys_0_nios2_oci_dtrace\|battleship_nios2_qsys_0_nios2_oci_td_mode:battleship_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "battleship_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_fifo battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_oci_test_bench battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_oci_test_bench:the_battleship_nios2_qsys_0_oci_test_bench " "Elaborating entity \"battleship_nios2_qsys_0_oci_test_bench\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_fifo:the_battleship_nios2_qsys_0_nios2_oci_fifo\|battleship_nios2_qsys_0_oci_test_bench:the_battleship_nios2_qsys_0_oci_test_bench\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_oci_test_bench" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389892 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "battleship_nios2_qsys_0_oci_test_bench " "Entity \"battleship_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_oci_test_bench" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1557744389893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_pib battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_pib:the_battleship_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_pib:the_battleship_nios2_qsys_0_nios2_oci_pib\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_pib" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_nios2_oci_im battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_im:the_battleship_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"battleship_nios2_qsys_0_nios2_oci_im\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_oci_im:the_battleship_nios2_qsys_0_nios2_oci_im\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_nios2_oci_im" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_jtag_debug_module_wrapper battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"battleship_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0.v" "the_battleship_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_jtag_debug_module_tck battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|battleship_nios2_qsys_0_jtag_debug_module_tck:the_battleship_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"battleship_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|battleship_nios2_qsys_0_jtag_debug_module_tck:the_battleship_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_battleship_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_nios2_qsys_0_jtag_debug_module_sysclk battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|battleship_nios2_qsys_0_jtag_debug_module_sysclk:the_battleship_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"battleship_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|battleship_nios2_qsys_0_jtag_debug_module_sysclk:the_battleship_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_battleship_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744389954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "battleship_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390008 ""}  } { { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744390008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390010 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_jtag_debug_module_wrapper:the_battleship_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:battleship_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_onchip_memory2_0 battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"battleship_onchip_memory2_0\" for hierarchy \"battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\"" {  } { { "battleship/synthesis/battleship.v" "onchip_memory2_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "battleship/synthesis/submodules/battleship_onchip_memory2_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file battleship_onchip_memory2_0.hex " "Parameter \"init_file\" = \"battleship_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557744390618 ""}  } { { "battleship/synthesis/submodules/battleship_onchip_memory2_0.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557744390618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mn1 " "Found entity 1: altsyncram_0mn1" {  } { { "db/altsyncram_0mn1.tdf" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/altsyncram_0mn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744390661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744390661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mn1 battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0mn1:auto_generated " "Elaborating entity \"altsyncram_0mn1\" for hierarchy \"battleship:u0\|battleship_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0mn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"battleship_mm_interconnect_0\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\"" {  } { { "battleship/synthesis/battleship.v" "mm_interconnect_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gamememory_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gamememory_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "gamememory_avalon_interface_0_avalon_slave_0_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:communication_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:communication_0_avalon_slave_0_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "communication_0_avalon_slave_0_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744390992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gamememory_avalon_interface_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gamememory_avalon_interface_0_avalon_slave_0_agent\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "gamememory_avalon_interface_0_avalon_slave_0_agent" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gamememory_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gamememory_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "battleship/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gamememory_avalon_interface_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gamememory_avalon_interface_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "gamememory_avalon_interface_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router:router " "Elaborating entity \"battleship_mm_interconnect_0_router\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router:router\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "router" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_default_decode battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router:router\|battleship_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"battleship_mm_interconnect_0_router_default_decode\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router:router\|battleship_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_001 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"battleship_mm_interconnect_0_router_001\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_001:router_001\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "router_001" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_001_default_decode battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_001:router_001\|battleship_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"battleship_mm_interconnect_0_router_001_default_decode\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_001:router_001\|battleship_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_002 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"battleship_mm_interconnect_0_router_002\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_002:router_002\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "router_002" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_002_default_decode battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_002:router_002\|battleship_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"battleship_mm_interconnect_0_router_002_default_decode\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_002:router_002\|battleship_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_005 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"battleship_mm_interconnect_0_router_005\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_005:router_005\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "router_005" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_router_005_default_decode battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_005:router_005\|battleship_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"battleship_mm_interconnect_0_router_005_default_decode\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_router_005:router_005\|battleship_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_cmd_demux battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"battleship_mm_interconnect_0_cmd_demux\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "cmd_demux" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_cmd_demux_001 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"battleship_mm_interconnect_0_cmd_demux_001\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_cmd_mux battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"battleship_mm_interconnect_0_cmd_mux\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "cmd_mux" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_cmd_mux_003 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"battleship_mm_interconnect_0_cmd_mux_003\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "battleship/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_rsp_demux battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"battleship_mm_interconnect_0_rsp_demux\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "rsp_demux" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_rsp_mux battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"battleship_mm_interconnect_0_rsp_mux\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "rsp_mux" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "battleship/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_rsp_mux_001 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"battleship_mm_interconnect_0_rsp_mux_001\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_avalon_st_adapter battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"battleship_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0 battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"battleship:u0\|battleship_mm_interconnect_0:mm_interconnect_0\|battleship_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|battleship_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/battleship_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_irq_mapper battleship:u0\|battleship_irq_mapper:irq_mapper " "Elaborating entity \"battleship_irq_mapper\" for hierarchy \"battleship:u0\|battleship_irq_mapper:irq_mapper\"" {  } { { "battleship/synthesis/battleship.v" "irq_mapper" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller battleship:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"battleship:u0\|altera_reset_controller:rst_controller\"" {  } { { "battleship/synthesis/battleship.v" "rst_controller" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/battleship.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer battleship:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"battleship:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "battleship/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer battleship:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"battleship:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "battleship/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744391267 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557744391995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.13.12:46:35 Progress: Loading slde1307ba8/alt_sld_fab_wrapper_hw.tcl " "2019.05.13.12:46:35 Progress: Loading slde1307ba8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744395113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744397114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744397221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744399681 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557744400350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1307ba8/alt_sld_fab.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/db/ip/slde1307ba8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557744400814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744400814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557744402657 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1557744402728 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1557744402728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557744403238 "|Battleship|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557744403238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744403374 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557744404036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.map.smsg " "Generated suppressed messages file D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744404342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557744405896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557744405896 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557744406087 "|Battleship|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557744406087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1719 " "Implemented 1719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557744406092 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557744406092 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "61 " "Implemented 61 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557744406092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1349 " "Implemented 1349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557744406092 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557744406092 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557744406092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557744406092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557744406134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:46:46 2019 " "Processing ended: Mon May 13 12:46:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557744406134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557744406134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557744406134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557744406134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557744407565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557744407570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:46:47 2019 " "Processing started: Mon May 13 12:46:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557744407570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557744407570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557744407570 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557744407696 ""}
{ "Info" "0" "" "Project  = Battleship" {  } {  } 0 0 "Project  = Battleship" 0 0 "Fitter" 0 0 1557744407696 ""}
{ "Info" "0" "" "Revision = Battleship" {  } {  } 0 0 "Revision = Battleship" 0 0 "Fitter" 0 0 1557744407696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557744407843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557744407843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557744407864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557744407909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557744407909 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1557744408006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557744408354 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557744408376 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557744408684 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557744408737 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557744419212 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 944 global CLKCTRL_G6 " "PLL100MHz:pll\|PLL100MHz_0002:pll100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 944 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557744419605 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557744419605 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744419606 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557744421050 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1557744421050 ""}
{ "Info" "ISTA_SDC_FOUND" "battleship/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'battleship/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557744421059 ""}
{ "Info" "ISTA_SDC_FOUND" "battleship/synthesis/submodules/battleship_nios2_qsys_0.sdc " "Reading SDC File: 'battleship/synthesis/submodules/battleship_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557744421063 ""}
{ "Info" "ISTA_SDC_FOUND" "Battleship.SDC " "Reading SDC File: 'Battleship.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557744421067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Battleship.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Battleship.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744421068 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557744421068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Battleship.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Battleship.sdc(18): Option -period: Invalid clock period" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557744421069 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1557744421069 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557744421069 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557744421069 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1557744421069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557744421070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Battleship.sdc 101 VGA_BLANK port " "Ignored filter at Battleship.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557744421071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Battleship.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Battleship.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744421071 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557744421071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Battleship.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Battleship.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744421071 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557744421071 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744421079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744421079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744421079 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557744421079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557744421096 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557744421097 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557744421097 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557744421097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557744421150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557744421152 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557744421159 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557744421164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557744421164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557744421167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557744421368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557744421371 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557744421371 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557744421371 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744421656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557744426059 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557744427013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744442895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557744456959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557744459056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744459056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557744463510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y35 X21_Y45 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45" {  } { { "loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} { { 12 { 0 ""} 11 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557744468014 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557744468014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557744471994 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557744471994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744471999 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.25 " "Total time spent on timing analysis during the Fitter is 4.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557744474818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557744474867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557744476103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557744476104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557744477325 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557744485245 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "61 " "Following 61 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "battleship.v" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/battleship.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557744485661 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1557744485661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.fit.smsg " "Generated suppressed messages file D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557744485805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7142 " "Peak virtual memory: 7142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557744486684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:48:06 2019 " "Processing ended: Mon May 13 12:48:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557744486684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557744486684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:57 " "Total CPU time (on all processors): 00:03:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557744486684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557744486684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557744487993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557744487998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:48:07 2019 " "Processing started: Mon May 13 12:48:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557744487998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557744487998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557744487998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557744488993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557744494425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557744494816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:48:14 2019 " "Processing ended: Mon May 13 12:48:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557744494816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557744494816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557744494816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557744494816 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557744495510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557744496299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557744496304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:48:15 2019 " "Processing started: Mon May 13 12:48:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557744496304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744496304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Battleship -c Battleship " "Command: quartus_sta Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744496304 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744496437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497348 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557744497934 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497934 ""}
{ "Info" "ISTA_SDC_FOUND" "battleship/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'battleship/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497947 ""}
{ "Info" "ISTA_SDC_FOUND" "battleship/synthesis/submodules/battleship_nios2_qsys_0.sdc " "Reading SDC File: 'battleship/synthesis/submodules/battleship_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497953 ""}
{ "Info" "ISTA_SDC_FOUND" "Battleship.SDC " "Reading SDC File: 'Battleship.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Battleship.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Battleship.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744497959 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Battleship.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Battleship.sdc(18): Option -period: Invalid clock period" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497959 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497959 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557744497960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557744497960 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Battleship.sdc 101 VGA_BLANK port " "Ignored filter at Battleship.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Battleship.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Battleship.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744497962 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Battleship.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Battleship.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557744497962 ""}  } { { "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" "" { Text "D:/Unief/IIW_Ma/HW_SW/Project/Definitief/Battleship.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497962 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744497972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744497972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744497972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744497972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744497972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498029 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744498031 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744498043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557744498084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.710 " "Worst-case setup slack is -13.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.710            -301.129 clk_vga  " "  -13.710            -301.129 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.001               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.001               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 altera_reserved_tck  " "    0.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.435               0.000 clk_vga  " "    8.435               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.941 " "Worst-case recovery slack is 5.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.941               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.941               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.567               0.000 altera_reserved_tck  " "   36.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.945 " "Worst-case removal slack is 0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 altera_reserved_tck  " "    0.945               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.036               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.759               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.759               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.784               0.000 altera_reserved_tck  " "   18.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744498106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498106 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.585 ns " "Worst Case Available Settling Time: 8.585 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744498123 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498123 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744498127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744498162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744501331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744501331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744501331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744501331 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557744501410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.360 " "Worst-case setup slack is -13.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.360            -295.035 clk_vga  " "  -13.360            -295.035 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.138               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.138               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 altera_reserved_tck  " "    0.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.323               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.301               0.000 clk_vga  " "    8.301               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.194 " "Worst-case recovery slack is 6.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.194               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.194               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.716               0.000 altera_reserved_tck  " "   36.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.864 " "Worst-case removal slack is 0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 altera_reserved_tck  " "    0.864               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.971               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.738               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.738               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 altera_reserved_tck  " "   18.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744501433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501433 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.602 ns " "Worst Case Available Settling Time: 8.602 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744501447 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501447 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744501451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744501652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557744504471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.127 " "Worst-case setup slack is -8.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.127            -180.319 clk_vga  " "   -8.127            -180.319 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.842               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.842               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 altera_reserved_tck  " "    0.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.437               0.000 clk_vga  " "    4.437               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.308 " "Worst-case recovery slack is 7.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.308               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.308               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.534               0.000 altera_reserved_tck  " "   37.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.590               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.881               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.881               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.673               0.000 altera_reserved_tck  " "   18.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.157 ns " "Worst Case Available Settling Time: 9.157 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504509 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504509 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557744504512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_battleship_nios2_qsys_0_nios2_oci\|the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: battleship:u0\|battleship_nios2_qsys_0:nios2_qsys_0\|battleship_nios2_qsys_0_nios2_oci:the_battleship_nios2_qsys_0_nios2_oci\|battleship_nios2_qsys_0_nios2_ocimem:the_battleship_nios2_qsys_0_nios2_ocimem\|battleship_nios2_qsys_0_ociram_sp_ram_module:battleship_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lnf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557744504757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557744504818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.671 " "Worst-case setup slack is -7.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.671            -171.608 clk_vga  " "   -7.671            -171.608 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.421               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.421               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 altera_reserved_tck  " "    0.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.133               0.000 clk_vga  " "    4.133               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.683 " "Worst-case recovery slack is 7.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.683               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.683               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.795               0.000 altera_reserved_tck  " "   37.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.531               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.880               0.000 pll\|pll100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.673               0.000 altera_reserved_tck  " "   18.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557744504842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.218 ns " "Worst Case Available Settling Time: 9.218 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557744504858 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744504858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744507599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744507600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5356 " "Peak virtual memory: 5356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557744507685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:48:27 2019 " "Processing ended: Mon May 13 12:48:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557744507685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557744507685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557744507685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744507685 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 223 s " "Quartus Prime Full Compilation was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557744508458 ""}
