[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADM232LARZ production of ANALOG DEVICES from the text: \n 5 V-Powered\nCMOS RS-232 Drivers/Receivers\n ADM231L–ADM234L/ADM236L–ADM241L\n \n Rev.  C   \nInformation furnished by Analog Devices is  believed to be accurate and reliable. \nHowever, no responsibility is assumed by Analog Devices for its use, nor for any \ninfringements of patents or other rights of third parties that may result from its use. \nSpecifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent ri ghts of Analog Devices. Trademarks and \nregistered trademarks are the prop erty of their respective owners.\n  One Technology Way, P.O. Box 9106,  Norwood, MA 02062-9106, U.S.A. \nTel: 781.329.4700  www.analog.com \nFax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved. FEATURES \nSingle 5 V power supply \nMeets all EIA-232-E and V.28 specifications \n120 kbps data rate On-board dc-to-dc converters \n±9 V output swing with 5 V supply \nSmall 1 µF capacitors \nLow power shutdown ≤1 µA \n±30 V receiver input levels Latch-up free \n \nAPPLICATIONS \nComputers \nPeripherals Modems \nPrinters \nInstruments \n \nGENERAL DESCRIPTION \nThe ADM2xx family of line drivers/receivers is intended for all \nEIA-232-E and V .28 communications interfaces, especially in \napplications in which 12 V is not available. The ADM236L and \nADM241L feature a low power shutdown mode that reduces power dissipation to less than 5 µW , making them ideally suited for battery-powered equipment. The ADM233L does not require any external components and is particularly useful in applications where printed circuit board space is critical. \nAll members of the ADM2xxL family, except the ADM231L and \nADM239L, include two internal charge pump voltage converters \nthat allow operation from a single 5 V supply. These parts convert the 5 V input power to the ±10 V required for RS-232 output \n ADM236L TYPICAL OPERATING CIRCUIT \nT1INT1OUT\nT2INT2OUT\nRS-232\nOUTPUTST3IN\nT4IN\nR1OUTR1IN\nR2OUTR2INTTL/CMOS\nOUTPUTS\nR3INR3OUTT3OUT\nT4OUT1µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nV–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V+5V INPUT\nVCC +5V TO +10V\nVOLTAGE\nDOUBLER\nT1\nT2\nT3\nT4\nR1\nR2\nR3V+\nSDADM236L GND\n00070-0-015TTL/CMOS\nINPUTS 1\nRS-232\nINPUTS 2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT.EN\n \nFigure 1. \nlevels. The ADM231L and ADM239L are designed to operate \nfrom 5 V and 12 V supplies. An internal +12 V to −12 V charge \npump voltage converter generates the −12 V supply. \nThe ADM2xxL is an enhanced upgrade to the AD2xx family. It \nfeatures lower power consumption, faster slew rate, and the ability to operate with smaller (1 µF) capacitors. \nTable 1. Selection Table \nPart \nNumber  Power Supply Voltage  No. of RS-232 Drivers  No. of RS-232 Receivers  External Capacitors  Low Power Shutdown (SD)  TTL \nThree-State EN\n  No. of \nPins  \nADM231L  5 V and 7.5 V to 13.2 V  2  2  2  No  No  14  \nADM232L  5 V  2  2  4  No  No  16  \nADM233L  5 V  2  2  None  No  No  20  \nADM234L  5 V  4  0  4  No  No  16  \nADM236L  5 V  4  3  4  Yes  Yes  24  \nADM237L  5 V  5  3  4  No  No  24  \nADM238L  5 V  4  4  4  No  No  24  \nADM239L  5 V and 7.5 V to 13.2 V  3  5  2  No  Yes  24  \nADM241L  5 V  4  5  4  Yes  Yes  28  \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 2 of 20 TABLE OF CONTENTS \nSpecifications..................................................................................... 3  \nAbsolute Maximum Ratings............................................................ 4  \nESD Caution.................................................................................. 4  \nPin Configurations and Function Descriptions ........................... 5  \nTypical Performance Characteristics ............................................. 8  \nTypical Operating Circuits .............................................................. 9  General Information ...................................................................... 12  \nCircuit Description .................................................................... 12  \nApplication Hints ....................................................................... 13  \nOutline Dimensions ....................................................................... 14  \nOrdering Guide .......................................................................... 17  \n \nREVISION HISTORY \n4/05—Rev. B to Rev. C \nUpdated Format..................................................................Universal \nRemoved ADM223, ADM230L, and ADM235L............Universal Changed Hysteresis Level..................................................Universal Changes to Specifications Table...................................................... 3 \nUpdated Outline Dimensions ....................................................... 14 \nChanges to Ordering Guide .......................................................... 17 \n5/01—Rev. A to Rev. B \nEdits to Test Conditions/Comments of Specifications................ 2 \n1/01—Rev. 0 to Rev. A \nRemoved ESD information from Features section ...................... 1 \nChanges to Specifications Table...................................................... 2 \nRemoved ESD information from  \nAbsolute Maximum Ratings section .............................................. 2 \nRevision 0: Initial Version \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 3 of 20 SPECIFICATIONS \nVCC = 5 V ± 10% (ADM231L, ADM232L, ADM234L, ADM236L, ADM238L, ADM239L, ADM241L); V CC = 5 V ± 5% (ADM233L and \nADM237L); V+ = 7.5 V to 13.2 V (ADM231L and ADM239L); C1 to C4 = 1.0 µF ceramic. All specifications T MIN to T MAX, unless \notherwise noted. \nTable 2. \nParameter  Min  Typ  Max Unit  Test Conditions/Comments  \nOutput Voltage Swing  ±5  ±9   V All transmitter outputs loaded with 3 kΩ to ground  \nVCC Power Supply Current   2.5  6.0  mA  No load, (ADM232L only)  \n  3.5  13  mA  No load  \nV+ Power Supply Current   1.5  4  mA  No load, V+ = 12 V (ADM231L and ADM239L only) \nShutdown Supply Current   1  10  µA   \nInput Logic Threshold Low, V INL    0.8  V  TIN, EN, SD, EN, SD   \nInput Logic Threshold High, V INH  2.0    V  TIN, EN, SD, EN, SD   \nLogic Pull-Up Current  12 25 µA  \nRS-232 Input Voltage Range1 –30   +30  V  T IN = 0 V  \nRS-232 Input Threshold Low  0.8  1.2   V   \nRS-232 Input Threshold High   1.6  2.4  V   \nRS-232 Input Hysteresis   0.65   V   \nRS-232 Input Resistance  3  5  7  kΩ  T A = 0°C to 85°C  \nTTL/CMOS Output Voltage Low, V OL    0.4  V   \nTTL/CMOS Output Voltage High, V OH  3.5    V  I OUT = −1.0 mA  \nTTL/CMOS Output Leakage Current   +0.05  ±10  µA  EN = V CC, 0 V ≤ R OUT ≤ V CC  \nOutput Enable Time (T EN)   250   ns  ADM236L, ADM239L, ADM241L (Figure 31, C L = 150 pF)  \nOutput Disable Time (T DIS)   50   ns  ADM236L, ADM239L, ADM241L (Figure 31, R L = 1 kΩ)  \nPropagation Delay   0.3   µs  RS-232 to TTL  \nTransition Region Slew Rate   8   V/µs  R L = 3 kΩ, C L = 2500 pF, measured from +3 V to −3 V or −3 V to +3 V \nOutput Resistance  300    Ω  V CC = V+ = V– = 0 V, V OUT = ±2 V  \nRS-232 Output Short-Circuit Current   ±10   mA   \n \n1 Guaranteed by design. \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 4 of 20 ABSOLUTE MAXIMUM RATINGS\nTA = 25°C, unless otherwise noted. \nTable 3. \nParameter Rating \nVCC –0.3 V to +6 V \nV+ (V CC – 0.3 V) to +14 V \nV– +0.3 V to −14 V \nInput Voltages  \nTIN –0.3 V to (V CC + 0.3 V) \nRIN ±30 V \nOutput Voltages  \nTOUT (V+, +0.3 V) to (V–, –0.3 V) \nROUT –0.3 V to (V CC + 0.3 V) \nShort-Circuit Duration  \nTOUT Continuous \nPower Dissipation  \nN-14 PDIP (Derate 10 mW/°C \nabove 70°C) 800 mW \nN-16 PDIP (Derate 10.5 mW/°C \nabove 70°C) 840 mW \nN-20 PDIP (Derate 11 mW/°C \nabove 70°C) 890 mW \nN-24-1 PDIP (Derate  \n13.5 mW/°C above 70°C) 1000 mW \nR-16 SOIC (Derate 9 mW/°C \nabove 70°C) 760 mW \nR-24 SOIC (Derate 12 mW/°C \nabove 70°C) 850 mW \nR-28 SOIC (Derate 12.5 mW/°C \nabove 70°C) 900 mW \nRS-28 SSOP (Derate 10 mW/°C \nabove 70°C) 900 mW Parameter Rating \nQ-14 CERDIP (Derate 10 mW/°C \nabove 70°C) 720 mW \nQ-16 CERDIP (Derate 10 mW/°C \nabove 70•C) 800 mW \nQ-24 CERDIP (Derate  \n12.5 mW/°C above 70°C) 1000 mW \nThermal Impedance, θ JA  \nN-14 PDIP 140°C/W \nN-16 PDIP 135°C/W \nN-20 PDIP 125°C/W \nN-24-1 PDIP 120°C/W \nR-16 SOIC 105°C/W \nR-24 SOIC 85°C/W \nR-28 SOIC 80°C/W \nRS-28 SSOP 100°C/W \nQ-14 CERDIP 105°C/W \nQ-16 CERDIP 100°C/W \nQ-24 CERDIP 55°C/W \nOperating Temperature Range  \nCommercial (J Version) 0°C to 70°C \nIndustrial (A Version) −40°C to +85°C \nStorage Temperature Range −65°C to +150°C \nLead Temperature, Soldering 300°C \nVapor Phase (60 sec) 215°C \nInfrared (15 sec) 220° C \n \n \nStresses above those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress \nrating only and functional operation of the device at these or \nany other conditions above those indicated in the operational \nsections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of \ntime may affect device reliability.  \n \n \n \n  \nESD CAUTION \nESD (electrostatic discharge) sensiti ve device. Electrostatic charges as hi gh as 4000 V readily accumulate on  \nthe human body and test equipment and can discharge without detection. Although  this product features \nproprietary ESD protection circuitry, permanent dama ge may occur on devices subjected to high energy \nelectrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance \ndegradation or loss of functionality.  \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 5 of 20 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8TOP VIEW\n(Not to Scale)ADM231L\nT1IN T2INR2IN R1INT1OUT T2OUT\nR2OUT R1OUTV+\nV–VCCC1+\nC1–\nGND\n00070-0-004 \nFigure 2. ADM231L PDIP Pin Configuration \nNC\nNC = NO CONNECT1\n2\n3\n4\n5\n6\n7\n81615\n14\n13\n12\n11\n10\n9TOP VIEW\n(Not to Scale)ADM231L\nT1INR1INT1OUT\nR1OUTV+\nVCC\nGND\nT2INR2INT2OUT\nR2OUTV–C1+\nC1–\nNC\n00070-0-037\n \nFigure 3. ADM231L SOIC Pin Configuration \n1\n2\n3\n4\n5\n6\n7816\n15\n14\n13\n12\n11\n10\n9TOP VIEW\n(Not to Scale)ADM232L\nT1INR1INT1OUT\nR1OUTV+VCC\nGND\nT2IN\nR2INT2OUT\nR2OUTV–C1+\nC1–\nC2–C2+\n00070-0-006 \nFigure 4. ADM232L PDIP/CERDIP/SOIC Pin Configuration 1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n1817\n16\n15\n14\n13\n12\n11TOP VIEW\n(Not to Scale)ADM233LR1INT2IN\nR2IN\nT1OUTT2OUT R1OUT\nV+\nV–VCC\nC1+\nC2– C2+C1–\nGNDGND C2+C2–R2OUT\nV–T1IN\n00070-0-008 \nFigure 5. ADM233L PDIP Pin Configuration \n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9TOP VIEW\n(Not to Scale)ADM234L T1IN T3INT3OUT\nV+VCCGNDT2IN T4INT1OUT\nT4OUT\nV–\nC1+\nC1–C2–\nC2+T2OUT\n00070-0-010 \nFigure 6. ADM234L PDIP/CERDIP/SOIC Pin Configuration  \n1\n2\n3\n724\n23\n22\n18\n8\n9\n1017\n16\n15\n11\n1214\n134\n521\n20\n6 19\nTOP VIEW\n(Not to Scale)ADM236L\nT1INT2INT1OUT\nT2OUTT3OUT\nVCCGNDSD\nEN\nR3INR1INR2IN\nR2OUT\nR1OUT\nR3OUTT3INT4INT4OUT\nV+V– C1+\nC1– C2+C–\n00070-0-014 \nFigure 7. ADM236L PDIP/SOIC Pin Configuration \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 6 of 20 1\n2\n3\n724\n23\n22\n18\n8\n9\n1017\n16\n15\n11\n1214134\n521\n20\n6 19\nTOP VIEW\n(Not to Scale)ADM237L\nT1INT2INT1OUT\nT2OUTT3OUT\nVCCGND\nR3INR1INR2IN\nR2OUT\nR1OUT\nR3OUTT3INT4INT4OUT\nV+V– C1+\nC1– C2+C2–T5IN\nT5OUT\n00070-0-016 \nFigure 8. ADM237L PDIP/CERDIP/SOIC Pin Configuration \n1\n2\n3\n724\n23\n22\n18\n8\n9\n101716\n15\n11\n1214134521\n20\n6 19\nTOP VIEW\n(Not to Scale)ADM238LT1IN\nR1INT1OUT\nR2OUTT2OUT\nVCCGND\nR4INR2INR3IN\nR3OUT\nR1OUT\nR4OUTT2INT3INT3OUT\nV+V– C1+\nC1– C2+C2–T4IN\nT4OUT\n00070-0-018 \nFigure 9. ADM238L PDIP/CERDIP/SOIC Pin Configuration 1\n2\n3\n724\n23\n22\n18\n8\n9\n1017\n16\n15\n11\n1214134\n521\n20\n6 19\nTOP VIEW\n(Not to Scale)ADM239L\nR4INR5INR1IN\nR4OUTR1OUT\nVCCGND\nT3INT2IN\nR2OUT\nR5OUTR3OUTR3INT1OUTT1IN\nV+\nNCC+\nC–\nT3OUTR2IN\nT2OUT\nV–\n00070-0-020EN\n \nFigure 10. ADM239L PDIP/CER DIP/SOIC Pin Configuration \n1\n2\n3\n728\n27\n26\n22\n8\n9\n1021\n20\n19\n111218\n174\n52524\n6 23\nTOP VIEW\n(Not to Scale)\n131416\n15ADM241LR2OUTR2\nR5INT4INR3INT1OUT\nT2OUTT3OUT T4OUT\nR5OUT\nV+V–VCC\nC1+\nC1– C2+C2–GNDSDOUTR3OUT\nT3INR4IN\nR4OUT\nR1INR1OUTT1INT2IN\n00070-0-022EN\n \nFigure 11. ADM241L SOIC/SSOP Pin Configuration \n \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 7 of 20 Table 4. Pin Function Descriptions \nMnemonic  Function  \nVCC  Power Supply Input. 5 V ± 10% (5 V ± 5% for ADM233L).  \nV+  Internally Generated Positive Supply (+10 V nominal) on all parts, except ADM 231L and ADM239L. ADM231L and ADM239L \nrequire an external 7.5 V to 13.2 V supply.  \nV−  Internally Generated Ne gative Supply (−10 V nominal).  \nGND  Ground Pin. Must be connected to 0 V.  \nC+  (ADM231L and ADM239L only) External capacito r (+ terminal) is connected to this pin.  \nC−  (ADM231L and ADM239L only) External capacito r (– terminal) is connected to this pin.  \nC1+  (ADM232L, ADM234L, ADM236L, ADM237L, ADM238L, and ADM241L) Ex ternal capacitor (+ termin al) is connected to this \npin. (ADM233L) The capacitor is connected internally an d no external connection to this pin is required.  \nC1−  (ADM232L, ADM234L, ADM236L, ADM237L, ADM238L, and ADM241L) Ex ternal capacitor (− termin al) is connected to this \npin. (ADM233L) The capacitor is connected internally an d no external connection to this pin is required.  \nC2+  (ADM232L, ADM234L, ADM236L, ADM237L, ADM238L, and ADM241L) Ex ternal capacitor (+ termin al) is connected to this \npin. (ADM233L) Internal capacitor connections, Pi n 11 and Pin 15, must be connected together.  \nC2−  (ADM232L, ADM234L, ADM236L, ADM237L, ADM238L, and ADM241L) Ex ternal capacitor (− termin al) is connected to this \npin. (ADM233L) Internal capacitor connections, Pi n 10 and Pin 16, must be connected together.  \nTIN  Transmitter (Driver) Inputs. These inp uts accept TTL/CMOS levels. An internal 400 kΩ pull-up resistor to V CC is connected to \neach input.  \nTOUT  Transmitter (Driver) Outputs. These ar e RS-232 levels (typically ±10 V).  \nRIN  Receiver Inputs. These inputs accept RS-232 signal levels. An internal 5 kΩ pull-down resistor to GND is connected on each in put. \nROUT  Receiver Outputs. These are TTL/CMOS levels.  \nEN Enable Input. Active low on ADM236L, ADM239L, and ADM241L. Th is input is used to enable/d isable the receiver outputs. \nWith EN  = low, the receiver outputs are enabled. With EN  = high, the outputs are placed in a high impedance state. This \nfacility is useful for connectin g to microprocessor systems. \nSD Shutdown Input. Active high on ADM236L and ADM241L. With SD = high on the ADM236L and ADM241L, the charge pump \nis disabled, the receiver outputs are placed in a high impedance state, and the dri ver outputs are turned off. \nNC  No Connect. No connections are required to this pin.  \n \nTable 5. ADM236L and ADM241L Truth Table \nSD  EN  Status  Transmitters T1 to T5  Receivers R1 to R5  \n0 0 Normal Operation  Enabled  Enabled  \n0 1 Normal Operation  Enabled  Disabled  \n1 0 Shutdown  Disabled  Disabled  \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 8 of 20 TYPICAL PERFORMANCE CHARACTERISTICS \nLOAD CURRENT (mA)–15\n51 0V+/V– (V) V+\n15V–\n20 0–10–5051015\n00070-0-026 \nFigure 12. Charge Pump V+ and V− vs. Current \nLOAD CAPACITANCE (pF)0\n0 500SLEW RATE (V/ µs)\n5NEGATIVE\nSLEW50\n10001015202530354045\nPOSITIVE\nSLEW\n1500 2000 2500 3000\n00070-0-027 \nFigure 13. Transmitter Slew Rate vs. Load Capacitance \nVCC(V)–9\n4.0 4.5Tx O/P (V)\n5.0 5.5 6.0–7–5–3–113579\nTx O/P HI LOADED\nTx O/P LO LOADED\n00070-0-028\n \nFigure 14. Transmitter Output Voltage vs. V CC LOAD CURRENT (mA)–15\n0Tx O/P (V)Tx O/P HI\n48–10–5051015\nTx O/P LO\n10\n00070-0-0296 2\n \nFigure 15. Transmitter Output Voltage vs. Current \nVCC(V)0\n4.5 4.7IMPEDANCE ( Ω)\n200\n100\n50 V+ IMP\nV– IMP150250300350\n4.9 5.1 5.3 5.5\n00070-0-030 \nFigure 16. Charge Pump Impedance vs. V CC \n \n  \n \n \n \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 9 of 20 TYPICAL OPERATING CIRCUITS \nADM231L1µF\n+16VC1+\nC1–\nT1IN T1 T1OUT\nT2IN T2 T2OUTRS-232\nOUTPUTS\nR1OUT R1 R1IN\nR2OUT R2INTTL/CMOS\nOUTPUTS\nR2V–1µF\n+16V+12V TO –12V\nVOLTAGE\nINVERTERV+\nGND+7.5V TO +13.2VVCC1µF+5V INPUT\n00070-0-005TTL/CMOS\nINPUTS 1\nRS-232INPUTS\n2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT.1\n2\n8\n7\n9\n6\n12510411313\n14\n \nFigure 17. ADM231L Typical Operating Circuit (PDIP Pinout) \nADM232L1µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nT1IN T1 T1OUT\nT2IN T2 T2OUTRS-232\nOUTPUTS\nR1OUT R1 R1IN\nR2OUT R2INTTL/CMO S\nOUTPUTS\nR2V–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V5V INPUT\nV+VCC +5V TO +10V\nVOLTAGE\nDOUBLER\nGND\n00070-0-007TTL/CMOS\nINPUTS1\nRS-232\nINPUTS 2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT. \nFigure 18. ADM232L Typical Operating Circuit ADM233LC1+\nC1–\nV–V–T1IN T1 T1OUT\nT2IN T2 T2OUTRS-232\nOUTPUTS\nR1OUT R1 R1IN\nR2OUT R2INTTL/CMOS\nOUTPUTS\nR2\nC2–C2+VCC\nGND+5V INPUT\nGNDINTERNAL\n–10V POWER\nSUPPLY\nINTERNAL\n+10V POWER\nSUPPLYV+C2+\nC2–DO NOT MAKE\nCONNECTIONS TO\nTHESE PINS\n00070-0-009TTL/CMOS\nINPUTS 1\nRS-232INPUTS\n2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT. \nFigure 19. ADM233L Typical Operating Circuit \nADM234L1µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nT1IN T1 T1OUT\nT2IN T2 T2OUT\nRS-232\nOUTPUTSV–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V5V INPUT\nV+VCC +5V TO +10V\nVOLTAGE\nDOUBLER\nT3\nT4T3IN\nT4IN\nGNDT3OUT\nT4OUT\n00070-0-011TTL/CMOS\nINPUTS 1\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT. \nFigure 20. ADM234L Typical Operating Circuit \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 10 of 20 T1INT1OUT\nT2INT2OUT\nRS-232\nOUTPUTST3IN\nT4IN\nR1OUTR1IN\nR2OUTR2INTTL/CMOS\nOUTPUTS\nR3INR3OUTT3OUT\nT4OUT1µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nV–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V+5V INPUT\nVCC +5V TO +10V\nVOLTAGE\nDOUBLER\nT1\nT2\nT3\nT4\nR1\nR2\nR3V+\nSDADM236L GND\n00070-0-015TTL/CMOS\nINPUTS 1\nRS-232\nINPUTS 2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT.EN\n \nFigure 21. ADM236L Typical Operating Circuit \nT1INT1OUT\nT2INT2OUT\nRS-232\nOUTPUTST3IN\nT4IN\nT5IN\nR1OUT R1IN\nR2OUTR2INTTL/CMOS\nOUTPUTS\nR3INR3OUTT3OUT\nT4OUT\nT5OUT1µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nV–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V+5V INPUT\nVCC +5V TO +10V\nVOLTAGE\nDOUBLER\nT1\nT2\nT3\nT4\nT5\nR1\nR2\nR3V+\nADM237L20\nGND\n00070-0-017TTL/CMOS\nINPUTS 1\nRS-232\nINPUTS 2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT. \nFigure 22. ADM237L Typical Operating Circuit ADM238LT1IN T1 T1OUT\nT2IN T2 T2OUT\nRS-232\nOUTPUTS\nT3\nT4T3IN\nT4IN\nR1OUT R1 R1IN\nR2OUT R2 R2IN\nTTL/CMOS\nOUTPUTS\nR3IN\nR4INR3OUT\nR4OUTT3OUT\nT4OUT\nGNDR3\nR41µF\n+6.3V\n1µF\n+16VC1+\nC1–\nC2–C2+\nV–\n1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V+5V INPUT\nV+VCC +5V TO +10V\nVOLTAGE\nDOUBLER\n00070-0-019TTL/CMOS\nINPUTS1\nRS-232\nINPUTS2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT. \nFigure 23. ADM238L Typical Operating Circuit \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 11 of 20 ADM239LT1IN T1 T1OUT\nT2IN T2 T2OUTRS-232\nOUTPUTS\nT3 T3IN\nR1OUT R1IN\nR2OUT R2IN\nTTL/CMOS\nOUTPUTSR3IN\nR4IN\nR5INR3OUT\nR4OUT\nR5OUTT3OUT\nNC GND1µF\n+16VC1+\nC1–\nV–\n1µF\n+16V+12V TO –12V\nVOLTAGE\nINVERTER1µF\nV+VCC\n+7.5V TO +13.2V\nINPUT\nR1\nR2\nR3\nR4\nR5\n00070-0-021TTL/CMOS\nINPUTS 1\nRS-232\nINPUTS2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT.EN+5V INPUT\n \nFigure 24. ADM239L Typical Operating Circuit ADM241LT1IN T1 T1OUT\nT2IN T2 T2OUT\nRS-232\nOUTPUTS\nT3\nT4T3IN\nT4IN\nR1OUT R1 R1IN\nR2OUT R2 R2IN\nTTL/CMOS\nOUTPUTSR3IN\nR4IN\nR5INR3OUT\nR4OUT\nR5OUTT3OUT\nT4OUT\nSD GNDR3\nR4\nR51µF\n+16VC1+\nC1–\nC2–C2+\nV– 1µF\n+16V+10V TO –10V\nVOLTAGE\nINVERTER1µF\n+6.3V1µF\n+6.3V+5V INPUT\nV+VCC+5V TO +10V\nVOLTAGE\nDOUBLER1µF\n+16V\n00070-0-023TTL/CMOS\nINPUTS1\nRS-232\nINPUTS2\n1INTERNAL 400k ΩPULL-UP RESISTOR ON EACH TTL/CMOS INPUT.\n2INTERNAL 5k ΩPULL-DOWN RESISTOR ON EACH RS-232 INPUT.EN\n \nFigure 25. ADM241L Typical Operating Circuit \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 12 of 20 GENERAL INFORMATION \nThe ADM231L–ADM234L/ADM236L–ADM241L family of \nRS-232 drivers/receivers is designed to solve interface problems \nby meeting the EIA-232-E specifications while using a single digital 5 V supply. The EIA-232-E standard requires that trans-mitters deliver ±5 V minimum on the transmission channel  and that receivers can accept signal levels down to ±3 V . The \nADM231L–ADM234L/ADM236L–ADM241L meet these \nrequirements by integrating step-up voltage converters and level-shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to  an absolute minimum. A comprehensive range of transmitter/ receiver combinations is available for most communications needs.  \nThe ADM236L and ADM241L are particularly useful in \nbattery-powered systems because they feature a low power \nshutdown mode that reduces power dissipation to less than 5 µW . \nThe ADM233L is designed for applications in which space \nsaving is important because the charge pump capacitors are \nmolded into the package. The ADM231L and ADM239L \ninclude only a negative charge pump converter and are intended \nfor applications in which +12 V is available. \nTo facilitate sharing a common line or for connection to a \nmicroprocessor data bus, the ADM236L, ADM239L, and ADM241L feature an enable (EN, EN\n) function. When the \nreceivers are disabled, their outputs are placed in a high impedance state. \n1\nCH1\nCH35.00V5.00V\nBWCH2 5.00V M50.0 µsCH1 3.1V\nV+, V– EXITING SDT\nT\nTSD\nV+\nV–\n00070-0-031 \nFigure 26. Charge Pump V+ and V− Exiting Shutdown \n1\nCH1 5.00V CH2 5.00V M1.00 µs CH1 800mVTT\nTx OUTPUTTx INPUT\n2\n00070-0-032 \nFigure 27. Transmitter Output Loaded Slew Rate 1\nCH1 5.00V CH2 5.00V M1.00 µs CH1 800mVTT\nTx OUTPUTTx INPUT\n2\n00070-0-033 \nFigure 28. Transmitter Output Unloaded Slew Rate \nCIRCUIT DESCRIPTION \nThe internal circuitry in the ADM236L to ADM241L consists of \nthree main sections: a charge pump voltage converter, RS-232-to-\nTTL/CMOS receivers, and TTL/CMOS-to-RS-232 transmitters. \nCharge Pump DC-to-DC Voltage Converter \nThe charge pump voltage converter consists of an oscillator and \na switching matrix. The converter generates a 10 V supply from \nthe 5 V input. This is done in two stages using a switched capacitor technique, as illustrated in Figure 29 and Figure 30. First, the 5 V input supply is doubled to 10 V , using capacitor \nC1 as the charge storage element. The 10 V level is then \ninverted to generate –10 V , using C2 as the storage element.  \nS1 S3\nV+ = 2VCC\nS2 S4\nINTERNAL\nOSCILLATORC1 C3VCC\nGND VCC\n00070-0-034\n \nFigure 29. Charge Pump Voltage Doubler \n \nS1 S3\nS2 S4\nINTERNAL\nOSCILLATORC2 C4V+\nGND V–  = –(V+)+ +GND\nFROM\nVOLTAGE\nDOUBLER\n00070-0-035\n \nFigure 30. Charge Pump Voltage Inverter \nCapacitors C3 and C4 are used to reduce the output ripple. \nTheir values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors, C1 and C2, \ncan be reduced at the expense of higher output impedance on the V+ and V– supplies, and the V+ and V– supplies can be used to \npower external circuitry if the current requirements are small. \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 13 of 20 Transmitter (Driver) Section \nThe drivers convert TTL/CMOS input levels into EIA-232-E \noutput levels. With V CC = +5 V and driving a typical EIA-232-E \nload, the output voltage swing is  ±9 V . Even under worst-case conditions, the drivers are guaranteed to meet the  ±5 V  \nEIA-232-E minimum requirement. \nThe input threshold levels are both TTL- and CMOS-compatible \nwith the switching threshold set at V\nCC/4. With a nominal V CC = \n5 V , the switching threshold is 1.25 V typical. Unused inputs can \nbe left unconnected because an internal 400 kΩ pull-up resistor \npulls them high, forcing the outputs into a low state.  \nAs required by the EIA-232-E standard, the slew rate is limited to \nless than 30 V/µs without the need for an external slew-limiting \ncapacitor, and the output impedance in the power-off state is \ngreater than 300 Ω. \nReceiver Section \nThe receivers are inverting level shifters that accept EIA-232-E \ninput levels (±5 V to  ±15 V) and translate them into 5 V TTL/ \nCMOS levels. The inputs have internal 5 kΩ pull-down resistors to ground and are protected against overvoltages of up to  ±30 V . \nThe guaranteed switching thresholds are 0.8 V minimum and \n2.4 V maximum, which are well within the  ±3 V EIA-232-E requirement. The low level threshold is deliberately positive because it ensures that an unconnected input is interpreted as  \na low level. \nThe receivers have Schmitt trigger inputs with a hysteresis level \nof 0.65 V . This ensures error-free reception for both noisy inputs \nand inputs with slow transition times. \nShutdown (SD) \nThe ADM236L and ADM241L feature a control input that can \nbe used to disable the part and reduce the power consumption \nto less than 5 µW . This is very useful in battery-operated systems. During shutdown, the charge pump is turned off, the transmitters are disabled, and all receivers are put into a high impedance, disabled state. The shutdown control input is active high on all parts (see Table 5). \n \n Enable Input \nADM239L and ADM241L feature an enable input used to enable \nor disable the receiver outputs. The enable input is active low on \nthe ADM239L and ADM241L (see Table 5). When the receivers \nare disabled, their outputs are placed in a high impedance state. This function allows the outputs to be connected directly to a microprocessor data bus. It can also be used to allow receivers from different devices to share a common data line. The timing diagram for the enable function is shown in Figure 31. \nTEN TDIS3V\n0V\nROUT3.5V\n0.8VVOH– 0.1V\nVOL + 0.1V\n00070-0-036EN\n \nFigure 31. Enable Timing \nAPPLICATION HINTS \nDriving Long Cables \nIn accordance with the EIA-232-E standard, long cables are per-\nmissible, provided that the total load capacitance does not exceed \n2500 pF. For longer cables that do exceed this, it is possible to trade off baud rate for cable length. Large load capacitances cause a reduction in slew rate; therefore, the maximum transmission baud rate is decreased. The ADM236L to ADM241L are designed to \nminimize the slew rate reduction that occurs as load capaci-\ntance increases. \nFor the receivers, it is important that a high level of noise \nimmunity be built in so that slow rise and fall times do not \ncause multiple output transitions as the signal passes slowly through the transition region. The ADM236L to ADM241L have 0.65 V of hysteresis to guard against this. This ensures that even in noisy environments error-free reception can be \nachieved. \nHigh Baud Rate Operation \nThe ADM236L to ADM241L feature high slew rates, permitting \ndata transmission at rates well in excess of the EIA-232-E \nspecification. The drivers maintain ±5 V signal levels at data \nrates up to 100 kbps under worst-case loading conditions. \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 14 of 20 OUTLINE DIMENSIONS \n14\n1780.685 (17.40)\n0.665 (16.89)\n0.645 (16.38)0.295 (7.49)\n0.285 (7.24)0.275 (6.99)\n0.100 (2.54)\nBSC\nSEATING\nPLANE0.180 (4.57)\nMAX\n0.022 (0.56)\n0.018 (0.46)0.014 (0.36)0.150 (3.81)0.130 (3.30)0.110 (2.79)\n0.060 (1.52)0.050 (1.27)0.045 (1.14)0.015 (0.38)\n0.010 (0.25)\n0.008 (0.20)0.325 (8.26)0.310 (7.87)0.300 (7.62)\n0.015 (0.38)\nMIN0.150 (3.81)0.135 (3.43)0.120 (3.05)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MO-095-AB\n \nFigure 32. 14-Lead Plastic Dual In-Line Package [PDIP]  \n(N-14) \nDimensions shown in inches and (millimeters) \n16\n1 890.295 (7.49)\n0.285 (7.24)0.275 (6.99)\n0.100 (2.54)\nBSC\nSEATING\nPLANE0.015 (0.38)\nMIN\n0.180 (4.57)\nMAX\n0.022 (0.56)\n0.018 (0.46)\n0.014 (0.36)0.150 (3.81)\n0.130 (3.30)\n0.110 (2.79)0.060 (1.52)\n0.050 (1.27)\n0.045 (1.14)0.150 (3.81)\n0.135 (3.43)\n0.120 (3.05)\n0.015 (0.38)0.010 (0.25)0.008 (0.20)0.325 (8.26)0.310 (7.87)0.300 (7.62)0.785 (19.94)\n0.765 (19.43)\n0.745 (18.92)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MO-095AC\n \nFigure 33. 16-Lead Plastic Dual In-Line Package [PDIP]  \n(N-16) \nDimensions shown in inches and (millimeters) CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MS-013AASEATING\nPLANE0.30 (0.0118)\n0.10 (0.0039)\n0.51 (0.0201)0.31 (0.0122)2.65 (0.1043)\n2.35 (0.0925)1.27 (0.0500)\nBSC16 9\n8 110.65 (0.4193)\n10.00 (0.3937)7.60 (0.2992)7.40 (0.2913)10.50 (0.4134)10.10 (0.3976)\n8°\n0°0.75 (0.0295)\n0.25 (0.0098)× 45°\n1.27 (0.0500)0.40 (0.0157)0.33 (0.0130)\n0.20 (0.0079)COPLANARITY\n0.10\n \nFigure 34. 16-Lead Standard Small Outline Package [SOIC]  \nWide Body (R-16) \nDimensions shown in millimeters and (inches) \n14\n178\n0.310 (7.87)\n0.220 (5.59)PIN 1 0.005 (0.13) MIN 0.098 (2.49) MAX\n0.100 (2.54) BSC\n15°\n0°0.320 (8.13)\n0.290 (7.37)\n0.015 (0.38)\n0.008 (0.20)SEATING\nPLANE0.200 (5.08)\nMAX 0.785 (19.94) MAX\n0.150(3.81)MIN0.200 (5.08)\n0.125 (3.18)\n0.023 (0.58)\n0.014 (0.36)0.070 (1.78)\n0.030 (0.76)0.060 (1.52)0.015 (0.38)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FO R\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIG N \nFigure 35. 14-Lead Ceramic Dual In-Line Package [CERDIP]  \n(Q-14) \nDimensions shown in inches and (millimeters) \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 15 of 20 16\n1890.310 (7.87)\n0.220 (5.59)\nPIN 10.005\n(0.13)\nMIN0.098 (2.49)\nMAX\n15°\n0°0.320 (8.13)0.290 (7.37)\n0.015 (0.38)\n0.008 (0.20)\nSEATING\nPLANE0.200 (5.08)\nMAX 0.840 (21.34) MAX\n0.150 (3.81)\nMIN\n0.200 (5.08)\n0.125 (3.18)\n0.023 (0.58)\n0.014 (0.36)0.100\n(2.54)\nBSC0.070 (1.78)\n0.030 (0.76)0.060 (1.52)\n0.015 (0.38)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN\n \nFigure 36. 16-Lead Ceramic Dual In-Line Package [CERDIP]  \n(Q-16) \nDimensions shown in inches and (millimeters) \n20\n1 10110.985 (25.02)\n0.965 (24.51)\n0.945 (24.00)0.295 (7.49)\n0.285 (7.24)\n0.275 (6.99)\n0.015 (0.38)0.010 (0.25)\n0.008 (0.20)0.325 (8.26)0.310 (7.87)\n0.300 (7.62)\nSEATING\nPLANE0.015 (0.38) MIN0.180 (4.57)\nMAX\n0.022 (0.56)\n0.018 (0.46)\n0.014 (0.36)0.150 (3.81)\n0.130 (3.30)\n0.110 (2.79) 0.100\n(2.54)\nBSC0.060 (1.52)0.050 (1.27)\n0.045 (1.14)0.150 (3.81)0.135 (3.43)0.120 (3.05)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MO-095-AE\n \nFigure 37. 20-Lead Plastic Dual In-Line Package [PDIP]  \n(N-20) \nDimensions shown in inches and (millimeters) \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MS-013AC0.75 (0.0295)\n0.25 (0.0098)20 11\n10 1\n8°\n0°× 45°\n1.27 (0.0500)0.40 (0.0157)SEATING\nPLANE0.30 (0.0118)\n0.10 (0.0039)\n0.51 (0.0201)0.31 (0.0122)2.65 (0.1043)2.35 (0.0925)\n0.33 (0.0130)\n0.20 (0.0079)1.27\n(0.0500)\nBSC10.65 (0.4193)10.00 (0.3937)7.60 (0.2992)\n7.40 (0.2913)13.00 (0.5118)\n12.60 (0.4961)\nCOPLANARITY\n0.10\n \nFigure 38. 20-Lead Standard Small Outline Package [SOIC] \nWide Body (R-20) \nDimensions shown in millimeters and (inches) 20\n11 0110.310 (7.87)\n0.220 (5.59)\nPIN 10.005\n(0.13)\nMIN0.098 (2.49)\nMAX\n15°\n0°0.320 (8.13)0.290 (7.37)\n0.015 (0.38)0.008 (0.20)\nSEATING\nPLANE0.200 (5.08)\nMAX 1.060 (26.92) MAX\n0.150 (3.81)MIN\n0.200 (5.08)\n0.125 (3.18)\n0.023 (0.58)0.014 (0.36)0.100\n(2.54)\nBSC0.070 (1.78)0.030 (0.76)0.060 (1.52)0.015 (0.38)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN \nFigure 39. 20-Lead Ceramic Dual In-Line Package [CERDIP] \n(Q-20) \nDimensions shown in inches and (millimeters) \n24\n11 2131.185 (30.01)\n1.165 (29.59)1.145 (29.08) 0.295 (7.49)0.285 (7.24)0.275 (6.99)\n0.150 (3.81)0.135 (3.43)0.120 (3.05)\n0.015 (0.38)0.010 (0.25)0.008 (0.20)0.325 (8.26)0.310 (7.87)\n0.300 (7.62)\nSEATING\nPLANE0.015 (0.38) MIN0.180\n(4.57)\nMAX\n0.022 (0.56)\n0.018 (0.46)0.014 (0.36)0.150 (3.81)\n0.130 (3.30)\n0.110 (2.79)0.100\n(2.54)\nBSC0.060 (1.52)0.050 (1.27)0.045 (1.14)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MO-095AG\n \nFigure 40. 24-Lead Plastic Dual In-Line Package [PDIP]  \n(N-24-1) \nDimensions shown in inches and (millimeters) \nSEATING\nPLANE0.023 (0.58)\n0.014 (0.36)0.075 (1.91)0.015 (0.38)\n0.225 (5.72)\nMAX\n0.200 (5.08)0.120 (3.05)\n0.070 (1.78)0.030 (0.76)0.150\n(3.81)MIN 1.290 (32.77) MAX\n0.100 (2.54)\nBSC24\n2 113\n0.610 (15.49)\n0.500 (12.70)\nPIN 10.098 (2.49) MAX 0.005 (0.13) MIN\n0.620 (15.75)0.590 (14.99)\n0.015 (0.38)0.008 (0.20)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN\n \nFigure 41. 24-Lead Side-Brazed Cera mic Dual In-Line Package [SBDIP] \n(D-24-2) \nDimensions shown in inches and (millimeters) \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 16 of 20 1.290 (32.77)\n1.150 (31.57)\n0.580 (14.73)\n0.485 (12.32)\n0.165 (4.19)0.160 (4.06)\n0.155 (3.93)\n0.015 (0.38)0.010 (0.25)\n0.008 (0.20)0.610 (15.49)0.600 (15.24)\n0.590 (14.99)\n0.015 (0.38) MIN 0.210 (5.34)\nMAX\nSEATING\nPLANE0.022 (0.56)\n0.018 (0.46)\n0.014 (0.36)0.100\n(2.54)\nBSC0.070 (1.78)\n0.030 (0.76)0.200 (5.08)0.115 (2.92)24\n11213\nPIN 1\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MS-011-AA\n \nFigure 42. 24-Lead Plastic Dual In-Line Package [PDIP] \nWide Body (N-24-2) \nDimensions shown in inches and (millimeters) \n24\n11 2130.310 (7.87)\n0.220 (5.59)\nPIN 10.005 (0.13)\nMIN0.098 (2.49)\nMAX\n15°\n0°0.320 (8.13)0.290 (7.37)\n0.015 (0.38)0.008 (0.20)\nSEATING\nPLANE0.200 (5.08)\nMAX 1.280 (32.51) MAX\n0.150 (3.81)MIN\n0.200 (5.08)\n0.125 (3.18)\n0.023 (0.58)0.014 (0.36)0.100\n(2.54)\nBSC0.070 (1.78)0.030 (0.76)0.060 (1.52)0.015 (0.38)\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN\n \nFigure 43. 24-Lead Ceramic Dual in-Line Package [CERDIP]  \n(Q-24) \nDimensions shown in inches and (millimeters) \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MS-013AD8°\n0°0.75 (0.0295)\n0.25 (0.0098)×45°\n1.27 (0.0500)0.40 (0.0157)0.33 (0.0130)0.20 (0.0079) SEATING\nPLANE0.30 (0.0118)\n0.10 (0.0039)\n0.51 (0.020)0.31 (0.012)2.65 (0.1043)2.35 (0.0925)\n1.27 (0.0500)\nBSC24 13\n12 110.65 (0.4193)10.00 (0.3937)7.60 (0.2992)7.40 (0.2913)15.60 (0.6142)15.20 (0.5984)\nCOPLANARIT Y\n0.10\n \nFigure 44. 24-Lead Standard Small Outline Package [SOIC]  \nWide Body (R-24) \nDimensions shown in millimeters and (inches) CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGNCOMPLIANT TO JEDEC STANDARDS MS-013AE0.33 (0.0130)\n0.20 (0.0079)8°\n0°0.75 (0.0295)0.25 (0.0098)×45°\n1.27 (0.0500)0.40 (0.0157)SEATING\nPLANE0.30 (0.0118)\n0.10 (0.0039)\n0.51 (0.0201)0.33 (0.0130)2.65 (0.1043)2.35 (0.0925)\n1.27 (0.0500)\nBSC28 15\n14 118.10 (0.7126)17.70 (0.6969)\n10.65 (0.4193)10.00 (0.3937)7.60 (0.2992)7.40 (0.2913)\nCOPLANARITY\n0.10\n \nFigure 45. 28-Lead Standard Small Outline Package [SOIC] \nWide Body (R-28) \nDimensions shown in millimeters and (inches) \n0.25\n0.09\n0.950.75\n0.558°4°\n0°0.05 MIN1.85\n1.75\n1.65 2.00 MAX\n0.38\n0.22 SEATING\nPLANE0.65\nBSCCOPLANARITY\n0.1028 15\n14 110.50\n10.20\n9.90\n5.60\n5.30\n5.008.20\n7.80\n7.40\nPIN 1\nCOMPLIANT TO JEDEC STANDARDS MO-150AH  \nFigure 46. 28-Lead Shrink Small Outline Package [SSOP]  \n(RS-28) \nDimensions shown in millimeters \n \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 17 of 20 ORDERING GUIDE \nModel Temperature Range Package Description Package Option \nADM231LJN 0°C to 70°C 14-lead PDIP N-14 \nADM231LJR 0°C to 70°C 16-lead SOIC R-16 \nADM231LJR-REEL 0°C to 70°C 16-lead SOIC R-16 \nADM231LJRZ-REEL1 0°C to 70°C 16-lead SOIC R-16 \nADM231LAN –40°C to +85°C 14-lead PDIP N-14 \nADM231LAQ –40°C to +85°C 14-lead CERDIP Q-14 \nADM231LAR –40°C to +85°C 16-lead SOIC R-16 \nADM231LAR-REEL –40°C to +85°C 16-lead SOIC R-16 \nADM232LJR 0°C to 70°C 16-lead SOIC R-16 \nADM232LJR-REEL 0°C to 70°C 16-lead SOIC R-16 \nADM232LJRZ1 0°C to 70°C 16-lead SOIC R-16 \nADM232LJRZ-REEL71 0°C to 70°C 16-lead SOIC R-16 \nADM232LAN –40°C to +85°C 16-lead PDIP N-16 \nADM232LAR –40°C to +85°C 16-lead SOIC R-16 \nADM232LAR-REEL –40°C to +85°C 16-lead SOIC R-16 \nADM232LARZ1 –40°C to +85°C 16-lead SOIC R-16 \nADM232LARZ-REEL1 –40°C to +85°C 16-lead SOIC R-16 \nADM232LJN 0°C to 70°C 20-lead PDIP N-16 \nADM232LJNZ1 0°C to 70°C 20-lead PDIP N-16 \nADM233LJN 0°C to 70°C 20-lead PDIP N-20 \nADM233LAN –40°C to +85°C 20-lead PDIP N-20 \nADM234LJN 0°C to 70°C 16-lead PDIP N-16 \nADM234LJR 0°C to 70°C 16-lead SOIC R-16 \nADM234LJR-REEL 0°C to 70°C 16-lead SOIC R-16 \nADM234LJRZ1 0°C to 70°C 16-lead SOIC R-16 \nADM234LJRZ-REEL1 0°C to 70°C 16-lead SOIC R-16 \nADM234LAN –40°C to +85°C 16-lead PDIP N-16 \nADM234LAQ –40°C to +85°C 16-lead CERDIP Q-16 \nADM234LAR –40°C to +85°C 16-lead SOIC R-16 \nADM234LAR-REEL –40°C to +85°C 16-lead SOIC R-16 \nADM236LJN 0°C to 70°C 24-lead PDIP N-24-1 \nADM236LJR 0°C to 70°C 24-lead SOIC R-24 \nADM236LJR-REEL 0°C to 70°C 24-lead SOIC R-24 \nADM236LAN –40°C to +85°C 24-lead PDIP N-24-1 \nADM236LAR –40°C to +85°C 24-lead SOIC R-24 \nADM236LAR-REEL –40°C to +85°C 24-lead SOIC R-24 \nADM237LJN 0°C to 70°C 24-lead PDIP N-24-1 \nADM237LJR 0°C to 70°C 24-lead SOIC R-24 \nADM237LJR-REEL 0°C to 70°C 24-lead SOIC R-24 \nADM237LJRZ1 0°C to 70°C 24-lead SOIC R-24 \nADM237LJRZ-REEL1 0°C to 70°C 24-lead SOIC R-24 \nADM237LAN –40°C to +85°C 24-lead PDIP N-24-1 \nADM237LAQ –40°C to +85°C 24-lead CERDIP Q-24 \nADM237LAR –40°C to +85°C 24-lead SOIC R-24 \nADM237LAR-REEL –40°C to +85°C 24-lead SOIC R-24 \nADM238LJN 0°C to 70°C 24-lead PDIP N-24-1 \nADM238LJNZ1 0°C to 70°C 24-lead PDIP N-24-1 \nADM238LJR 0°C to 70°C 24-lead SOIC R-24 \nADM238LJR-REEL 0°C to 70°C 24-lead SOIC R-24 \nADM238LJRZ1 0°C to 70°C 24-lead SOIC R-24 \nADM238LJRZ-REEL1 0°C to 70°C 24-lead SOIC R-24 \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 18 of 20 Model Temperature Range Package Description Package Option \nADM238LAN –40°C to +85°C 24-lead PDIP N-24-1 \nADM238LAQ –40°C to +85°C 24-lead CERDIP Q-24 \nADM238LAR –40°C to +85°C 24-lead SOIC R-24 \nADM238LAR-REEL –40°C to +85°C 24-lead SOIC R-24 \nADM238LARZ1 –40°C to +85°C 24-lead SOIC R-24 \nADM238LARZ-REEL1 –40°C to +85°C 24-lead SOIC R-24 \nADM239LJN 0°C to 70°C 24-lead PDIP N-24-1 \nADM239LJR 0°C to 70°C 24-lead SOIC R-24 \nADM239LJR-REEL 0°C to 70°C 24-lead SOIC R-24 \nADM239LJRZ1 0°C to 70°C 24-lead SOIC R-24 \nADM239LJRZ-REEL1 0°C to 70°C 24-lead SOIC R-24 \nADM239LAN –40°C to +85°C 24-lead PDIP N-24-1 \nADM239LAQ –40°C to +85°C 24-lead CERDIP Q-24 \nADM239LAR –40°C to +85°C 24-lead SOIC R-24 \nADM239LAR-REEL –40°C to +85°C 24-lead SOIC R-24 \nADM241LJR 0°C to 70°C 28-lead SOIC R-28 \nADM241LJR-REEL 0°C to 70°C 28-lead SOIC R-28 \nADM241LJRZ1 0°C to 70°C 28-lead SOIC R-28 \nADM241LJRZ-REEL1 0°C to 70°C 28-lead SOIC R-28 \nADM241LAR –40°C to +85°C 28-lead SOIC R-28 \nADM241LAR-REEL –40°C to +85°C 28-lead SOIC R-28 \nADM241LJRS 0°C to 70°C 28-lead SSOP RS-28 \nADM241LJRS-REEL 0°C to 70°C 28-lead SSOP RS-28 \nADM241LARS –40°C to +85°C 28-lead SSOP RS-28 \nADM241LARS-REEL –40°C to +85°C 28-lead SSOP RS-28 \n \n1 Z = Pb-free part. \n \n ADM231L–ADM234L/ADM236L–ADM241L\n \nRev. C | Page 19 of 20 NOTES \n \nADM231L–ADM234L/ADM236L–ADM241L \n \nRev. C | Page 20 of 20 NOTES \n \n \n \n© 2005 Analog Devices, Inc. All rights reserved. Trademarks and \nregistered trademarks are the property of their respective owners.  \n C00070–0–4/05(C)  \n'}]
!==============================================================================!
### Component Summary: ADM232LARZ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Power Supply Voltage (VCC): 5 V ± 10%
  - Output Voltage Swing: ±9 V (with 5 V supply)
  - RS-232 Input Voltage Range: -30 V to +30 V

- **Current Ratings:**
  - VCC Power Supply Current: 2.5 mA (typical, no load)
  - Shutdown Supply Current: ≤1 µA

- **Power Consumption:**
  - Low power shutdown mode reduces power dissipation to less than 5 µW.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to +85°C

- **Package Type:**
  - 16-lead SOIC (R-16)

- **Special Features or Notes:**
  - Meets EIA-232-E and V.28 specifications.
  - On-board DC-to-DC converters for generating ±10 V from a single 5 V supply.
  - Low power shutdown mode.
  - Latch-up free design.
  - Internal pull-up and pull-down resistors for TTL/CMOS inputs and RS-232 inputs.

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

**Description:**
The ADM232L is a CMOS RS-232 driver/receiver designed for communication interfaces that comply with EIA-232-E and V.28 standards. It operates from a single 5 V power supply and integrates on-chip DC-to-DC converters to generate the necessary voltage levels for RS-232 communication. This component is particularly useful in applications where higher voltage supplies (like ±12 V) are not available.

**Typical Applications:**
The ADM232L is commonly used in:
- Computers and peripherals
- Modems
- Printers
- Instruments
- Battery-powered devices due to its low power consumption and shutdown capabilities.

This component is ideal for applications requiring reliable serial communication while minimizing power usage and board space.