{:input (genetic.crossover/dumb-crossover 1640509869 (genetic.mutation/change-constant-value 702835299 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing_11_12 , wire2_16, wire4_16, wire25_48);\n  wire \\:missing_edge ;\n  wire wire10_23;\n  wire \\wire13_:missing ;\n  wire \\wire13_:missing_18 ;\n  wire wire19;\n  input \\wire1_:missing_11_12 ;\n  wire \\wire1_:missing_11_12 ;\n  wire wire20;\n  wire wire21;\n  wire wire23;\n  output wire25_48;\n  wire wire25_48;\n  wire \\wire28_:missing_49 ;\n  wire \\wire29_:missing ;\n  output wire2_16;\n  wire wire2_16;\n  wire wire32_36;\n  wire wire32_37;\n  wire wire33_16;\n  wire wire33_45;\n  wire wire34_15;\n  wire wire34_17;\n  wire wire34_37;\n  wire wire34_39;\n  wire wire34_43;\n  wire wire34_44;\n  wire wire34_46;\n  wire wire34_47;\n  wire \\wire34_:missing_12 ;\n  wire \\wire34_:missing_20_22 ;\n  wire \\wire34_:missing_36 ;\n  wire wire35_41_51;\n  wire wire35_50;\n  wire wire39_41_45;\n  wire wire40_41;\n  wire wire48_51;\n  output wire4_16;\n  wire wire4_16;\n  wire wire50;\n  wire wire5_16_19_21;\n  wire wire7_11;\n  wire wire8_12;\n  wire \\wire8_:missing ;\n  wire wire9_14;\n  wire wire9_16;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_38_40_42 ;\n  wire \\wire:missing_38_40_43 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_11;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_12;\n  assign wire32_37 = 2'h1 >> wire32_36;\n  assign wire33_45 = 2'h1 >> wire33_16;\n  assign \\wire34_:missing_20_22  = 2'h1 >> wire34_39;\n  assign wire35_50 = 2'h1 >> wire35_41_51;\n  assign wire32_36 = 4'h8 >> { \\wire34_:missing_36 , \\wire34_:missing_36  };\n  assign \\wire:missing_37  = 4'h8 >> { wire32_37, wire34_37 };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire:missing_38_40_43 , \\wire:missing_38_40_42  };\n  assign wire34_39 = 4'h6 >> { wire34_39, wire39_41_45 };\n  assign wire40_41 = 4'h8 >> { \\wire:missing_38_40_43 , \\wire:missing_38_40_42  };\n  assign wire35_41_51 = 4'h8 >> { wire39_41_45, wire40_41 };\n  assign wire9_14 = 2'h1 >> wire9_16;\n  assign \\wire:missing_edge  = 2'hx >> wire34_44;\n  assign wire10_23 = 2'h1 >> \\wire:missing_edge ;\n  assign wire7_11 = 4'h8 >> { \\wire1_:missing_11_12 , \\wire:missing_edge  };\n  assign wire8_12 = 4'h8 >> { \\wire34_:missing_12 , \\wire1_:missing_11_12  };\n  assign \\wire13_:missing  = 4'h6 >> { \\wire13_:missing_18 , \\wire13_:missing_18  };\n  assign \\wire:missing_14  = 4'h6 >> { wire9_14, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire34_15 };\n  assign wire5_16_19_21 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire28_:missing_49  = 1'h0;\n  assign \\wire29_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_51 = wire35_41_51;\n  assign wire50 = wire35_50;\n  assign \\wire:missing_edge  = \\wire28_:missing_49 ;\n  assign wire25_48 = wire48_51;\n  assign \\wire:missing_edge  = wire34_47;\n  assign \\wire:missing_edge  = wire34_46;\n  assign wire39_41_45 = wire33_45;\n  assign \\wire:missing_38_40_43  = wire34_43;\n  assign \\wire:missing_38_40_42  = \\wire:missing_edge ;\n  assign \\wire:missing_24  = \\wire:missing_edge ;\n  assign wire23 = wire10_23;\n  assign \\wire:missing_edge  = \\wire34_:missing_20_22 ;\n  assign wire21 = wire5_16_19_21;\n  assign wire20 = \\wire34_:missing_20_22 ;\n  assign wire19 = wire5_16_19_21;\n  assign \\wire13_:missing_18  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire34_17;\n  assign wire2_16 = wire5_16_19_21;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:3.1-102.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing_11_12 , wire2_16, wire4_16, wire25_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:5.8-5.17\" *)\n  wire wire10_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:6.8-6.24\" *)\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:7.8-7.27\" *)\n  wire \\wire13_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:8.8-8.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:9.9-9.30\" *)\n  input \\wire1_:missing_11_12 ;\n  wire \\wire1_:missing_11_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:11.8-11.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:12.8-12.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:13.8-13.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:14.10-14.19\" *)\n  output wire25_48;\n  wire wire25_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:16.8-16.27\" *)\n  wire \\wire28_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:17.8-17.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:18.10-18.18\" *)\n  output wire2_16;\n  wire wire2_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:22.8-22.17\" *)\n  wire wire33_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:23.8-23.17\" *)\n  wire wire33_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:25.8-25.17\" *)\n  wire wire34_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:28.8-28.17\" *)\n  wire wire34_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:30.8-30.17\" *)\n  wire wire34_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:31.8-31.17\" *)\n  wire wire34_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:33.8-33.30\" *)\n  wire \\wire34_:missing_20_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:35.8-35.20\" *)\n  wire wire35_41_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:37.8-37.20\" *)\n  wire wire39_41_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:38.8-38.17\" *)\n  wire wire40_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:39.8-39.17\" *)\n  wire wire48_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:40.10-40.18\" *)\n  output wire4_16;\n  wire wire4_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:43.8-43.22\" *)\n  wire wire5_16_19_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:50.8-50.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:53.8-53.30\" *)\n  wire \\wire:missing_38_40_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:54.8-54.30\" *)\n  wire \\wire:missing_38_40_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A1CD553D.v:55.9-55.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_23 = 1'h0;\n  assign \\wire13_:missing  = 1'h0;\n  assign \\wire13_:missing_18  = 1'h1;\n  assign wire19 = 1'h0;\n  assign wire20 = 1'h1;\n  assign wire21 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire25_48 = 1'hx;\n  assign \\wire28_:missing_49  = 1'h0;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire2_16 = 1'h0;\n  assign wire33_16 = 1'hx;\n  assign wire33_45 = 1'hx;\n  assign wire34_17 = 1'h1;\n  assign wire34_43 = 1'hx;\n  assign wire34_46 = 1'h1;\n  assign wire34_47 = 1'h1;\n  assign \\wire34_:missing_20_22  = 1'h1;\n  assign wire35_41_51 = 1'hx;\n  assign wire39_41_45 = 1'hx;\n  assign wire40_41 = 1'hx;\n  assign wire48_51 = 1'hx;\n  assign wire4_16 = 1'hx;\n  assign wire5_16_19_21 = 1'h0;\n  assign \\wire:missing_24  = 1'h1;\n  assign \\wire:missing_38_40_42  = 1'h1;\n  assign \\wire:missing_38_40_43  = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:45:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc/src/top.v'.\nSBY  1:45:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] Copy '/tmp/fuzzmount2DDF5D8C/A1CD553D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc/src/A1CD553D.v'.\nSBY  1:45:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] Copy '/tmp/fuzzmount2DDF5D8C/A1CD553D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc/src/A1CD553D.post.v'.\nSBY  1:45:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: abc pdr\nSBY  1:45:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:71$58_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:71$58.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:62$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:62$49.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:77$64_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:77$64.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:57$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A1CD553D.v:57$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire presynth.\\wire4_16 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire presynth.\\wire:missing_38_40_43 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire presynth.\\wire33_16 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:45:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] base: finished (returncode=0)\nSBY  1:45:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire presynth.\\wire4_16 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire presynth.\\wire:missing_38_40_43 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire presynth.\\wire33_16 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:45:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] aig: finished (returncode=0)\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: Warning: The network has no constraints.\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: finished (returncode=0)\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] engine_0: Status returned by engine: FAIL\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc'.\nSBY  1:45:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1l9htnfc] DONE (FAIL, rc=2)\n", :err ""}}}