Analysis & Synthesis report for DE1_SOC_D8M_RTL
Wed May 29 12:04:29 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for sld_signaltap:auto_signaltap_0
  7. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  8. SignalTap II Logic Analyzer Settings
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed May 29 12:04:29 2019           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name       ; paint_RAM                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; paint_RAM          ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |paint_RAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |paint_RAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |paint_RAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |paint_RAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |paint_RAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 186                 ; 186              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 29 12:03:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file color_choosing.sv
    Info (12023): Found entity 1: color_choosing File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/color_choosing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_scancoderaw_driver.v
    Info (12023): Found entity 1: keyboard_scancoderaw_driver File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/keyboard_scancoderaw_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V/VIDEO_PLL.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file filter.sv
    Info (12023): Found entity 1: Filter File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/Filter.sv Line: 4
    Info (12023): Found entity 2: Filter_testbench File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/Filter.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file inputff.sv
    Info (12023): Found entity 1: inputff File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/inputff.sv Line: 3
    Info (12023): Found entity 2: inputff_testbench File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/inputff.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file paint_ram.sv
    Info (12023): Found entity 1: paint_RAM File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/paint_RAM.sv Line: 18
    Info (12023): Found entity 2: paint_RAM_testbench File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/paint_RAM.sv Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.sv
    Info (12023): Found entity 1: hex_display File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/hex_display.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file input.sv
    Info (12023): Found entity 1: inpuT File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/inpuT.sv Line: 1
    Info (12023): Found entity 2: inpuT_testbench File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/inpuT.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(141): created implicit net for "KEDR" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(202): created implicit net for "UART_RTS" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 202
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(203): created implicit net for "UART_TXD" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(297): created implicit net for "DRAM_DQM" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 297
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(349): created implicit net for "READY" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 349
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(426): created implicit net for "color_wr_ata" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v Line: 426
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/V_Auto/FOCUS_ADJ.v Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at ps2.v(64): Parameter Declaration in module "ps2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 64
Warning (10222): Verilog HDL Parameter Declaration warning at ps2.v(65): Parameter Declaration in module "ps2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 65
Warning (10222): Verilog HDL Parameter Declaration warning at ps2.v(66): Parameter Declaration in module "ps2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 66
Warning (10222): Verilog HDL Parameter Declaration warning at ps2.v(88): Parameter Declaration in module "ps2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at ps2.v(117): Parameter Declaration in module "ps2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/ps2.v Line: 117
Info (12127): Elaborating entity "paint_RAM" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at paint_RAM.sv(31): truncated value with size 32 to match size of target (20) File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/paint_RAM.sv Line: 31
Warning (10230): Verilog HDL assignment warning at paint_RAM.sv(47): truncated value with size 3 to match size of target (1) File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/paint_RAM.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4f84.tdf
    Info (12023): Found entity 1: altsyncram_4f84 File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/altsyncram_4f84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf
    Info (12023): Found entity 1: cntr_tai File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cntr_tai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.29.12:04:16 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM" is uninferred due to asynchronous read logic File: C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/paint_RAM.sv Line: 24
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (144001): Generated suppressed messages file C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/output_files/DE1_SOC_D8M_RTL.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings
    Error: Peak virtual memory: 4964 megabytes
    Error: Processing ended: Wed May 29 12:04:30 2019
    Error: Elapsed time: 00:00:42
    Error: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/output_files/DE1_SOC_D8M_RTL.map.smsg.


