
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401398 <.init>:
  401398:	stp	x29, x30, [sp, #-16]!
  40139c:	mov	x29, sp
  4013a0:	bl	401fd8 <ferror@plt+0x888>
  4013a4:	ldp	x29, x30, [sp], #16
  4013a8:	ret

Disassembly of section .plt:

00000000004013b0 <mbrtowc@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <mbrtowc@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <memmove@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <strnlen@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <iconv_close@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <sprintf@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <putc@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <fputc@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <iswcntrl@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <qsort@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <fclose@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <iswspace@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <nl_langinfo@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <malloc@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <wcwidth@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <strncmp@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <bindtextdomain@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <__libc_start_main@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <memset@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <realloc@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <getc@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <strdup@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <abort@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <mbsinit@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <memcmp@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <textdomain@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <getopt_long@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <strcmp@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <basename@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <iconv@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <__ctype_b_loc@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <free@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <ungetc@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <__ctype_get_mb_cur_max@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <strchr@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <fwrite@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <fflush@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <iconv_open@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <memchr@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <iswalnum@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <dcgettext@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <printf@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <__assert_fail@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x168b0>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <__errno_location@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <getenv@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <putchar@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401734:	ldr	x17, [x16, #432]
  401738:	add	x16, x16, #0x1b0
  40173c:	br	x17

0000000000401740 <setlocale@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401744:	ldr	x17, [x16, #440]
  401748:	add	x16, x16, #0x1b8
  40174c:	br	x17

0000000000401750 <ferror@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x168b0>
  401754:	ldr	x17, [x16, #448]
  401758:	add	x16, x16, #0x1c0
  40175c:	br	x17

Disassembly of section .text:

0000000000401760 <.text>:
  401760:	stp	x29, x30, [sp, #-112]!
  401764:	mov	x29, sp
  401768:	stp	x19, x20, [sp, #16]
  40176c:	mov	w20, w0
  401770:	mov	x19, x1
  401774:	ldr	x0, [x1]
  401778:	stp	x21, x22, [sp, #32]
  40177c:	mov	w22, #0x0                   	// #0
  401780:	stp	x23, x24, [sp, #48]
  401784:	adrp	x23, 405000 <ferror@plt+0x38b0>
  401788:	add	x23, x23, #0xac0
  40178c:	stp	x25, x26, [sp, #64]
  401790:	mov	w24, #0x0                   	// #0
  401794:	mov	w25, #0x0                   	// #0
  401798:	stp	x27, x28, [sp, #80]
  40179c:	bl	402548 <ferror@plt+0xdf8>
  4017a0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4017a4:	mov	w0, #0x6                   	// #6
  4017a8:	add	x1, x1, #0xcc0
  4017ac:	bl	401740 <setlocale@plt>
  4017b0:	adrp	x26, 406000 <ferror@plt+0x48b0>
  4017b4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4017b8:	add	x1, x1, #0xaa8
  4017bc:	mov	x0, x23
  4017c0:	bl	401520 <bindtextdomain@plt>
  4017c4:	mov	x0, x23
  4017c8:	add	x26, x26, #0xf8
  4017cc:	bl	4015e0 <textdomain@plt>
  4017d0:	adrp	x21, 405000 <ferror@plt+0x38b0>
  4017d4:	adrp	x0, 402000 <ferror@plt+0x8b0>
  4017d8:	add	x21, x21, #0xaf8
  4017dc:	add	x0, x0, #0x268
  4017e0:	bl	405a70 <ferror@plt+0x4320>
  4017e4:	b	4017f8 <ferror@plt+0xa8>
  4017e8:	cbz	w0, 4017f8 <ferror@plt+0xa8>
  4017ec:	cmp	w0, #0x56
  4017f0:	b.ne	4018d0 <ferror@plt+0x180>  // b.any
  4017f4:	mov	w22, #0x1                   	// #1
  4017f8:	mov	x3, x26
  4017fc:	mov	x2, x21
  401800:	mov	x1, x19
  401804:	mov	w0, w20
  401808:	mov	x4, #0x0                   	// #0
  40180c:	bl	4015f0 <getopt_long@plt>
  401810:	cmn	w0, #0x1
  401814:	b.eq	401850 <ferror@plt+0x100>  // b.none
  401818:	cmp	w0, #0x68
  40181c:	b.eq	4018c8 <ferror@plt+0x178>  // b.none
  401820:	b.le	4017e8 <ferror@plt+0x98>
  401824:	cmp	w0, #0x76
  401828:	b.ne	4018d0 <ferror@plt+0x180>  // b.any
  40182c:	mov	x3, x26
  401830:	mov	x2, x21
  401834:	mov	x1, x19
  401838:	mov	w0, w20
  40183c:	mov	x4, #0x0                   	// #0
  401840:	mov	w24, #0x1                   	// #1
  401844:	bl	4015f0 <getopt_long@plt>
  401848:	cmn	w0, #0x1
  40184c:	b.ne	401818 <ferror@plt+0xc8>  // b.any
  401850:	cbnz	w22, 401908 <ferror@plt+0x1b8>
  401854:	cbnz	w25, 401c98 <ferror@plt+0x548>
  401858:	adrp	x21, 418000 <ferror@plt+0x168b0>
  40185c:	ldr	w0, [x21, #496]
  401860:	sub	w0, w20, w0
  401864:	cmp	w0, #0x1
  401868:	b.le	401890 <ferror@plt+0x140>
  40186c:	mov	w2, #0x5                   	// #5
  401870:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401874:	mov	x0, #0x0                   	// #0
  401878:	add	x1, x1, #0x78
  40187c:	bl	4016d0 <dcgettext@plt>
  401880:	mov	x2, x0
  401884:	mov	w1, #0x0                   	// #0
  401888:	mov	w0, #0x1                   	// #1
  40188c:	bl	401430 <error@plt>
  401890:	ldr	w1, [x21, #496]
  401894:	sub	w20, w20, w1
  401898:	cbz	w24, 401990 <ferror@plt+0x240>
  40189c:	cbz	w20, 401f60 <ferror@plt+0x810>
  4018a0:	cmp	w20, #0x1
  4018a4:	b.ne	401f84 <ferror@plt+0x834>  // b.any
  4018a8:	ldr	x0, [x19, w1, sxtw #3]
  4018ac:	adrp	x2, 402000 <ferror@plt+0x8b0>
  4018b0:	add	w1, w1, #0x1
  4018b4:	str	w1, [x21, #496]
  4018b8:	add	x1, x2, #0x178
  4018bc:	bl	402098 <ferror@plt+0x948>
  4018c0:	mov	w0, #0x0                   	// #0
  4018c4:	bl	401420 <exit@plt>
  4018c8:	mov	w25, #0x1                   	// #1
  4018cc:	b	4017f8 <ferror@plt+0xa8>
  4018d0:	adrp	x0, 418000 <ferror@plt+0x168b0>
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4018dc:	add	x1, x1, #0xad0
  4018e0:	ldr	x19, [x0, #488]
  4018e4:	mov	x0, #0x0                   	// #0
  4018e8:	bl	4016d0 <dcgettext@plt>
  4018ec:	mov	x1, x0
  4018f0:	adrp	x2, 418000 <ferror@plt+0x168b0>
  4018f4:	mov	x0, x19
  4018f8:	ldr	x2, [x2, #600]
  4018fc:	bl	401730 <fprintf@plt>
  401900:	mov	w0, #0x1                   	// #1
  401904:	bl	401420 <exit@plt>
  401908:	adrp	x0, 418000 <ferror@plt+0x168b0>
  40190c:	ldr	x0, [x0, #600]
  401910:	bl	401610 <basename@plt>
  401914:	mov	x1, x0
  401918:	adrp	x3, 405000 <ferror@plt+0x38b0>
  40191c:	add	x3, x3, #0xb00
  401920:	mov	x2, x23
  401924:	adrp	x0, 405000 <ferror@plt+0x38b0>
  401928:	add	x0, x0, #0xb08
  40192c:	bl	4016e0 <printf@plt>
  401930:	mov	w2, #0x5                   	// #5
  401934:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401938:	mov	x0, #0x0                   	// #0
  40193c:	add	x1, x1, #0xb18
  401940:	bl	4016d0 <dcgettext@plt>
  401944:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401948:	adrp	x1, 405000 <ferror@plt+0x38b0>
  40194c:	add	x2, x2, #0xbf8
  401950:	add	x1, x1, #0xc20
  401954:	bl	4016e0 <printf@plt>
  401958:	mov	w2, #0x5                   	// #5
  40195c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401960:	mov	x0, #0x0                   	// #0
  401964:	add	x1, x1, #0xc30
  401968:	bl	4016d0 <dcgettext@plt>
  40196c:	mov	x19, x0
  401970:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401974:	add	x0, x1, #0xc40
  401978:	bl	402e38 <ferror@plt+0x16e8>
  40197c:	mov	x1, x0
  401980:	mov	x0, x19
  401984:	bl	4016e0 <printf@plt>
  401988:	mov	w0, #0x0                   	// #0
  40198c:	bl	401420 <exit@plt>
  401990:	cbz	w20, 401c50 <ferror@plt+0x500>
  401994:	cmp	w20, #0x1
  401998:	b.ne	401f84 <ferror@plt+0x834>  // b.any
  40199c:	adrp	x20, 418000 <ferror@plt+0x168b0>
  4019a0:	add	x24, x20, #0x218
  4019a4:	ldr	x0, [x19, w1, sxtw #3]
  4019a8:	adrp	x2, 402000 <ferror@plt+0x8b0>
  4019ac:	stp	xzr, xzr, [x24, #8]
  4019b0:	add	w1, w1, #0x1
  4019b4:	str	xzr, [x20, #536]
  4019b8:	str	w1, [x21, #496]
  4019bc:	add	x1, x2, #0x1b8
  4019c0:	strb	wzr, [x24, #24]
  4019c4:	bl	402098 <ferror@plt+0x948>
  4019c8:	ldr	x1, [x24, #8]
  4019cc:	cbnz	x1, 401c80 <ferror@plt+0x530>
  4019d0:	adrp	x20, 418000 <ferror@plt+0x168b0>
  4019d4:	adrp	x23, 406000 <ferror@plt+0x48b0>
  4019d8:	adrp	x22, 406000 <ferror@plt+0x48b0>
  4019dc:	add	x20, x20, #0x200
  4019e0:	add	x23, x23, #0xa8
  4019e4:	add	x22, x22, #0xc8
  4019e8:	adrp	x21, 418000 <ferror@plt+0x168b0>
  4019ec:	ldr	x0, [x20]
  4019f0:	bl	401570 <getc@plt>
  4019f4:	cmn	w0, #0x1
  4019f8:	b.eq	401bf4 <ferror@plt+0x4a4>  // b.none
  4019fc:	cmp	w0, #0x24
  401a00:	b.eq	401a10 <ferror@plt+0x2c0>  // b.none
  401a04:	ldr	x1, [x21, #504]
  401a08:	bl	401470 <putc@plt>
  401a0c:	b	4019ec <ferror@plt+0x29c>
  401a10:	ldr	x0, [x20]
  401a14:	bl	401570 <getc@plt>
  401a18:	mov	w19, w0
  401a1c:	cmn	w0, #0x1
  401a20:	b.eq	401df4 <ferror@plt+0x6a4>  // b.none
  401a24:	cmp	w0, #0x7b
  401a28:	b.eq	401dd8 <ferror@plt+0x688>  // b.none
  401a2c:	mov	w25, #0x0                   	// #0
  401a30:	and	w0, w19, #0xffffffdf
  401a34:	sub	w0, w0, #0x41
  401a38:	cmp	w0, #0x19
  401a3c:	b.ls	401a80 <ferror@plt+0x330>  // b.plast
  401a40:	cmp	w19, #0x5f
  401a44:	b.eq	401a80 <ferror@plt+0x330>  // b.none
  401a48:	cmn	w19, #0x1
  401a4c:	b.eq	401a5c <ferror@plt+0x30c>  // b.none
  401a50:	ldr	x1, [x20]
  401a54:	mov	w0, w19
  401a58:	bl	401650 <ungetc@plt>
  401a5c:	ldr	x1, [x21, #504]
  401a60:	add	x19, x21, #0x1f8
  401a64:	mov	w0, #0x24                  	// #36
  401a68:	bl	401470 <putc@plt>
  401a6c:	cbz	w25, 4019ec <ferror@plt+0x29c>
  401a70:	ldr	x1, [x19]
  401a74:	mov	w0, #0x7b                  	// #123
  401a78:	bl	401470 <putc@plt>
  401a7c:	b	4019ec <ferror@plt+0x29c>
  401a80:	str	xzr, [x24, #32]
  401a84:	nop
  401a88:	ldp	x1, x2, [x24, #32]
  401a8c:	ldr	x0, [x24, #48]
  401a90:	cmp	x1, x2
  401a94:	b.cs	401b44 <ferror@plt+0x3f4>  // b.hs, b.nlast
  401a98:	strb	w19, [x0, x1]
  401a9c:	add	x1, x1, #0x1
  401aa0:	str	x1, [x24, #32]
  401aa4:	ldr	x0, [x20]
  401aa8:	bl	401570 <getc@plt>
  401aac:	mov	w19, w0
  401ab0:	cmn	w0, #0x1
  401ab4:	b.eq	401b60 <ferror@plt+0x410>  // b.none
  401ab8:	and	w1, w0, #0xffffffdf
  401abc:	sub	w1, w1, #0x41
  401ac0:	cmp	w1, #0x19
  401ac4:	b.ls	401a88 <ferror@plt+0x338>  // b.plast
  401ac8:	sub	w1, w0, #0x30
  401acc:	cmp	w1, #0x9
  401ad0:	b.ls	401a88 <ferror@plt+0x338>  // b.plast
  401ad4:	cmp	w0, #0x5f
  401ad8:	b.eq	401a88 <ferror@plt+0x338>  // b.none
  401adc:	cbz	w25, 401f50 <ferror@plt+0x800>
  401ae0:	cmp	w19, #0x7d
  401ae4:	mov	w26, w25
  401ae8:	b.eq	401b74 <ferror@plt+0x424>  // b.none
  401aec:	cmn	w19, #0x1
  401af0:	b.eq	401afc <ferror@plt+0x3ac>  // b.none
  401af4:	ldr	x1, [x20]
  401af8:	bl	401650 <ungetc@plt>
  401afc:	ldr	x1, [x21, #504]
  401b00:	add	x19, x21, #0x1f8
  401b04:	mov	w0, #0x24                  	// #36
  401b08:	mov	w26, #0x0                   	// #0
  401b0c:	bl	401470 <putc@plt>
  401b10:	ldr	x1, [x19]
  401b14:	mov	w0, #0x7b                  	// #123
  401b18:	bl	401470 <putc@plt>
  401b1c:	ldr	x3, [x19]
  401b20:	mov	x2, #0x1                   	// #1
  401b24:	ldr	x1, [x24, #32]
  401b28:	ldr	x0, [x24, #48]
  401b2c:	bl	401680 <fwrite@plt>
  401b30:	cbz	w26, 4019ec <ferror@plt+0x29c>
  401b34:	ldr	x1, [x19]
  401b38:	mov	w0, #0x7d                  	// #125
  401b3c:	bl	401470 <putc@plt>
  401b40:	b	4019ec <ferror@plt+0x29c>
  401b44:	add	x1, x2, #0x5
  401b48:	lsl	x1, x1, #1
  401b4c:	str	x1, [x24, #40]
  401b50:	bl	4038e8 <ferror@plt+0x2198>
  401b54:	str	x0, [x24, #48]
  401b58:	ldr	x1, [x24, #32]
  401b5c:	b	401a98 <ferror@plt+0x348>
  401b60:	ldr	x0, [x20]
  401b64:	bl	401750 <ferror@plt>
  401b68:	cbnz	w0, 401bac <ferror@plt+0x45c>
  401b6c:	cbnz	w25, 401afc <ferror@plt+0x3ac>
  401b70:	mov	w26, #0x0                   	// #0
  401b74:	ldp	x0, x1, [x24, #32]
  401b78:	cmp	x0, x1
  401b7c:	b.cs	401c64 <ferror@plt+0x514>  // b.hs, b.nlast
  401b80:	ldr	x2, [x24, #32]
  401b84:	ldr	x27, [x24, #48]
  401b88:	ldrb	w0, [x24, #24]
  401b8c:	strb	wzr, [x27, x2]
  401b90:	cbz	w0, 401e10 <ferror@plt+0x6c0>
  401b94:	mov	x0, x27
  401b98:	bl	401710 <getenv@plt>
  401b9c:	cbz	x0, 4019ec <ferror@plt+0x29c>
  401ba0:	ldr	x1, [x21, #504]
  401ba4:	bl	401410 <fputs@plt>
  401ba8:	b	4019ec <ferror@plt+0x29c>
  401bac:	bl	401700 <__errno_location@plt>
  401bb0:	mov	x3, x0
  401bb4:	mov	x1, x23
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, #0x0                   	// #0
  401bc0:	ldr	w26, [x3]
  401bc4:	bl	4016d0 <dcgettext@plt>
  401bc8:	mov	x1, x22
  401bcc:	mov	x19, x0
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, #0x0                   	// #0
  401bd8:	bl	4016d0 <dcgettext@plt>
  401bdc:	mov	x3, x0
  401be0:	mov	x2, x19
  401be4:	mov	w1, w26
  401be8:	mov	w0, #0x1                   	// #1
  401bec:	bl	401430 <error@plt>
  401bf0:	b	401b6c <ferror@plt+0x41c>
  401bf4:	ldr	x0, [x20]
  401bf8:	bl	401750 <ferror@plt>
  401bfc:	cbz	w0, 4018c0 <ferror@plt+0x170>
  401c00:	bl	401700 <__errno_location@plt>
  401c04:	mov	x3, x0
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401c10:	mov	x0, #0x0                   	// #0
  401c14:	add	x1, x1, #0xa8
  401c18:	ldr	w20, [x3]
  401c1c:	bl	4016d0 <dcgettext@plt>
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x19, x0
  401c28:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	add	x1, x1, #0xc8
  401c34:	bl	4016d0 <dcgettext@plt>
  401c38:	mov	x2, x19
  401c3c:	mov	x3, x0
  401c40:	mov	w1, w20
  401c44:	mov	w0, #0x1                   	// #1
  401c48:	bl	401430 <error@plt>
  401c4c:	b	4018c0 <ferror@plt+0x170>
  401c50:	adrp	x24, 418000 <ferror@plt+0x168b0>
  401c54:	add	x24, x24, #0x218
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	strb	w0, [x24, #24]
  401c60:	b	4019d0 <ferror@plt+0x280>
  401c64:	ldr	x0, [x24, #48]
  401c68:	add	x1, x1, #0x5
  401c6c:	lsl	x1, x1, #1
  401c70:	str	x1, [x24, #40]
  401c74:	bl	4038e8 <ferror@plt+0x2198>
  401c78:	str	x0, [x24, #48]
  401c7c:	b	401b80 <ferror@plt+0x430>
  401c80:	ldr	x0, [x20, #536]
  401c84:	adrp	x3, 402000 <ferror@plt+0x8b0>
  401c88:	mov	x2, #0x8                   	// #8
  401c8c:	add	x3, x3, #0x1a8
  401c90:	bl	4014b0 <qsort@plt>
  401c94:	b	4019d0 <ferror@plt+0x280>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	add	x1, x1, #0xc50
  401ca8:	bl	4016d0 <dcgettext@plt>
  401cac:	adrp	x1, 418000 <ferror@plt+0x168b0>
  401cb0:	ldr	x1, [x1, #600]
  401cb4:	bl	4016e0 <printf@plt>
  401cb8:	mov	w0, #0xa                   	// #10
  401cbc:	bl	401720 <putchar@plt>
  401cc0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cc4:	add	x1, x1, #0xc78
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	bl	4016d0 <dcgettext@plt>
  401cd4:	bl	4016e0 <printf@plt>
  401cd8:	mov	w0, #0xa                   	// #10
  401cdc:	bl	401720 <putchar@plt>
  401ce0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401ce4:	add	x1, x1, #0xcb0
  401ce8:	mov	w2, #0x5                   	// #5
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	bl	4016d0 <dcgettext@plt>
  401cf4:	bl	4016e0 <printf@plt>
  401cf8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cfc:	add	x1, x1, #0xcc8
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	4016d0 <dcgettext@plt>
  401d0c:	bl	4016e0 <printf@plt>
  401d10:	mov	w0, #0xa                   	// #10
  401d14:	bl	401720 <putchar@plt>
  401d18:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d1c:	add	x1, x1, #0xd18
  401d20:	mov	w2, #0x5                   	// #5
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	bl	4016d0 <dcgettext@plt>
  401d2c:	bl	4016e0 <printf@plt>
  401d30:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d34:	add	x1, x1, #0xd30
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	bl	4016d0 <dcgettext@plt>
  401d44:	bl	4016e0 <printf@plt>
  401d48:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d4c:	add	x1, x1, #0xd70
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	bl	4016d0 <dcgettext@plt>
  401d5c:	bl	4016e0 <printf@plt>
  401d60:	mov	w0, #0xa                   	// #10
  401d64:	bl	401720 <putchar@plt>
  401d68:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d6c:	add	x1, x1, #0xdb8
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	bl	4016d0 <dcgettext@plt>
  401d7c:	bl	4016e0 <printf@plt>
  401d80:	mov	w0, #0xa                   	// #10
  401d84:	bl	401720 <putchar@plt>
  401d88:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d8c:	add	x1, x1, #0xf50
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, #0x0                   	// #0
  401d98:	bl	4016d0 <dcgettext@plt>
  401d9c:	bl	4016e0 <printf@plt>
  401da0:	mov	w0, #0xa                   	// #10
  401da4:	bl	401720 <putchar@plt>
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	add	x1, x1, #0xff0
  401db8:	bl	4016d0 <dcgettext@plt>
  401dbc:	adrp	x2, 406000 <ferror@plt+0x48b0>
  401dc0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401dc4:	add	x2, x2, #0x30
  401dc8:	add	x1, x1, #0x48
  401dcc:	bl	4016e0 <printf@plt>
  401dd0:	mov	w0, #0x0                   	// #0
  401dd4:	bl	401420 <exit@plt>
  401dd8:	ldr	x0, [x20]
  401ddc:	bl	401570 <getc@plt>
  401de0:	mov	w19, w0
  401de4:	cmn	w0, #0x1
  401de8:	b.eq	401edc <ferror@plt+0x78c>  // b.none
  401dec:	mov	w25, #0x1                   	// #1
  401df0:	b	401a30 <ferror@plt+0x2e0>
  401df4:	ldr	x0, [x20]
  401df8:	bl	401750 <ferror@plt>
  401dfc:	cbnz	w0, 401e94 <ferror@plt+0x744>
  401e00:	ldr	x1, [x21, #504]
  401e04:	mov	w0, #0x24                  	// #36
  401e08:	bl	401470 <putc@plt>
  401e0c:	b	4019ec <ferror@plt+0x29c>
  401e10:	ldr	x28, [x24, #8]
  401e14:	cbz	x28, 401e7c <ferror@plt+0x72c>
  401e18:	ldr	x0, [x24]
  401e1c:	mov	x2, #0x0                   	// #0
  401e20:	str	x0, [sp, #104]
  401e24:	b	401e54 <ferror@plt+0x704>
  401e28:	add	x19, x28, x2
  401e2c:	mov	x1, x27
  401e30:	ldr	x0, [sp, #104]
  401e34:	lsr	x19, x19, #1
  401e38:	str	x2, [sp, #96]
  401e3c:	ldr	x0, [x0, x19, lsl #3]
  401e40:	bl	401600 <strcmp@plt>
  401e44:	cmp	w0, #0x0
  401e48:	ldr	x2, [sp, #96]
  401e4c:	b.le	401efc <ferror@plt+0x7ac>
  401e50:	mov	x28, x19
  401e54:	sub	x0, x28, x2
  401e58:	cmp	x0, #0x1
  401e5c:	b.hi	401e28 <ferror@plt+0x6d8>  // b.pmore
  401e60:	cmp	x28, x2
  401e64:	b.ls	401e7c <ferror@plt+0x72c>  // b.plast
  401e68:	ldr	x0, [sp, #104]
  401e6c:	mov	x1, x27
  401e70:	ldr	x0, [x0, x2, lsl #3]
  401e74:	bl	401600 <strcmp@plt>
  401e78:	cbz	w0, 401b94 <ferror@plt+0x444>
  401e7c:	ldr	x1, [x21, #504]
  401e80:	add	x19, x21, #0x1f8
  401e84:	mov	w0, #0x24                  	// #36
  401e88:	bl	401470 <putc@plt>
  401e8c:	cbz	w25, 401b1c <ferror@plt+0x3cc>
  401e90:	b	401b10 <ferror@plt+0x3c0>
  401e94:	bl	401700 <__errno_location@plt>
  401e98:	mov	x3, x0
  401e9c:	mov	x1, x23
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	mov	x0, #0x0                   	// #0
  401ea8:	ldr	w25, [x3]
  401eac:	bl	4016d0 <dcgettext@plt>
  401eb0:	mov	x1, x22
  401eb4:	mov	x19, x0
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	bl	4016d0 <dcgettext@plt>
  401ec4:	mov	x3, x0
  401ec8:	mov	x2, x19
  401ecc:	mov	w1, w25
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	bl	401430 <error@plt>
  401ed8:	b	401e00 <ferror@plt+0x6b0>
  401edc:	ldr	x0, [x20]
  401ee0:	bl	401750 <ferror@plt>
  401ee4:	cbnz	w0, 401f08 <ferror@plt+0x7b8>
  401ee8:	ldr	x1, [x21, #504]
  401eec:	add	x19, x21, #0x1f8
  401ef0:	mov	w0, #0x24                  	// #36
  401ef4:	bl	401470 <putc@plt>
  401ef8:	b	401a70 <ferror@plt+0x320>
  401efc:	b.eq	401b94 <ferror@plt+0x444>  // b.none
  401f00:	add	x2, x19, #0x1
  401f04:	b	401e54 <ferror@plt+0x704>
  401f08:	bl	401700 <__errno_location@plt>
  401f0c:	mov	x3, x0
  401f10:	mov	x1, x23
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	ldr	w25, [x3]
  401f20:	bl	4016d0 <dcgettext@plt>
  401f24:	mov	x1, x22
  401f28:	mov	x19, x0
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	4016d0 <dcgettext@plt>
  401f38:	mov	x3, x0
  401f3c:	mov	x2, x19
  401f40:	mov	w1, w25
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	bl	401430 <error@plt>
  401f4c:	b	401ee8 <ferror@plt+0x798>
  401f50:	ldr	x1, [x20]
  401f54:	mov	w26, #0x0                   	// #0
  401f58:	bl	401650 <ungetc@plt>
  401f5c:	b	401b74 <ferror@plt+0x424>
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401f68:	mov	x0, #0x0                   	// #0
  401f6c:	add	x1, x1, #0x90
  401f70:	bl	4016d0 <dcgettext@plt>
  401f74:	mov	x2, x0
  401f78:	mov	w1, #0x0                   	// #0
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	bl	401430 <error@plt>
  401f84:	bl	4015b0 <abort@plt>
  401f88:	mov	x29, #0x0                   	// #0
  401f8c:	mov	x30, #0x0                   	// #0
  401f90:	mov	x5, x0
  401f94:	ldr	x1, [sp]
  401f98:	add	x2, sp, #0x8
  401f9c:	mov	x6, sp
  401fa0:	movz	x0, #0x0, lsl #48
  401fa4:	movk	x0, #0x0, lsl #32
  401fa8:	movk	x0, #0x40, lsl #16
  401fac:	movk	x0, #0x1760
  401fb0:	movz	x3, #0x0, lsl #48
  401fb4:	movk	x3, #0x0, lsl #32
  401fb8:	movk	x3, #0x40, lsl #16
  401fbc:	movk	x3, #0x59e8
  401fc0:	movz	x4, #0x0, lsl #48
  401fc4:	movk	x4, #0x0, lsl #32
  401fc8:	movk	x4, #0x40, lsl #16
  401fcc:	movk	x4, #0x5a68
  401fd0:	bl	401530 <__libc_start_main@plt>
  401fd4:	bl	4015b0 <abort@plt>
  401fd8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401fdc:	ldr	x0, [x0, #4064]
  401fe0:	cbz	x0, 401fe8 <ferror@plt+0x898>
  401fe4:	b	4015a0 <__gmon_start__@plt>
  401fe8:	ret
  401fec:	nop
  401ff0:	adrp	x0, 418000 <ferror@plt+0x168b0>
  401ff4:	add	x0, x0, #0x1e0
  401ff8:	adrp	x1, 418000 <ferror@plt+0x168b0>
  401ffc:	add	x1, x1, #0x1e0
  402000:	cmp	x1, x0
  402004:	b.eq	40201c <ferror@plt+0x8cc>  // b.none
  402008:	adrp	x1, 405000 <ferror@plt+0x38b0>
  40200c:	ldr	x1, [x1, #2712]
  402010:	cbz	x1, 40201c <ferror@plt+0x8cc>
  402014:	mov	x16, x1
  402018:	br	x16
  40201c:	ret
  402020:	adrp	x0, 418000 <ferror@plt+0x168b0>
  402024:	add	x0, x0, #0x1e0
  402028:	adrp	x1, 418000 <ferror@plt+0x168b0>
  40202c:	add	x1, x1, #0x1e0
  402030:	sub	x1, x1, x0
  402034:	lsr	x2, x1, #63
  402038:	add	x1, x2, x1, asr #3
  40203c:	cmp	xzr, x1, asr #1
  402040:	asr	x1, x1, #1
  402044:	b.eq	40205c <ferror@plt+0x90c>  // b.none
  402048:	adrp	x2, 405000 <ferror@plt+0x38b0>
  40204c:	ldr	x2, [x2, #2720]
  402050:	cbz	x2, 40205c <ferror@plt+0x90c>
  402054:	mov	x16, x2
  402058:	br	x16
  40205c:	ret
  402060:	stp	x29, x30, [sp, #-32]!
  402064:	mov	x29, sp
  402068:	str	x19, [sp, #16]
  40206c:	adrp	x19, 418000 <ferror@plt+0x168b0>
  402070:	ldrb	w0, [x19, #528]
  402074:	cbnz	w0, 402084 <ferror@plt+0x934>
  402078:	bl	401ff0 <ferror@plt+0x8a0>
  40207c:	mov	w0, #0x1                   	// #1
  402080:	strb	w0, [x19, #528]
  402084:	ldr	x19, [sp, #16]
  402088:	ldp	x29, x30, [sp], #32
  40208c:	ret
  402090:	b	402020 <ferror@plt+0x8d0>
  402094:	nop
  402098:	stp	x29, x30, [sp, #-32]!
  40209c:	mov	x2, x0
  4020a0:	mov	x29, sp
  4020a4:	stp	x19, x20, [sp, #16]
  4020a8:	mov	x20, x1
  4020ac:	ldrb	w0, [x2]
  4020b0:	cbz	w0, 4020d0 <ferror@plt+0x980>
  4020b4:	nop
  4020b8:	cmp	w0, #0x24
  4020bc:	add	x0, x2, #0x1
  4020c0:	b.eq	4020dc <ferror@plt+0x98c>  // b.none
  4020c4:	mov	x2, x0
  4020c8:	ldrb	w0, [x2]
  4020cc:	cbnz	w0, 4020b8 <ferror@plt+0x968>
  4020d0:	ldp	x19, x20, [sp, #16]
  4020d4:	ldp	x29, x30, [sp], #32
  4020d8:	ret
  4020dc:	ldrb	w1, [x2, #1]
  4020e0:	add	x2, x2, #0x2
  4020e4:	cmp	w1, #0x7b
  4020e8:	csel	x0, x2, x0, eq  // eq = none
  4020ec:	ldrb	w1, [x0]
  4020f0:	and	w2, w1, #0xffffffdf
  4020f4:	cmp	w1, #0x5f
  4020f8:	sub	w2, w2, #0x41
  4020fc:	and	w2, w2, #0xff
  402100:	ccmp	w2, #0x19, #0x0, ne  // ne = any
  402104:	b.hi	4020c4 <ferror@plt+0x974>  // b.pmore
  402108:	mov	x6, x0
  40210c:	nop
  402110:	ldrb	w4, [x6, #1]
  402114:	add	x2, x6, #0x1
  402118:	and	w3, w4, #0xffffffdf
  40211c:	sub	w5, w4, #0x30
  402120:	sub	w3, w3, #0x41
  402124:	and	w5, w5, #0xff
  402128:	and	w3, w3, #0xff
  40212c:	cmp	w3, #0x19
  402130:	b.ls	402140 <ferror@plt+0x9f0>  // b.plast
  402134:	cmp	w4, #0x5f
  402138:	ccmp	w5, #0x9, #0x0, ne  // ne = any
  40213c:	b.hi	402148 <ferror@plt+0x9f8>  // b.pmore
  402140:	mov	x6, x2
  402144:	b	402110 <ferror@plt+0x9c0>
  402148:	ldurb	w1, [x0, #-1]
  40214c:	cmp	w1, #0x7b
  402150:	b.eq	402168 <ferror@plt+0xa18>  // b.none
  402154:	mov	x19, x2
  402158:	sub	x1, x2, x0
  40215c:	blr	x20
  402160:	mov	x2, x19
  402164:	b	4020ac <ferror@plt+0x95c>
  402168:	cmp	w4, #0x7d
  40216c:	b.ne	4020ac <ferror@plt+0x95c>  // b.any
  402170:	add	x19, x6, #0x2
  402174:	b	402158 <ferror@plt+0xa08>
  402178:	stp	x29, x30, [sp, #-32]!
  40217c:	mov	x2, #0x1                   	// #1
  402180:	mov	x29, sp
  402184:	str	x19, [sp, #16]
  402188:	adrp	x19, 418000 <ferror@plt+0x168b0>
  40218c:	ldr	x3, [x19, #504]
  402190:	bl	401680 <fwrite@plt>
  402194:	ldr	x1, [x19, #504]
  402198:	mov	w0, #0xa                   	// #10
  40219c:	ldr	x19, [sp, #16]
  4021a0:	ldp	x29, x30, [sp], #32
  4021a4:	b	401470 <putc@plt>
  4021a8:	ldr	x0, [x0]
  4021ac:	ldr	x1, [x1]
  4021b0:	b	401600 <strcmp@plt>
  4021b4:	nop
  4021b8:	stp	x29, x30, [sp, #-64]!
  4021bc:	mov	x29, sp
  4021c0:	stp	x19, x20, [sp, #16]
  4021c4:	mov	x19, x1
  4021c8:	stp	x21, x22, [sp, #32]
  4021cc:	mov	x22, x0
  4021d0:	add	x0, x1, #0x1
  4021d4:	str	x23, [sp, #48]
  4021d8:	bl	4037e8 <ferror@plt+0x2098>
  4021dc:	mov	x20, x0
  4021e0:	adrp	x23, 418000 <ferror@plt+0x168b0>
  4021e4:	add	x21, x23, #0x218
  4021e8:	mov	x1, x22
  4021ec:	mov	x2, x19
  4021f0:	bl	4013e0 <memcpy@plt>
  4021f4:	strb	wzr, [x20, x19]
  4021f8:	ldp	x2, x1, [x21, #8]
  4021fc:	ldr	x0, [x23, #536]
  402200:	cmp	x2, x1
  402204:	b.cs	402228 <ferror@plt+0xad8>  // b.hs, b.nlast
  402208:	add	x1, x2, #0x1
  40220c:	str	x1, [x21, #8]
  402210:	ldr	x23, [sp, #48]
  402214:	str	x20, [x0, x2, lsl #3]
  402218:	ldp	x19, x20, [sp, #16]
  40221c:	ldp	x21, x22, [sp, #32]
  402220:	ldp	x29, x30, [sp], #64
  402224:	ret
  402228:	add	x1, x1, #0x2
  40222c:	lsl	x2, x1, #1
  402230:	lsl	x1, x1, #4
  402234:	str	x2, [x21, #16]
  402238:	bl	4038e8 <ferror@plt+0x2198>
  40223c:	str	x0, [x23, #536]
  402240:	ldr	x2, [x21, #8]
  402244:	ldr	x23, [sp, #48]
  402248:	add	x1, x2, #0x1
  40224c:	str	x1, [x21, #8]
  402250:	str	x20, [x0, x2, lsl #3]
  402254:	ldp	x19, x20, [sp, #16]
  402258:	ldp	x21, x22, [sp, #32]
  40225c:	ldp	x29, x30, [sp], #64
  402260:	ret
  402264:	nop
  402268:	stp	x29, x30, [sp, #-32]!
  40226c:	adrp	x0, 418000 <ferror@plt+0x168b0>
  402270:	mov	x29, sp
  402274:	ldr	x0, [x0, #504]
  402278:	stp	x19, x20, [sp, #16]
  40227c:	bl	402430 <ferror@plt+0xce0>
  402280:	mov	w20, w0
  402284:	bl	401700 <__errno_location@plt>
  402288:	mov	x19, x0
  40228c:	cbnz	w20, 4022d4 <ferror@plt+0xb84>
  402290:	adrp	x20, 418000 <ferror@plt+0x168b0>
  402294:	ldr	x0, [x20, #488]
  402298:	str	wzr, [x19]
  40229c:	bl	401750 <ferror@plt>
  4022a0:	cbnz	w0, 402310 <ferror@plt+0xbc0>
  4022a4:	ldr	x0, [x20, #488]
  4022a8:	bl	401690 <fflush@plt>
  4022ac:	cbnz	w0, 402310 <ferror@plt+0xbc0>
  4022b0:	ldr	x0, [x20, #488]
  4022b4:	bl	4014c0 <fclose@plt>
  4022b8:	cbz	w0, 4022c8 <ferror@plt+0xb78>
  4022bc:	ldr	w0, [x19]
  4022c0:	cmp	w0, #0x9
  4022c4:	b.ne	402308 <ferror@plt+0xbb8>  // b.any
  4022c8:	ldp	x19, x20, [sp, #16]
  4022cc:	ldp	x29, x30, [sp], #32
  4022d0:	ret
  4022d4:	ldr	w20, [x19]
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0x178
  4022e8:	bl	4016d0 <dcgettext@plt>
  4022ec:	mov	w1, w20
  4022f0:	mov	x3, x0
  4022f4:	adrp	x2, 406000 <ferror@plt+0x48b0>
  4022f8:	mov	w0, #0x1                   	// #1
  4022fc:	add	x2, x2, #0x188
  402300:	bl	401430 <error@plt>
  402304:	b	402290 <ferror@plt+0xb40>
  402308:	mov	w0, #0x1                   	// #1
  40230c:	bl	401420 <exit@plt>
  402310:	ldr	x0, [x20, #488]
  402314:	bl	4014c0 <fclose@plt>
  402318:	mov	w0, #0x1                   	// #1
  40231c:	bl	401420 <exit@plt>
  402320:	stp	x29, x30, [sp, #-48]!
  402324:	adrp	x1, 418000 <ferror@plt+0x168b0>
  402328:	mov	x29, sp
  40232c:	stp	x19, x20, [sp, #16]
  402330:	mov	x19, x0
  402334:	ldr	x0, [x1, #504]
  402338:	stp	x21, x22, [sp, #32]
  40233c:	cmp	x19, x0
  402340:	b.eq	402380 <ferror@plt+0xc30>  // b.none
  402344:	bl	401700 <__errno_location@plt>
  402348:	mov	x20, x0
  40234c:	mov	x0, x19
  402350:	str	wzr, [x20]
  402354:	bl	401750 <ferror@plt>
  402358:	cbnz	w0, 4023ac <ferror@plt+0xc5c>
  40235c:	mov	x0, x19
  402360:	bl	4014c0 <fclose@plt>
  402364:	cbnz	w0, 4023e4 <ferror@plt+0xc94>
  402368:	mov	w21, #0x0                   	// #0
  40236c:	mov	w0, w21
  402370:	ldp	x19, x20, [sp, #16]
  402374:	ldp	x21, x22, [sp, #32]
  402378:	ldp	x29, x30, [sp], #48
  40237c:	ret
  402380:	adrp	x0, 418000 <ferror@plt+0x168b0>
  402384:	ldrb	w1, [x0, #592]
  402388:	cbnz	w1, 402368 <ferror@plt+0xc18>
  40238c:	mov	w1, #0x1                   	// #1
  402390:	strb	w1, [x0, #592]
  402394:	bl	401700 <__errno_location@plt>
  402398:	mov	x20, x0
  40239c:	mov	x0, x19
  4023a0:	str	wzr, [x20]
  4023a4:	bl	401750 <ferror@plt>
  4023a8:	cbz	w0, 40235c <ferror@plt+0xc0c>
  4023ac:	mov	x0, x19
  4023b0:	bl	401690 <fflush@plt>
  4023b4:	cbz	w0, 402404 <ferror@plt+0xcb4>
  4023b8:	ldr	w22, [x20]
  4023bc:	cmp	w22, #0x20
  4023c0:	csetm	w21, ne  // ne = any
  4023c4:	mov	x0, x19
  4023c8:	bl	4014c0 <fclose@plt>
  4023cc:	str	w22, [x20]
  4023d0:	mov	w0, w21
  4023d4:	ldp	x19, x20, [sp, #16]
  4023d8:	ldp	x21, x22, [sp, #32]
  4023dc:	ldp	x29, x30, [sp], #48
  4023e0:	ret
  4023e4:	ldr	w0, [x20]
  4023e8:	ldp	x19, x20, [sp, #16]
  4023ec:	cmp	w0, #0x20
  4023f0:	csetm	w21, ne  // ne = any
  4023f4:	mov	w0, w21
  4023f8:	ldp	x21, x22, [sp, #32]
  4023fc:	ldp	x29, x30, [sp], #48
  402400:	ret
  402404:	mov	x1, x19
  402408:	bl	401490 <fputc@plt>
  40240c:	cmn	w0, #0x1
  402410:	b.eq	4023b8 <ferror@plt+0xc68>  // b.none
  402414:	mov	x0, x19
  402418:	bl	401690 <fflush@plt>
  40241c:	mov	w22, w0
  402420:	cbnz	w0, 4023b8 <ferror@plt+0xc68>
  402424:	mov	w21, #0xffffffff            	// #-1
  402428:	str	wzr, [x20]
  40242c:	b	4023c4 <ferror@plt+0xc74>
  402430:	stp	x29, x30, [sp, #-48]!
  402434:	adrp	x1, 418000 <ferror@plt+0x168b0>
  402438:	mov	x29, sp
  40243c:	stp	x19, x20, [sp, #16]
  402440:	mov	x19, x0
  402444:	ldr	x0, [x1, #504]
  402448:	stp	x21, x22, [sp, #32]
  40244c:	cmp	x19, x0
  402450:	b.eq	4024e0 <ferror@plt+0xd90>  // b.none
  402454:	bl	401700 <__errno_location@plt>
  402458:	mov	x20, x0
  40245c:	mov	x0, x19
  402460:	str	wzr, [x20]
  402464:	bl	401750 <ferror@plt>
  402468:	cbnz	w0, 40250c <ferror@plt+0xdbc>
  40246c:	mov	x0, x19
  402470:	bl	401690 <fflush@plt>
  402474:	cbz	w0, 4024a4 <ferror@plt+0xd54>
  402478:	ldr	w22, [x20]
  40247c:	cmp	w22, #0x20
  402480:	csetm	w21, ne  // ne = any
  402484:	mov	x0, x19
  402488:	bl	4014c0 <fclose@plt>
  40248c:	str	w22, [x20]
  402490:	mov	w0, w21
  402494:	ldp	x19, x20, [sp, #16]
  402498:	ldp	x21, x22, [sp, #32]
  40249c:	ldp	x29, x30, [sp], #48
  4024a0:	ret
  4024a4:	mov	x0, x19
  4024a8:	bl	4014c0 <fclose@plt>
  4024ac:	cbz	w0, 4024c8 <ferror@plt+0xd78>
  4024b0:	ldr	w0, [x20]
  4024b4:	cmp	w0, #0x9
  4024b8:	b.eq	4024c8 <ferror@plt+0xd78>  // b.none
  4024bc:	cmp	w0, #0x20
  4024c0:	csetm	w21, ne  // ne = any
  4024c4:	b	402490 <ferror@plt+0xd40>
  4024c8:	mov	w21, #0x0                   	// #0
  4024cc:	mov	w0, w21
  4024d0:	ldp	x19, x20, [sp, #16]
  4024d4:	ldp	x21, x22, [sp, #32]
  4024d8:	ldp	x29, x30, [sp], #48
  4024dc:	ret
  4024e0:	adrp	x0, 418000 <ferror@plt+0x168b0>
  4024e4:	ldrb	w1, [x0, #592]
  4024e8:	cbnz	w1, 4024c8 <ferror@plt+0xd78>
  4024ec:	mov	w1, #0x1                   	// #1
  4024f0:	strb	w1, [x0, #592]
  4024f4:	bl	401700 <__errno_location@plt>
  4024f8:	mov	x20, x0
  4024fc:	mov	x0, x19
  402500:	str	wzr, [x20]
  402504:	bl	401750 <ferror@plt>
  402508:	cbz	w0, 40246c <ferror@plt+0xd1c>
  40250c:	mov	x0, x19
  402510:	bl	401690 <fflush@plt>
  402514:	cbnz	w0, 402478 <ferror@plt+0xd28>
  402518:	mov	x1, x19
  40251c:	bl	401490 <fputc@plt>
  402520:	cmn	w0, #0x1
  402524:	b.eq	402478 <ferror@plt+0xd28>  // b.none
  402528:	mov	x0, x19
  40252c:	bl	401690 <fflush@plt>
  402530:	mov	w22, w0
  402534:	cbnz	w0, 402478 <ferror@plt+0xd28>
  402538:	mov	w21, #0xffffffff            	// #-1
  40253c:	str	wzr, [x20]
  402540:	b	402484 <ferror@plt+0xd34>
  402544:	nop
  402548:	stp	x29, x30, [sp, #-48]!
  40254c:	mov	x29, sp
  402550:	stp	x19, x20, [sp, #16]
  402554:	cbz	x0, 40262c <ferror@plt+0xedc>
  402558:	mov	x19, x0
  40255c:	mov	w1, #0x2f                  	// #47
  402560:	bl	401590 <strrchr@plt>
  402564:	mov	x20, x0
  402568:	cbz	x0, 4025cc <ferror@plt+0xe7c>
  40256c:	str	x21, [sp, #32]
  402570:	add	x21, x0, #0x1
  402574:	sub	x0, x21, x19
  402578:	cmp	x0, #0x6
  40257c:	b.le	4025e8 <ferror@plt+0xe98>
  402580:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402584:	sub	x0, x20, #0x6
  402588:	add	x1, x1, #0x1c8
  40258c:	mov	x2, #0x7                   	// #7
  402590:	bl	401510 <strncmp@plt>
  402594:	cbnz	w0, 4025e8 <ferror@plt+0xe98>
  402598:	ldrb	w0, [x20, #1]
  40259c:	cmp	w0, #0x6c
  4025a0:	b.ne	402608 <ferror@plt+0xeb8>  // b.any
  4025a4:	ldrb	w0, [x21, #1]
  4025a8:	cmp	w0, #0x74
  4025ac:	b.ne	402608 <ferror@plt+0xeb8>  // b.any
  4025b0:	ldrb	w0, [x21, #2]
  4025b4:	cmp	w0, #0x2d
  4025b8:	b.ne	402608 <ferror@plt+0xeb8>  // b.any
  4025bc:	adrp	x0, 418000 <ferror@plt+0x168b0>
  4025c0:	add	x19, x20, #0x4
  4025c4:	ldr	x21, [sp, #32]
  4025c8:	str	x19, [x0, #520]
  4025cc:	adrp	x1, 418000 <ferror@plt+0x168b0>
  4025d0:	adrp	x0, 418000 <ferror@plt+0x168b0>
  4025d4:	str	x19, [x1, #600]
  4025d8:	str	x19, [x0, #480]
  4025dc:	ldp	x19, x20, [sp, #16]
  4025e0:	ldp	x29, x30, [sp], #48
  4025e4:	ret
  4025e8:	adrp	x1, 418000 <ferror@plt+0x168b0>
  4025ec:	adrp	x0, 418000 <ferror@plt+0x168b0>
  4025f0:	ldr	x21, [sp, #32]
  4025f4:	str	x19, [x1, #600]
  4025f8:	str	x19, [x0, #480]
  4025fc:	ldp	x19, x20, [sp, #16]
  402600:	ldp	x29, x30, [sp], #48
  402604:	ret
  402608:	adrp	x1, 418000 <ferror@plt+0x168b0>
  40260c:	adrp	x0, 418000 <ferror@plt+0x168b0>
  402610:	mov	x19, x21
  402614:	str	x19, [x1, #600]
  402618:	str	x19, [x0, #480]
  40261c:	ldp	x19, x20, [sp, #16]
  402620:	ldr	x21, [sp, #32]
  402624:	ldp	x29, x30, [sp], #48
  402628:	ret
  40262c:	adrp	x3, 418000 <ferror@plt+0x168b0>
  402630:	mov	x2, #0x37                  	// #55
  402634:	mov	x1, #0x1                   	// #1
  402638:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40263c:	ldr	x3, [x3, #488]
  402640:	add	x0, x0, #0x190
  402644:	str	x21, [sp, #32]
  402648:	bl	401680 <fwrite@plt>
  40264c:	bl	4015b0 <abort@plt>
  402650:	stp	x29, x30, [sp, #-16]!
  402654:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402658:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40265c:	mov	x29, sp
  402660:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402664:	add	x3, x3, #0x248
  402668:	add	x1, x1, #0x1d0
  40266c:	add	x0, x0, #0x1e0
  402670:	mov	w2, #0xb3                  	// #179
  402674:	bl	4016f0 <__assert_fail@plt>
  402678:	stp	x29, x30, [sp, #-224]!
  40267c:	mov	x29, sp
  402680:	stp	x19, x20, [sp, #16]
  402684:	mov	x19, x0
  402688:	mov	x0, x1
  40268c:	mov	w1, #0x2                   	// #2
  402690:	stp	x25, x26, [sp, #64]
  402694:	str	x27, [sp, #80]
  402698:	bl	403248 <ferror@plt+0x1af8>
  40269c:	ldrb	w1, [x19]
  4026a0:	mov	x25, x0
  4026a4:	cbz	w1, 4029ac <ferror@plt+0x125c>
  4026a8:	add	x26, sp, #0xc4
  4026ac:	stp	x21, x22, [sp, #32]
  4026b0:	stp	x23, x24, [sp, #48]
  4026b4:	add	x24, sp, #0x84
  4026b8:	b	402714 <ferror@plt+0xfc4>
  4026bc:	mov	x0, x25
  4026c0:	bl	401400 <strlen@plt>
  4026c4:	cmp	x20, x19
  4026c8:	mov	x19, x0
  4026cc:	b.ls	4026e4 <ferror@plt+0xf94>  // b.plast
  4026d0:	bl	401630 <__ctype_b_loc@plt>
  4026d4:	ldurb	w1, [x20, #-1]
  4026d8:	ldr	x0, [x0]
  4026dc:	ldrh	w0, [x0, x1, lsl #1]
  4026e0:	tbnz	w0, #3, 402700 <ferror@plt+0xfb0>
  4026e4:	ldrb	w19, [x20, x19]
  4026e8:	cbz	w19, 402db8 <ferror@plt+0x1668>
  4026ec:	bl	401630 <__ctype_b_loc@plt>
  4026f0:	ubfiz	x19, x19, #1, #8
  4026f4:	ldr	x0, [x0]
  4026f8:	ldrh	w0, [x0, x19]
  4026fc:	tbz	w0, #3, 402db8 <ferror@plt+0x1668>
  402700:	ldrb	w0, [x20]
  402704:	cbz	w0, 4029a4 <ferror@plt+0x1254>
  402708:	ldrb	w0, [x20, #1]
  40270c:	add	x19, x20, #0x1
  402710:	cbz	w0, 4029a4 <ferror@plt+0x1254>
  402714:	mov	x1, x25
  402718:	mov	x0, x19
  40271c:	bl	404618 <ferror@plt+0x2ec8>
  402720:	mov	x20, x0
  402724:	cbz	x0, 4029a4 <ferror@plt+0x1254>
  402728:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40272c:	cmp	x0, #0x1
  402730:	b.ls	4026bc <ferror@plt+0xf6c>  // b.plast
  402734:	strb	wzr, [sp, #96]
  402738:	cmp	x20, x19
  40273c:	stur	xzr, [sp, #100]
  402740:	add	x21, sp, #0x64
  402744:	strb	wzr, [sp, #108]
  402748:	str	x19, [sp, #112]
  40274c:	b.ls	402c20 <ferror@plt+0x14d0>  // b.plast
  402750:	adrp	x22, 406000 <ferror@plt+0x48b0>
  402754:	add	x22, x22, #0x2b0
  402758:	mov	w23, #0x1                   	// #1
  40275c:	nop
  402760:	ldrb	w0, [sp, #96]
  402764:	cbnz	w0, 402ad8 <ferror@plt+0x1388>
  402768:	ldrb	w1, [x19]
  40276c:	ubfx	x0, x1, #5, #3
  402770:	ldr	w0, [x22, x0, lsl #2]
  402774:	lsr	w0, w0, w1
  402778:	tbz	w0, #0, 402ac8 <ferror@plt+0x1378>
  40277c:	mov	x0, #0x1                   	// #1
  402780:	str	x0, [sp, #120]
  402784:	ldrb	w27, [x19]
  402788:	strb	w0, [sp, #108]
  40278c:	strb	w0, [sp, #128]
  402790:	str	w27, [sp, #132]
  402794:	cbz	w27, 402e34 <ferror@plt+0x16e4>
  402798:	ldr	x19, [sp, #112]
  40279c:	strb	wzr, [sp, #108]
  4027a0:	ldr	x0, [sp, #120]
  4027a4:	ldrb	w1, [sp, #128]
  4027a8:	add	x19, x19, x0
  4027ac:	str	x19, [sp, #112]
  4027b0:	cmp	x19, x20
  4027b4:	b.cc	402760 <ferror@plt+0x1010>  // b.lo, b.ul, b.last
  4027b8:	cbz	w1, 402c20 <ferror@plt+0x14d0>
  4027bc:	mov	w0, w27
  4027c0:	bl	4016c0 <iswalnum@plt>
  4027c4:	cmp	w0, #0x0
  4027c8:	cset	w27, eq  // eq = none
  4027cc:	strb	wzr, [sp, #160]
  4027d0:	adrp	x22, 406000 <ferror@plt+0x48b0>
  4027d4:	strb	wzr, [sp, #96]
  4027d8:	mov	x19, x25
  4027dc:	ldrb	w0, [sp, #160]
  4027e0:	add	x22, x22, #0x2b0
  4027e4:	stur	xzr, [sp, #100]
  4027e8:	add	x23, sp, #0xa4
  4027ec:	strb	wzr, [sp, #108]
  4027f0:	mov	w21, #0x1                   	// #1
  4027f4:	str	x20, [sp, #112]
  4027f8:	stur	xzr, [sp, #164]
  4027fc:	strb	wzr, [sp, #172]
  402800:	str	x25, [sp, #176]
  402804:	cbnz	w0, 4028a8 <ferror@plt+0x1158>
  402808:	ldrb	w1, [x19]
  40280c:	ubfx	x0, x1, #5, #3
  402810:	ldr	w0, [x22, x0, lsl #2]
  402814:	lsr	w0, w0, w1
  402818:	tbz	w0, #0, 402ab4 <ferror@plt+0x1364>
  40281c:	mov	x0, #0x1                   	// #1
  402820:	str	x0, [sp, #184]
  402824:	ldrb	w1, [x19]
  402828:	strb	w0, [sp, #172]
  40282c:	strb	w0, [sp, #192]
  402830:	str	w1, [sp, #196]
  402834:	cbz	w1, 4029d0 <ferror@plt+0x1280>
  402838:	ldrb	w0, [sp, #96]
  40283c:	ldr	x19, [sp, #112]
  402840:	cbnz	w0, 402a54 <ferror@plt+0x1304>
  402844:	ldrb	w1, [x19]
  402848:	ubfx	x0, x1, #5, #3
  40284c:	ldr	w0, [x22, x0, lsl #2]
  402850:	lsr	w0, w0, w1
  402854:	tbz	w0, #0, 402a44 <ferror@plt+0x12f4>
  402858:	mov	x0, #0x1                   	// #1
  40285c:	str	x0, [sp, #120]
  402860:	ldrb	w1, [x19]
  402864:	strb	w0, [sp, #108]
  402868:	strb	w0, [sp, #128]
  40286c:	mov	w19, w1
  402870:	str	w1, [sp, #132]
  402874:	cbz	w19, 402e34 <ferror@plt+0x16e4>
  402878:	ldr	x19, [sp, #112]
  40287c:	strb	wzr, [sp, #108]
  402880:	ldr	x1, [sp, #120]
  402884:	strb	wzr, [sp, #172]
  402888:	ldr	x0, [sp, #176]
  40288c:	add	x19, x19, x1
  402890:	ldr	x1, [sp, #184]
  402894:	str	x19, [sp, #112]
  402898:	add	x19, x0, x1
  40289c:	ldrb	w0, [sp, #160]
  4028a0:	str	x19, [sp, #176]
  4028a4:	cbz	w0, 402808 <ferror@plt+0x10b8>
  4028a8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4028ac:	mov	x1, x0
  4028b0:	mov	x0, x19
  4028b4:	bl	4031e8 <ferror@plt+0x1a98>
  4028b8:	mov	x3, x23
  4028bc:	mov	x2, x0
  4028c0:	mov	x1, x19
  4028c4:	mov	x0, x26
  4028c8:	bl	4039f0 <ferror@plt+0x22a0>
  4028cc:	str	x0, [sp, #184]
  4028d0:	cmn	x0, #0x1
  4028d4:	b.eq	402b4c <ferror@plt+0x13fc>  // b.none
  4028d8:	cmn	x0, #0x2
  4028dc:	b.eq	402b78 <ferror@plt+0x1428>  // b.none
  4028e0:	cbz	x0, 402b94 <ferror@plt+0x1444>
  4028e4:	ldr	w19, [sp, #196]
  4028e8:	mov	x0, x23
  4028ec:	strb	w21, [sp, #192]
  4028f0:	bl	4015c0 <mbsinit@plt>
  4028f4:	ldrb	w1, [sp, #108]
  4028f8:	cbz	w0, 402900 <ferror@plt+0x11b0>
  4028fc:	strb	wzr, [sp, #160]
  402900:	strb	w21, [sp, #172]
  402904:	cbz	w19, 402920 <ferror@plt+0x11d0>
  402908:	cbz	w1, 402838 <ferror@plt+0x10e8>
  40290c:	ldrb	w0, [sp, #128]
  402910:	cbz	w0, 402878 <ferror@plt+0x1128>
  402914:	ldr	w19, [sp, #132]
  402918:	cbnz	w19, 402878 <ferror@plt+0x1128>
  40291c:	b	402e34 <ferror@plt+0x16e4>
  402920:	cbz	w1, 4029d0 <ferror@plt+0x1280>
  402924:	ldrb	w0, [sp, #128]
  402928:	ldr	w19, [sp, #132]
  40292c:	cbnz	w0, 402a10 <ferror@plt+0x12c0>
  402930:	ldrb	w0, [sp, #128]
  402934:	cbz	w0, 402a18 <ferror@plt+0x12c8>
  402938:	mov	w0, w19
  40293c:	bl	4016c0 <iswalnum@plt>
  402940:	cbz	w0, 402a18 <ferror@plt+0x12c8>
  402944:	nop
  402948:	strb	wzr, [sp, #96]
  40294c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402950:	stur	xzr, [sp, #100]
  402954:	add	x1, x1, #0x2b0
  402958:	strb	wzr, [sp, #108]
  40295c:	add	x19, sp, #0x64
  402960:	str	x20, [sp, #112]
  402964:	ldrb	w2, [x20]
  402968:	ubfx	x0, x2, #5, #3
  40296c:	ldr	w0, [x1, x0, lsl #2]
  402970:	lsr	w0, w0, w2
  402974:	tbz	w0, #0, 402cdc <ferror@plt+0x158c>
  402978:	mov	x1, #0x1                   	// #1
  40297c:	str	x1, [sp, #120]
  402980:	ldrb	w0, [x20]
  402984:	strb	w1, [sp, #128]
  402988:	mov	w19, w0
  40298c:	str	w0, [sp, #132]
  402990:	cbz	w19, 402de4 <ferror@plt+0x1694>
  402994:	ldr	x19, [sp, #120]
  402998:	add	x19, x20, x19
  40299c:	ldrb	w0, [x19]
  4029a0:	cbnz	w0, 402714 <ferror@plt+0xfc4>
  4029a4:	ldp	x21, x22, [sp, #32]
  4029a8:	ldp	x23, x24, [sp, #48]
  4029ac:	mov	w27, #0x0                   	// #0
  4029b0:	mov	x0, x25
  4029b4:	bl	401640 <free@plt>
  4029b8:	mov	w0, w27
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldp	x25, x26, [sp, #64]
  4029c4:	ldr	x27, [sp, #80]
  4029c8:	ldp	x29, x30, [sp], #224
  4029cc:	ret
  4029d0:	ldrb	w0, [sp, #96]
  4029d4:	ldr	x19, [sp, #112]
  4029d8:	cbnz	w0, 402c60 <ferror@plt+0x1510>
  4029dc:	ldrb	w1, [x19]
  4029e0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4029e4:	add	x0, x0, #0x2b0
  4029e8:	ubfx	x2, x1, #5, #3
  4029ec:	ldr	w0, [x0, x2, lsl #2]
  4029f0:	lsr	w0, w0, w1
  4029f4:	tbz	w0, #0, 402c4c <ferror@plt+0x14fc>
  4029f8:	mov	x0, #0x1                   	// #1
  4029fc:	str	x0, [sp, #120]
  402a00:	ldrb	w19, [x19]
  402a04:	strb	w0, [sp, #108]
  402a08:	strb	w0, [sp, #128]
  402a0c:	str	w19, [sp, #132]
  402a10:	cbnz	w19, 402930 <ferror@plt+0x11e0>
  402a14:	nop
  402a18:	cbz	w27, 402948 <ferror@plt+0x11f8>
  402a1c:	mov	x0, x25
  402a20:	ldp	x21, x22, [sp, #32]
  402a24:	ldp	x23, x24, [sp, #48]
  402a28:	bl	401640 <free@plt>
  402a2c:	mov	w0, w27
  402a30:	ldp	x19, x20, [sp, #16]
  402a34:	ldp	x25, x26, [sp, #64]
  402a38:	ldr	x27, [sp, #80]
  402a3c:	ldp	x29, x30, [sp], #224
  402a40:	ret
  402a44:	add	x0, sp, #0x64
  402a48:	bl	4015c0 <mbsinit@plt>
  402a4c:	cbz	w0, 402df4 <ferror@plt+0x16a4>
  402a50:	strb	w21, [sp, #96]
  402a54:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402a58:	mov	x1, x0
  402a5c:	mov	x0, x19
  402a60:	bl	4031e8 <ferror@plt+0x1a98>
  402a64:	mov	x1, x19
  402a68:	mov	x2, x0
  402a6c:	add	x3, sp, #0x64
  402a70:	mov	x0, x24
  402a74:	bl	4039f0 <ferror@plt+0x22a0>
  402a78:	str	x0, [sp, #120]
  402a7c:	cmn	x0, #0x1
  402a80:	b.eq	402b64 <ferror@plt+0x1414>  // b.none
  402a84:	cmn	x0, #0x2
  402a88:	b.eq	402bd0 <ferror@plt+0x1480>  // b.none
  402a8c:	cbz	x0, 402be8 <ferror@plt+0x1498>
  402a90:	ldr	w19, [sp, #132]
  402a94:	add	x0, sp, #0x64
  402a98:	strb	w21, [sp, #128]
  402a9c:	bl	4015c0 <mbsinit@plt>
  402aa0:	cbz	w0, 402aa8 <ferror@plt+0x1358>
  402aa4:	strb	wzr, [sp, #96]
  402aa8:	strb	w21, [sp, #108]
  402aac:	cbnz	w19, 402878 <ferror@plt+0x1128>
  402ab0:	b	402e34 <ferror@plt+0x16e4>
  402ab4:	mov	x0, x23
  402ab8:	bl	4015c0 <mbsinit@plt>
  402abc:	cbz	w0, 402df4 <ferror@plt+0x16a4>
  402ac0:	strb	w21, [sp, #160]
  402ac4:	b	4028a8 <ferror@plt+0x1158>
  402ac8:	mov	x0, x21
  402acc:	bl	4015c0 <mbsinit@plt>
  402ad0:	cbz	w0, 402df4 <ferror@plt+0x16a4>
  402ad4:	strb	w23, [sp, #96]
  402ad8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402adc:	mov	x1, x0
  402ae0:	mov	x0, x19
  402ae4:	bl	4031e8 <ferror@plt+0x1a98>
  402ae8:	mov	x3, x21
  402aec:	mov	x2, x0
  402af0:	mov	x1, x19
  402af4:	mov	x0, x24
  402af8:	bl	4039f0 <ferror@plt+0x22a0>
  402afc:	str	x0, [sp, #120]
  402b00:	cmn	x0, #0x1
  402b04:	b.eq	402c08 <ferror@plt+0x14b8>  // b.none
  402b08:	cmn	x0, #0x2
  402b0c:	b.eq	402c28 <ferror@plt+0x14d8>  // b.none
  402b10:	cbnz	x0, 402c44 <ferror@plt+0x14f4>
  402b14:	ldr	x19, [sp, #112]
  402b18:	mov	x0, #0x1                   	// #1
  402b1c:	str	x0, [sp, #120]
  402b20:	ldrb	w0, [x19]
  402b24:	cbnz	w0, 402e14 <ferror@plt+0x16c4>
  402b28:	ldr	w27, [sp, #132]
  402b2c:	cbnz	w27, 402bb0 <ferror@plt+0x1460>
  402b30:	mov	x0, x21
  402b34:	strb	w23, [sp, #128]
  402b38:	bl	4015c0 <mbsinit@plt>
  402b3c:	cbz	w0, 402b44 <ferror@plt+0x13f4>
  402b40:	strb	wzr, [sp, #96]
  402b44:	strb	w23, [sp, #108]
  402b48:	b	402794 <ferror@plt+0x1044>
  402b4c:	mov	x0, #0x1                   	// #1
  402b50:	ldrb	w1, [sp, #108]
  402b54:	strb	w0, [sp, #172]
  402b58:	str	x0, [sp, #184]
  402b5c:	strb	wzr, [sp, #192]
  402b60:	b	402908 <ferror@plt+0x11b8>
  402b64:	mov	x0, #0x1                   	// #1
  402b68:	str	x0, [sp, #120]
  402b6c:	strb	wzr, [sp, #128]
  402b70:	ldr	x19, [sp, #112]
  402b74:	b	40287c <ferror@plt+0x112c>
  402b78:	ldr	x0, [sp, #176]
  402b7c:	bl	401400 <strlen@plt>
  402b80:	strb	w21, [sp, #172]
  402b84:	ldrb	w1, [sp, #108]
  402b88:	str	x0, [sp, #184]
  402b8c:	strb	wzr, [sp, #192]
  402b90:	b	402908 <ferror@plt+0x11b8>
  402b94:	ldr	x0, [sp, #176]
  402b98:	mov	x1, #0x1                   	// #1
  402b9c:	str	x1, [sp, #184]
  402ba0:	ldrb	w0, [x0]
  402ba4:	cbnz	w0, 402e14 <ferror@plt+0x16c4>
  402ba8:	ldr	w19, [sp, #196]
  402bac:	cbz	w19, 4028e8 <ferror@plt+0x1198>
  402bb0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402bb4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402bb8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402bbc:	add	x3, x3, #0x248
  402bc0:	add	x1, x1, #0x1d0
  402bc4:	add	x0, x0, #0x1e0
  402bc8:	mov	w2, #0xb3                  	// #179
  402bcc:	bl	4016f0 <__assert_fail@plt>
  402bd0:	ldr	x19, [sp, #112]
  402bd4:	mov	x0, x19
  402bd8:	bl	401400 <strlen@plt>
  402bdc:	str	x0, [sp, #120]
  402be0:	strb	wzr, [sp, #128]
  402be4:	b	40287c <ferror@plt+0x112c>
  402be8:	ldr	x19, [sp, #112]
  402bec:	mov	x0, #0x1                   	// #1
  402bf0:	str	x0, [sp, #120]
  402bf4:	ldrb	w0, [x19]
  402bf8:	cbnz	w0, 402e14 <ferror@plt+0x16c4>
  402bfc:	ldr	w19, [sp, #132]
  402c00:	cbz	w19, 402a94 <ferror@plt+0x1344>
  402c04:	b	402bb0 <ferror@plt+0x1460>
  402c08:	mov	x0, #0x1                   	// #1
  402c0c:	ldr	w27, [sp, #132]
  402c10:	str	x0, [sp, #120]
  402c14:	strb	wzr, [sp, #128]
  402c18:	ldr	x19, [sp, #112]
  402c1c:	b	40279c <ferror@plt+0x104c>
  402c20:	mov	w27, #0x1                   	// #1
  402c24:	b	4027cc <ferror@plt+0x107c>
  402c28:	ldr	x19, [sp, #112]
  402c2c:	mov	x0, x19
  402c30:	bl	401400 <strlen@plt>
  402c34:	ldr	w27, [sp, #132]
  402c38:	str	x0, [sp, #120]
  402c3c:	strb	wzr, [sp, #128]
  402c40:	b	40279c <ferror@plt+0x104c>
  402c44:	ldr	w27, [sp, #132]
  402c48:	b	402b30 <ferror@plt+0x13e0>
  402c4c:	add	x0, sp, #0x64
  402c50:	bl	4015c0 <mbsinit@plt>
  402c54:	cbz	w0, 402df4 <ferror@plt+0x16a4>
  402c58:	mov	w0, #0x1                   	// #1
  402c5c:	strb	w0, [sp, #96]
  402c60:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402c64:	mov	x1, x0
  402c68:	mov	x0, x19
  402c6c:	bl	4031e8 <ferror@plt+0x1a98>
  402c70:	mov	x1, x19
  402c74:	mov	x2, x0
  402c78:	add	x3, sp, #0x64
  402c7c:	mov	x0, x24
  402c80:	bl	4039f0 <ferror@plt+0x22a0>
  402c84:	str	x0, [sp, #120]
  402c88:	cmn	x0, #0x1
  402c8c:	b.eq	402d4c <ferror@plt+0x15fc>  // b.none
  402c90:	cmn	x0, #0x2
  402c94:	b.eq	402d70 <ferror@plt+0x1620>  // b.none
  402c98:	cbnz	x0, 402da0 <ferror@plt+0x1650>
  402c9c:	ldr	x0, [sp, #112]
  402ca0:	mov	x1, #0x1                   	// #1
  402ca4:	str	x1, [sp, #120]
  402ca8:	ldrb	w0, [x0]
  402cac:	cbnz	w0, 402e14 <ferror@plt+0x16c4>
  402cb0:	ldr	w19, [sp, #132]
  402cb4:	cbnz	w19, 402d48 <ferror@plt+0x15f8>
  402cb8:	mov	w21, #0x1                   	// #1
  402cbc:	add	x0, sp, #0x64
  402cc0:	strb	w21, [sp, #128]
  402cc4:	bl	4015c0 <mbsinit@plt>
  402cc8:	cbz	w0, 402cd0 <ferror@plt+0x1580>
  402ccc:	strb	wzr, [sp, #96]
  402cd0:	strb	w21, [sp, #108]
  402cd4:	cbz	w19, 402a18 <ferror@plt+0x12c8>
  402cd8:	b	402930 <ferror@plt+0x11e0>
  402cdc:	mov	x0, x19
  402ce0:	bl	4015c0 <mbsinit@plt>
  402ce4:	cbz	w0, 402df4 <ferror@plt+0x16a4>
  402ce8:	mov	w0, #0x1                   	// #1
  402cec:	strb	w0, [sp, #96]
  402cf0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402cf4:	mov	x1, x0
  402cf8:	mov	x0, x20
  402cfc:	bl	4031e8 <ferror@plt+0x1a98>
  402d00:	mov	x3, x19
  402d04:	mov	x2, x0
  402d08:	mov	x1, x20
  402d0c:	mov	x0, x24
  402d10:	bl	4039f0 <ferror@plt+0x22a0>
  402d14:	str	x0, [sp, #120]
  402d18:	cmn	x0, #0x1
  402d1c:	b.eq	402d64 <ferror@plt+0x1614>  // b.none
  402d20:	cmn	x0, #0x2
  402d24:	b.eq	402d90 <ferror@plt+0x1640>  // b.none
  402d28:	cbnz	x0, 402da8 <ferror@plt+0x1658>
  402d2c:	ldr	x0, [sp, #112]
  402d30:	mov	x1, #0x1                   	// #1
  402d34:	str	x1, [sp, #120]
  402d38:	ldrb	w0, [x0]
  402d3c:	cbnz	w0, 402e14 <ferror@plt+0x16c4>
  402d40:	ldr	w19, [sp, #132]
  402d44:	cbz	w19, 402dac <ferror@plt+0x165c>
  402d48:	bl	402650 <ferror@plt+0xf00>
  402d4c:	mov	x0, #0x1                   	// #1
  402d50:	ldr	w19, [sp, #132]
  402d54:	strb	w0, [sp, #108]
  402d58:	str	x0, [sp, #120]
  402d5c:	strb	wzr, [sp, #128]
  402d60:	b	402930 <ferror@plt+0x11e0>
  402d64:	mov	x0, #0x1                   	// #1
  402d68:	str	x0, [sp, #120]
  402d6c:	b	402994 <ferror@plt+0x1244>
  402d70:	ldr	x0, [sp, #112]
  402d74:	bl	401400 <strlen@plt>
  402d78:	ldr	w19, [sp, #132]
  402d7c:	mov	w1, #0x1                   	// #1
  402d80:	strb	w1, [sp, #108]
  402d84:	str	x0, [sp, #120]
  402d88:	strb	wzr, [sp, #128]
  402d8c:	b	402930 <ferror@plt+0x11e0>
  402d90:	ldr	x0, [sp, #112]
  402d94:	bl	401400 <strlen@plt>
  402d98:	str	x0, [sp, #120]
  402d9c:	b	402994 <ferror@plt+0x1244>
  402da0:	ldr	w19, [sp, #132]
  402da4:	b	402cb8 <ferror@plt+0x1568>
  402da8:	ldr	w19, [sp, #132]
  402dac:	mov	w0, #0x1                   	// #1
  402db0:	strb	w0, [sp, #128]
  402db4:	b	402990 <ferror@plt+0x1240>
  402db8:	mov	x0, x25
  402dbc:	mov	w27, #0x1                   	// #1
  402dc0:	ldp	x21, x22, [sp, #32]
  402dc4:	ldp	x23, x24, [sp, #48]
  402dc8:	bl	401640 <free@plt>
  402dcc:	mov	w0, w27
  402dd0:	ldp	x19, x20, [sp, #16]
  402dd4:	ldp	x25, x26, [sp, #64]
  402dd8:	ldr	x27, [sp, #80]
  402ddc:	ldp	x29, x30, [sp], #224
  402de0:	ret
  402de4:	mov	w27, #0x0                   	// #0
  402de8:	ldp	x21, x22, [sp, #32]
  402dec:	ldp	x23, x24, [sp, #48]
  402df0:	b	4029b0 <ferror@plt+0x1260>
  402df4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402df8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402dfc:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402e00:	add	x3, x3, #0x248
  402e04:	add	x1, x1, #0x1d0
  402e08:	add	x0, x0, #0x1f8
  402e0c:	mov	w2, #0x96                  	// #150
  402e10:	bl	4016f0 <__assert_fail@plt>
  402e14:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402e18:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402e1c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402e20:	add	x3, x3, #0x248
  402e24:	add	x1, x1, #0x1d0
  402e28:	add	x0, x0, #0x210
  402e2c:	mov	w2, #0xb2                  	// #178
  402e30:	bl	4016f0 <__assert_fail@plt>
  402e34:	bl	4015b0 <abort@plt>
  402e38:	stp	x29, x30, [sp, #-48]!
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	mov	x29, sp
  402e44:	stp	x19, x20, [sp, #16]
  402e48:	mov	x19, x0
  402e4c:	mov	x1, x19
  402e50:	mov	x0, #0x0                   	// #0
  402e54:	bl	4016d0 <dcgettext@plt>
  402e58:	mov	x20, x0
  402e5c:	cmp	x19, x0
  402e60:	b.eq	402e74 <ferror@plt+0x1724>  // b.none
  402e64:	mov	x1, x19
  402e68:	bl	402678 <ferror@plt+0xf28>
  402e6c:	tst	w0, #0xff
  402e70:	b.eq	402e84 <ferror@plt+0x1734>  // b.none
  402e74:	mov	x0, x20
  402e78:	ldp	x19, x20, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #48
  402e80:	ret
  402e84:	mov	x0, x20
  402e88:	str	x21, [sp, #32]
  402e8c:	bl	401400 <strlen@plt>
  402e90:	mov	x21, x0
  402e94:	mov	x0, x19
  402e98:	bl	401400 <strlen@plt>
  402e9c:	add	x0, x21, x0
  402ea0:	add	x0, x0, #0x4
  402ea4:	bl	4037e8 <ferror@plt+0x2098>
  402ea8:	mov	x2, x20
  402eac:	mov	x3, x19
  402eb0:	mov	x20, x0
  402eb4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402eb8:	add	x1, x1, #0x228
  402ebc:	bl	401460 <sprintf@plt>
  402ec0:	mov	x0, x20
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	ldr	x21, [sp, #32]
  402ecc:	ldp	x29, x30, [sp], #48
  402ed0:	ret
  402ed4:	nop
  402ed8:	stp	x29, x30, [sp, #-80]!
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	mov	x29, sp
  402ee4:	stp	x19, x20, [sp, #16]
  402ee8:	mov	x19, x1
  402eec:	mov	x1, x0
  402ef0:	stp	x21, x22, [sp, #32]
  402ef4:	mov	x21, x0
  402ef8:	mov	x0, #0x0                   	// #0
  402efc:	stp	x23, x24, [sp, #48]
  402f00:	adrp	x22, 406000 <ferror@plt+0x48b0>
  402f04:	add	x22, x22, #0x230
  402f08:	stp	x25, x26, [sp, #64]
  402f0c:	bl	4016d0 <dcgettext@plt>
  402f10:	mov	x20, x0
  402f14:	bl	403b48 <ferror@plt+0x23f8>
  402f18:	mov	x26, x0
  402f1c:	mov	x1, x22
  402f20:	bl	403a70 <ferror@plt+0x2320>
  402f24:	cbnz	w0, 402fe8 <ferror@plt+0x1898>
  402f28:	mov	x1, x21
  402f2c:	mov	x0, x20
  402f30:	bl	401600 <strcmp@plt>
  402f34:	cbz	x19, 402fc4 <ferror@plt+0x1874>
  402f38:	mov	x24, x19
  402f3c:	mov	x23, x19
  402f40:	mov	x22, #0x0                   	// #0
  402f44:	cbz	w0, 403180 <ferror@plt+0x1a30>
  402f48:	mov	x1, x21
  402f4c:	mov	x0, x20
  402f50:	mov	x21, #0x0                   	// #0
  402f54:	bl	402678 <ferror@plt+0xf28>
  402f58:	tst	w0, #0xff
  402f5c:	b.ne	402f9c <ferror@plt+0x184c>  // b.any
  402f60:	cbz	x23, 402f78 <ferror@plt+0x1828>
  402f64:	mov	x1, x23
  402f68:	mov	x0, x20
  402f6c:	bl	402678 <ferror@plt+0xf28>
  402f70:	tst	w0, #0xff
  402f74:	b.ne	402f90 <ferror@plt+0x1840>  // b.any
  402f78:	cbz	x24, 4030d8 <ferror@plt+0x1988>
  402f7c:	mov	x1, x24
  402f80:	mov	x0, x20
  402f84:	bl	402678 <ferror@plt+0xf28>
  402f88:	tst	w0, #0xff
  402f8c:	b.eq	4030d8 <ferror@plt+0x1988>  // b.none
  402f90:	cbz	x21, 402f9c <ferror@plt+0x184c>
  402f94:	mov	x0, x21
  402f98:	bl	401640 <free@plt>
  402f9c:	cbz	x22, 402fa8 <ferror@plt+0x1858>
  402fa0:	mov	x0, x22
  402fa4:	bl	401640 <free@plt>
  402fa8:	mov	x0, x20
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x23, x24, [sp, #48]
  402fb8:	ldp	x25, x26, [sp, #64]
  402fbc:	ldp	x29, x30, [sp], #80
  402fc0:	ret
  402fc4:	cbnz	w0, 4030b4 <ferror@plt+0x1964>
  402fc8:	mov	x20, x21
  402fcc:	mov	x0, x20
  402fd0:	ldp	x19, x20, [sp, #16]
  402fd4:	ldp	x21, x22, [sp, #32]
  402fd8:	ldp	x23, x24, [sp, #48]
  402fdc:	ldp	x25, x26, [sp, #64]
  402fe0:	ldp	x29, x30, [sp], #80
  402fe4:	ret
  402fe8:	mov	x2, x26
  402fec:	mov	x1, x22
  402ff0:	mov	x0, x19
  402ff4:	bl	4039b0 <ferror@plt+0x2260>
  402ff8:	mov	x23, x0
  402ffc:	mov	x0, x26
  403000:	bl	401400 <strlen@plt>
  403004:	mov	x25, x0
  403008:	add	x0, x0, #0xb
  40300c:	bl	4037e8 <ferror@plt+0x2098>
  403010:	mov	x1, x26
  403014:	mov	x24, x0
  403018:	mov	x2, x25
  40301c:	bl	4013e0 <memcpy@plt>
  403020:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403024:	add	x3, x3, #0x238
  403028:	add	x4, x24, x25
  40302c:	mov	x1, x22
  403030:	mov	x2, x24
  403034:	mov	x0, x19
  403038:	ldr	x5, [x3]
  40303c:	str	x5, [x24, x25]
  403040:	ldur	w3, [x3, #7]
  403044:	stur	w3, [x4, #7]
  403048:	bl	4039b0 <ferror@plt+0x2260>
  40304c:	mov	x19, x0
  403050:	mov	x0, x24
  403054:	bl	401640 <free@plt>
  403058:	cbz	x19, 403158 <ferror@plt+0x1a08>
  40305c:	mov	x0, x19
  403060:	mov	w1, #0x3f                  	// #63
  403064:	bl	401670 <strchr@plt>
  403068:	cbz	x0, 403114 <ferror@plt+0x19c4>
  40306c:	mov	x0, x19
  403070:	bl	401640 <free@plt>
  403074:	mov	x1, x21
  403078:	mov	x0, x20
  40307c:	cbz	x23, 403188 <ferror@plt+0x1a38>
  403080:	bl	401600 <strcmp@plt>
  403084:	cbz	w0, 403178 <ferror@plt+0x1a28>
  403088:	mov	x1, x21
  40308c:	mov	x0, x20
  403090:	mov	x21, x23
  403094:	bl	402678 <ferror@plt+0xf28>
  403098:	tst	w0, #0xff
  40309c:	b.ne	4031d4 <ferror@plt+0x1a84>  // b.any
  4030a0:	mov	x19, x23
  4030a4:	mov	x24, #0x0                   	// #0
  4030a8:	mov	x22, #0x0                   	// #0
  4030ac:	cbnz	x23, 402f64 <ferror@plt+0x1814>
  4030b0:	b	402f78 <ferror@plt+0x1828>
  4030b4:	mov	x1, x21
  4030b8:	mov	x0, x20
  4030bc:	bl	402678 <ferror@plt+0xf28>
  4030c0:	tst	w0, #0xff
  4030c4:	b.ne	402fa8 <ferror@plt+0x1858>  // b.any
  4030c8:	mov	x19, x21
  4030cc:	mov	x22, #0x0                   	// #0
  4030d0:	mov	x21, #0x0                   	// #0
  4030d4:	nop
  4030d8:	mov	x0, x20
  4030dc:	bl	401400 <strlen@plt>
  4030e0:	mov	x23, x0
  4030e4:	mov	x0, x19
  4030e8:	bl	401400 <strlen@plt>
  4030ec:	add	x0, x23, x0
  4030f0:	add	x0, x0, #0x4
  4030f4:	bl	4037e8 <ferror@plt+0x2098>
  4030f8:	mov	x2, x20
  4030fc:	mov	x3, x19
  403100:	mov	x20, x0
  403104:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403108:	add	x1, x1, #0x228
  40310c:	bl	401460 <sprintf@plt>
  403110:	b	402f90 <ferror@plt+0x1840>
  403114:	mov	x1, x21
  403118:	mov	x0, x20
  40311c:	bl	401600 <strcmp@plt>
  403120:	cbz	x23, 40319c <ferror@plt+0x1a4c>
  403124:	cbnz	w0, 4031a8 <ferror@plt+0x1a58>
  403128:	cmp	x23, x19
  40312c:	b.eq	403178 <ferror@plt+0x1a28>  // b.none
  403130:	mov	x0, x19
  403134:	mov	x20, x23
  403138:	bl	401640 <free@plt>
  40313c:	mov	x0, x20
  403140:	ldp	x19, x20, [sp, #16]
  403144:	ldp	x21, x22, [sp, #32]
  403148:	ldp	x23, x24, [sp, #48]
  40314c:	ldp	x25, x26, [sp, #64]
  403150:	ldp	x29, x30, [sp], #80
  403154:	ret
  403158:	mov	x1, x21
  40315c:	mov	x0, x20
  403160:	bl	401600 <strcmp@plt>
  403164:	cbnz	x23, 403084 <ferror@plt+0x1934>
  403168:	mov	x19, x21
  40316c:	mov	x24, #0x0                   	// #0
  403170:	mov	x22, #0x0                   	// #0
  403174:	b	402f44 <ferror@plt+0x17f4>
  403178:	mov	x20, x23
  40317c:	b	402fa8 <ferror@plt+0x1858>
  403180:	mov	x20, x19
  403184:	b	402fa8 <ferror@plt+0x1858>
  403188:	mov	x19, x21
  40318c:	mov	x24, #0x0                   	// #0
  403190:	mov	x22, #0x0                   	// #0
  403194:	bl	401600 <strcmp@plt>
  403198:	b	402f44 <ferror@plt+0x17f4>
  40319c:	mov	x24, x19
  4031a0:	mov	x22, x19
  4031a4:	b	402f44 <ferror@plt+0x17f4>
  4031a8:	mov	x1, x21
  4031ac:	mov	x0, x20
  4031b0:	bl	402678 <ferror@plt+0xf28>
  4031b4:	tst	w0, #0xff
  4031b8:	b.ne	4031dc <ferror@plt+0x1a8c>  // b.any
  4031bc:	mov	x24, x19
  4031c0:	mov	x22, x19
  4031c4:	mov	x21, x23
  4031c8:	mov	x19, x23
  4031cc:	cbnz	x23, 402f64 <ferror@plt+0x1814>
  4031d0:	b	402f78 <ferror@plt+0x1828>
  4031d4:	mov	x22, #0x0                   	// #0
  4031d8:	b	402f90 <ferror@plt+0x1840>
  4031dc:	mov	x21, x23
  4031e0:	mov	x22, x19
  4031e4:	b	402f94 <ferror@plt+0x1844>
  4031e8:	stp	x29, x30, [sp, #-32]!
  4031ec:	mov	x2, x1
  4031f0:	mov	x29, sp
  4031f4:	stp	x19, x20, [sp, #16]
  4031f8:	mov	x19, x0
  4031fc:	mov	x20, x1
  403200:	mov	w1, #0x0                   	// #0
  403204:	bl	4016b0 <memchr@plt>
  403208:	sub	x19, x0, x19
  40320c:	cmp	x0, #0x0
  403210:	csinc	x0, x20, x19, eq  // eq = none
  403214:	ldp	x19, x20, [sp, #16]
  403218:	ldp	x29, x30, [sp], #32
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-16]!
  403224:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403228:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40322c:	mov	x29, sp
  403230:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403234:	add	x3, x3, #0x270
  403238:	add	x1, x1, #0x260
  40323c:	add	x0, x0, #0x1e0
  403240:	mov	w2, #0xaa                  	// #170
  403244:	bl	4016f0 <__assert_fail@plt>
  403248:	stp	x29, x30, [sp, #-176]!
  40324c:	mov	x29, sp
  403250:	stp	x21, x22, [sp, #32]
  403254:	mov	w22, w1
  403258:	bl	401580 <strdup@plt>
  40325c:	stp	x19, x20, [sp, #16]
  403260:	cbz	x0, 403724 <ferror@plt+0x1fd4>
  403264:	mov	x20, x0
  403268:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40326c:	cmp	x0, #0x1
  403270:	b.ls	403444 <ferror@plt+0x1cf4>  // b.plast
  403274:	cbnz	w22, 403518 <ferror@plt+0x1dc8>
  403278:	mov	x0, x20
  40327c:	stp	x27, x28, [sp, #80]
  403280:	mov	x19, x20
  403284:	str	x20, [sp, #128]
  403288:	bl	401400 <strlen@plt>
  40328c:	add	x27, x20, x0
  403290:	str	x27, [sp, #104]
  403294:	strb	wzr, [sp, #112]
  403298:	cmp	x27, x20
  40329c:	stur	xzr, [sp, #116]
  4032a0:	mov	w22, #0x0                   	// #0
  4032a4:	strb	wzr, [sp, #124]
  4032a8:	b.ls	403388 <ferror@plt+0x1c38>  // b.plast
  4032ac:	stp	x23, x24, [sp, #48]
  4032b0:	adrp	x24, 406000 <ferror@plt+0x48b0>
  4032b4:	mov	w23, #0x1                   	// #1
  4032b8:	add	x24, x24, #0x2b0
  4032bc:	stp	x25, x26, [sp, #64]
  4032c0:	add	x26, sp, #0x74
  4032c4:	b	4032f8 <ferror@plt+0x1ba8>
  4032c8:	ldrb	w0, [sp, #144]
  4032cc:	mov	w22, #0x1                   	// #1
  4032d0:	cbz	w0, 4032e4 <ferror@plt+0x1b94>
  4032d4:	ldr	w0, [sp, #148]
  4032d8:	bl	4014d0 <iswspace@plt>
  4032dc:	cmp	w0, #0x0
  4032e0:	cset	w22, eq  // eq = none
  4032e4:	add	x19, x28, x21
  4032e8:	strb	wzr, [sp, #124]
  4032ec:	str	x19, [sp, #128]
  4032f0:	cmp	x19, x27
  4032f4:	b.cs	403378 <ferror@plt+0x1c28>  // b.hs, b.nlast
  4032f8:	ldrb	w0, [sp, #112]
  4032fc:	cbnz	w0, 4033b0 <ferror@plt+0x1c60>
  403300:	ldrb	w1, [x19]
  403304:	ubfx	x0, x1, #5, #3
  403308:	ldr	w0, [x24, x0, lsl #2]
  40330c:	lsr	w0, w0, w1
  403310:	tbz	w0, #0, 4033a0 <ferror@plt+0x1c50>
  403314:	mov	x0, #0x1                   	// #1
  403318:	str	x0, [sp, #136]
  40331c:	ldr	x28, [sp, #128]
  403320:	mov	x21, x0
  403324:	ldrb	w1, [x19]
  403328:	strb	w0, [sp, #144]
  40332c:	str	w1, [sp, #148]
  403330:	strb	w23, [sp, #124]
  403334:	cbz	w22, 4032c8 <ferror@plt+0x1b78>
  403338:	cmp	w22, #0x1
  40333c:	b.eq	403420 <ferror@plt+0x1cd0>  // b.none
  403340:	cmp	w22, #0x2
  403344:	b.ne	403510 <ferror@plt+0x1dc0>  // b.any
  403348:	ldrb	w0, [sp, #144]
  40334c:	cbz	w0, 403510 <ferror@plt+0x1dc0>
  403350:	ldr	w0, [sp, #148]
  403354:	add	x19, x28, x21
  403358:	bl	4014d0 <iswspace@plt>
  40335c:	strb	wzr, [sp, #124]
  403360:	str	x19, [sp, #128]
  403364:	cmp	w0, #0x0
  403368:	csinc	w22, w22, wzr, ne  // ne = any
  40336c:	cmp	x19, x27
  403370:	b.cc	4032f8 <ferror@plt+0x1ba8>  // b.lo, b.ul, b.last
  403374:	nop
  403378:	cmp	w22, #0x2
  40337c:	b.eq	403614 <ferror@plt+0x1ec4>  // b.none
  403380:	ldp	x23, x24, [sp, #48]
  403384:	ldp	x25, x26, [sp, #64]
  403388:	ldp	x27, x28, [sp, #80]
  40338c:	mov	x0, x20
  403390:	ldp	x19, x20, [sp, #16]
  403394:	ldp	x21, x22, [sp, #32]
  403398:	ldp	x29, x30, [sp], #176
  40339c:	ret
  4033a0:	mov	x0, x26
  4033a4:	bl	4015c0 <mbsinit@plt>
  4033a8:	cbz	w0, 403738 <ferror@plt+0x1fe8>
  4033ac:	strb	w23, [sp, #112]
  4033b0:	add	x0, sp, #0x68
  4033b4:	sub	x2, x27, x19
  4033b8:	mov	x1, x19
  4033bc:	add	x3, sp, #0x74
  4033c0:	add	x0, x0, #0x2c
  4033c4:	bl	4039f0 <ferror@plt+0x22a0>
  4033c8:	str	x0, [sp, #136]
  4033cc:	mov	x21, x0
  4033d0:	cmn	x0, #0x1
  4033d4:	ldr	x19, [sp, #128]
  4033d8:	b.eq	4034e0 <ferror@plt+0x1d90>  // b.none
  4033dc:	cmn	x0, #0x2
  4033e0:	mov	x28, x19
  4033e4:	b.eq	4034fc <ferror@plt+0x1dac>  // b.none
  4033e8:	cbnz	x0, 403404 <ferror@plt+0x1cb4>
  4033ec:	mov	x21, #0x1                   	// #1
  4033f0:	str	x21, [sp, #136]
  4033f4:	ldrb	w0, [x19]
  4033f8:	cbnz	w0, 40375c <ferror@plt+0x200c>
  4033fc:	ldr	w0, [sp, #148]
  403400:	cbnz	w0, 4036ec <ferror@plt+0x1f9c>
  403404:	add	x0, sp, #0x74
  403408:	strb	w23, [sp, #144]
  40340c:	bl	4015c0 <mbsinit@plt>
  403410:	ldr	x27, [sp, #104]
  403414:	cbz	w0, 403330 <ferror@plt+0x1be0>
  403418:	strb	wzr, [sp, #112]
  40341c:	b	403330 <ferror@plt+0x1be0>
  403420:	ldrb	w0, [sp, #144]
  403424:	cbz	w0, 4032e4 <ferror@plt+0x1b94>
  403428:	ldr	w0, [sp, #148]
  40342c:	bl	4014d0 <iswspace@plt>
  403430:	cmp	w0, #0x0
  403434:	mov	w1, #0x2                   	// #2
  403438:	csel	x25, x25, x19, eq  // eq = none
  40343c:	csel	w22, w22, w1, eq  // eq = none
  403440:	b	4032e4 <ferror@plt+0x1b94>
  403444:	cbz	w22, 403494 <ferror@plt+0x1d44>
  403448:	ldrb	w19, [x20]
  40344c:	cbz	w19, 40371c <ferror@plt+0x1fcc>
  403450:	bl	401630 <__ctype_b_loc@plt>
  403454:	mov	x21, x20
  403458:	ldr	x1, [x0]
  40345c:	b	403468 <ferror@plt+0x1d18>
  403460:	ldrb	w19, [x21, #1]!
  403464:	cbz	w19, 403474 <ferror@plt+0x1d24>
  403468:	ubfiz	x19, x19, #1, #8
  40346c:	ldrh	w0, [x1, x19]
  403470:	tbnz	w0, #13, 403460 <ferror@plt+0x1d10>
  403474:	mov	x0, x21
  403478:	bl	401400 <strlen@plt>
  40347c:	mov	x1, x21
  403480:	add	x2, x0, #0x1
  403484:	mov	x0, x20
  403488:	bl	4013f0 <memmove@plt>
  40348c:	cmp	w22, #0x1
  403490:	b.eq	40338c <ferror@plt+0x1c3c>  // b.none
  403494:	mov	x0, x20
  403498:	bl	401400 <strlen@plt>
  40349c:	sub	x19, x0, #0x1
  4034a0:	adds	x19, x20, x19
  4034a4:	b.cs	40338c <ferror@plt+0x1c3c>  // b.hs, b.nlast
  4034a8:	bl	401630 <__ctype_b_loc@plt>
  4034ac:	ldr	x1, [x0]
  4034b0:	b	4034c0 <ferror@plt+0x1d70>
  4034b4:	strb	wzr, [x19], #-1
  4034b8:	cmp	x20, x19
  4034bc:	b.hi	40338c <ferror@plt+0x1c3c>  // b.pmore
  4034c0:	ldrb	w0, [x19]
  4034c4:	ldrh	w0, [x1, x0, lsl #1]
  4034c8:	tbnz	w0, #13, 4034b4 <ferror@plt+0x1d64>
  4034cc:	mov	x0, x20
  4034d0:	ldp	x19, x20, [sp, #16]
  4034d4:	ldp	x21, x22, [sp, #32]
  4034d8:	ldp	x29, x30, [sp], #176
  4034dc:	ret
  4034e0:	mov	x0, #0x1                   	// #1
  4034e4:	mov	x28, x19
  4034e8:	mov	x21, x0
  4034ec:	str	x0, [sp, #136]
  4034f0:	strb	wzr, [sp, #144]
  4034f4:	ldr	x27, [sp, #104]
  4034f8:	b	403330 <ferror@plt+0x1be0>
  4034fc:	ldr	x27, [sp, #104]
  403500:	strb	wzr, [sp, #144]
  403504:	sub	x21, x27, x19
  403508:	str	x21, [sp, #136]
  40350c:	b	403330 <ferror@plt+0x1be0>
  403510:	mov	w22, #0x1                   	// #1
  403514:	b	4032e4 <ferror@plt+0x1b94>
  403518:	mov	x0, x20
  40351c:	str	x20, [sp, #128]
  403520:	bl	401400 <strlen@plt>
  403524:	add	x21, x20, x0
  403528:	str	x21, [sp, #104]
  40352c:	mov	x19, x20
  403530:	strb	wzr, [sp, #112]
  403534:	cmp	x21, x20
  403538:	stur	xzr, [sp, #116]
  40353c:	strb	wzr, [sp, #124]
  403540:	b.ls	40365c <ferror@plt+0x1f0c>  // b.plast
  403544:	stp	x23, x24, [sp, #48]
  403548:	adrp	x23, 406000 <ferror@plt+0x48b0>
  40354c:	mov	w24, #0x1                   	// #1
  403550:	add	x23, x23, #0x2b0
  403554:	stp	x25, x26, [sp, #64]
  403558:	add	x26, sp, #0x74
  40355c:	b	4035b8 <ferror@plt+0x1e68>
  403560:	ldrb	w1, [x19]
  403564:	ubfx	x0, x1, #5, #3
  403568:	ldr	w0, [x23, x0, lsl #2]
  40356c:	lsr	w0, w0, w1
  403570:	tbz	w0, #0, 403628 <ferror@plt+0x1ed8>
  403574:	mov	x0, #0x1                   	// #1
  403578:	str	x0, [sp, #136]
  40357c:	ldrb	w1, [x19]
  403580:	strb	w0, [sp, #124]
  403584:	mov	w21, w1
  403588:	strb	w0, [sp, #144]
  40358c:	str	w1, [sp, #148]
  403590:	mov	w0, w21
  403594:	bl	4014d0 <iswspace@plt>
  403598:	cbz	w0, 4036f0 <ferror@plt+0x1fa0>
  40359c:	ldr	x0, [sp, #136]
  4035a0:	strb	wzr, [sp, #124]
  4035a4:	ldr	x21, [sp, #104]
  4035a8:	add	x19, x19, x0
  4035ac:	str	x19, [sp, #128]
  4035b0:	cmp	x19, x21
  4035b4:	b.cs	4036f0 <ferror@plt+0x1fa0>  // b.hs, b.nlast
  4035b8:	ldrb	w0, [sp, #112]
  4035bc:	cbz	w0, 403560 <ferror@plt+0x1e10>
  4035c0:	add	x0, sp, #0x68
  4035c4:	sub	x2, x21, x19
  4035c8:	mov	x1, x19
  4035cc:	add	x3, sp, #0x74
  4035d0:	add	x0, x0, #0x2c
  4035d4:	bl	4039f0 <ferror@plt+0x22a0>
  4035d8:	str	x0, [sp, #136]
  4035dc:	cmn	x0, #0x1
  4035e0:	b.eq	403690 <ferror@plt+0x1f40>  // b.none
  4035e4:	cmn	x0, #0x2
  4035e8:	ldr	x19, [sp, #128]
  4035ec:	b.eq	40363c <ferror@plt+0x1eec>  // b.none
  4035f0:	cbz	x0, 4036d0 <ferror@plt+0x1f80>
  4035f4:	ldr	w21, [sp, #148]
  4035f8:	add	x0, sp, #0x74
  4035fc:	strb	w24, [sp, #144]
  403600:	bl	4015c0 <mbsinit@plt>
  403604:	cbz	w0, 40360c <ferror@plt+0x1ebc>
  403608:	strb	wzr, [sp, #112]
  40360c:	strb	w24, [sp, #124]
  403610:	b	403590 <ferror@plt+0x1e40>
  403614:	strb	wzr, [x25]
  403618:	ldp	x23, x24, [sp, #48]
  40361c:	ldp	x25, x26, [sp, #64]
  403620:	ldp	x27, x28, [sp, #80]
  403624:	b	40338c <ferror@plt+0x1c3c>
  403628:	mov	x0, x26
  40362c:	bl	4015c0 <mbsinit@plt>
  403630:	cbz	w0, 403734 <ferror@plt+0x1fe4>
  403634:	strb	w24, [sp, #112]
  403638:	b	4035c0 <ferror@plt+0x1e70>
  40363c:	ldp	x23, x24, [sp, #48]
  403640:	mov	w1, #0x1                   	// #1
  403644:	ldp	x25, x26, [sp, #64]
  403648:	strb	w1, [sp, #124]
  40364c:	ldr	x0, [sp, #104]
  403650:	strb	wzr, [sp, #144]
  403654:	sub	x0, x0, x19
  403658:	str	x0, [sp, #136]
  40365c:	mov	x0, x19
  403660:	bl	401400 <strlen@plt>
  403664:	mov	x1, x19
  403668:	add	x2, x0, #0x1
  40366c:	mov	x0, x20
  403670:	bl	4013f0 <memmove@plt>
  403674:	cmp	w22, #0x1
  403678:	b.ne	403278 <ferror@plt+0x1b28>  // b.any
  40367c:	mov	x0, x20
  403680:	ldp	x19, x20, [sp, #16]
  403684:	ldp	x21, x22, [sp, #32]
  403688:	ldp	x29, x30, [sp], #176
  40368c:	ret
  403690:	ldr	x19, [sp, #128]
  403694:	mov	x0, #0x1                   	// #1
  403698:	strb	w0, [sp, #124]
  40369c:	str	x0, [sp, #136]
  4036a0:	mov	x0, x19
  4036a4:	strb	wzr, [sp, #144]
  4036a8:	bl	401400 <strlen@plt>
  4036ac:	mov	x1, x19
  4036b0:	add	x2, x0, #0x1
  4036b4:	mov	x0, x20
  4036b8:	ldp	x23, x24, [sp, #48]
  4036bc:	ldp	x25, x26, [sp, #64]
  4036c0:	bl	4013f0 <memmove@plt>
  4036c4:	cmp	w22, #0x1
  4036c8:	b.eq	40367c <ferror@plt+0x1f2c>  // b.none
  4036cc:	b	403278 <ferror@plt+0x1b28>
  4036d0:	mov	x0, #0x1                   	// #1
  4036d4:	str	x0, [sp, #136]
  4036d8:	ldrb	w0, [x19]
  4036dc:	cbnz	w0, 403758 <ferror@plt+0x2008>
  4036e0:	ldr	w21, [sp, #148]
  4036e4:	cbz	w21, 4035f8 <ferror@plt+0x1ea8>
  4036e8:	stp	x27, x28, [sp, #80]
  4036ec:	bl	403220 <ferror@plt+0x1ad0>
  4036f0:	mov	x0, x19
  4036f4:	bl	401400 <strlen@plt>
  4036f8:	mov	x1, x19
  4036fc:	add	x2, x0, #0x1
  403700:	mov	x0, x20
  403704:	ldp	x23, x24, [sp, #48]
  403708:	ldp	x25, x26, [sp, #64]
  40370c:	bl	4013f0 <memmove@plt>
  403710:	cmp	w22, #0x1
  403714:	b.eq	40367c <ferror@plt+0x1f2c>  // b.none
  403718:	b	403278 <ferror@plt+0x1b28>
  40371c:	mov	x21, x20
  403720:	b	403474 <ferror@plt+0x1d24>
  403724:	stp	x23, x24, [sp, #48]
  403728:	stp	x25, x26, [sp, #64]
  40372c:	stp	x27, x28, [sp, #80]
  403730:	bl	403780 <ferror@plt+0x2030>
  403734:	stp	x27, x28, [sp, #80]
  403738:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40373c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403740:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403744:	add	x3, x3, #0x270
  403748:	add	x1, x1, #0x260
  40374c:	add	x0, x0, #0x1f8
  403750:	mov	w2, #0x8e                  	// #142
  403754:	bl	4016f0 <__assert_fail@plt>
  403758:	stp	x27, x28, [sp, #80]
  40375c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403760:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403764:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403768:	add	x3, x3, #0x270
  40376c:	add	x1, x1, #0x260
  403770:	add	x0, x0, #0x210
  403774:	mov	w2, #0xa9                  	// #169
  403778:	bl	4016f0 <__assert_fail@plt>
  40377c:	nop
  403780:	stp	x29, x30, [sp, #-32]!
  403784:	adrp	x0, 418000 <ferror@plt+0x168b0>
  403788:	mov	w2, #0x5                   	// #5
  40378c:	mov	x29, sp
  403790:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403794:	add	x1, x1, #0x288
  403798:	str	x19, [sp, #16]
  40379c:	ldr	w19, [x0, #472]
  4037a0:	mov	x0, #0x0                   	// #0
  4037a4:	bl	4016d0 <dcgettext@plt>
  4037a8:	mov	x2, x0
  4037ac:	mov	w1, #0x0                   	// #0
  4037b0:	mov	w0, w19
  4037b4:	bl	401430 <error@plt>
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	bl	401420 <exit@plt>
  4037c0:	stp	x29, x30, [sp, #-16]!
  4037c4:	mov	x29, sp
  4037c8:	cbnz	x0, 4037e0 <ferror@plt+0x2090>
  4037cc:	mov	x0, #0x1                   	// #1
  4037d0:	bl	4014f0 <malloc@plt>
  4037d4:	cbz	x0, 4037e0 <ferror@plt+0x2090>
  4037d8:	ldp	x29, x30, [sp], #16
  4037dc:	ret
  4037e0:	bl	403780 <ferror@plt+0x2030>
  4037e4:	nop
  4037e8:	stp	x29, x30, [sp, #-32]!
  4037ec:	mov	x29, sp
  4037f0:	str	x19, [sp, #16]
  4037f4:	mov	x19, x0
  4037f8:	bl	4014f0 <malloc@plt>
  4037fc:	cbz	x0, 40380c <ferror@plt+0x20bc>
  403800:	ldr	x19, [sp, #16]
  403804:	ldp	x29, x30, [sp], #32
  403808:	ret
  40380c:	mov	x0, x19
  403810:	ldr	x19, [sp, #16]
  403814:	ldp	x29, x30, [sp], #32
  403818:	b	4037c0 <ferror@plt+0x2070>
  40381c:	nop
  403820:	stp	x29, x30, [sp, #-32]!
  403824:	umulh	x2, x0, x1
  403828:	mov	x29, sp
  40382c:	str	x19, [sp, #16]
  403830:	cbnz	x2, 403850 <ferror@plt+0x2100>
  403834:	mul	x19, x0, x1
  403838:	mov	x0, x19
  40383c:	bl	4014f0 <malloc@plt>
  403840:	cbz	x0, 403854 <ferror@plt+0x2104>
  403844:	ldr	x19, [sp, #16]
  403848:	ldp	x29, x30, [sp], #32
  40384c:	ret
  403850:	bl	403780 <ferror@plt+0x2030>
  403854:	mov	x0, x19
  403858:	ldr	x19, [sp, #16]
  40385c:	ldp	x29, x30, [sp], #32
  403860:	b	4037c0 <ferror@plt+0x2070>
  403864:	nop
  403868:	stp	x29, x30, [sp, #-32]!
  40386c:	mov	x29, sp
  403870:	str	x19, [sp, #16]
  403874:	mov	x19, x0
  403878:	bl	4014f0 <malloc@plt>
  40387c:	mov	x3, x0
  403880:	cbz	x0, 4038a0 <ferror@plt+0x2150>
  403884:	mov	x2, x19
  403888:	mov	x0, x3
  40388c:	mov	w1, #0x0                   	// #0
  403890:	bl	401540 <memset@plt>
  403894:	ldr	x19, [sp, #16]
  403898:	ldp	x29, x30, [sp], #32
  40389c:	ret
  4038a0:	mov	x0, x19
  4038a4:	bl	4037c0 <ferror@plt+0x2070>
  4038a8:	mov	x3, x0
  4038ac:	b	403884 <ferror@plt+0x2134>
  4038b0:	stp	x29, x30, [sp, #-32]!
  4038b4:	mov	x29, sp
  4038b8:	str	x19, [sp, #16]
  4038bc:	mov	x19, x0
  4038c0:	bl	401550 <calloc@plt>
  4038c4:	cbz	x0, 4038d4 <ferror@plt+0x2184>
  4038c8:	ldr	x19, [sp, #16]
  4038cc:	ldp	x29, x30, [sp], #32
  4038d0:	ret
  4038d4:	mov	x0, x19
  4038d8:	ldr	x19, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #32
  4038e0:	b	4037c0 <ferror@plt+0x2070>
  4038e4:	nop
  4038e8:	stp	x29, x30, [sp, #-32]!
  4038ec:	mov	x29, sp
  4038f0:	str	x19, [sp, #16]
  4038f4:	mov	x19, x1
  4038f8:	cbz	x0, 403910 <ferror@plt+0x21c0>
  4038fc:	bl	401560 <realloc@plt>
  403900:	cbz	x0, 40391c <ferror@plt+0x21cc>
  403904:	ldr	x19, [sp, #16]
  403908:	ldp	x29, x30, [sp], #32
  40390c:	ret
  403910:	mov	x0, x1
  403914:	bl	4014f0 <malloc@plt>
  403918:	cbnz	x0, 403904 <ferror@plt+0x21b4>
  40391c:	mov	x0, x19
  403920:	ldr	x19, [sp, #16]
  403924:	ldp	x29, x30, [sp], #32
  403928:	b	4037c0 <ferror@plt+0x2070>
  40392c:	nop
  403930:	stp	x29, x30, [sp, #-32]!
  403934:	mov	x29, sp
  403938:	str	x19, [sp, #16]
  40393c:	bl	405288 <ferror@plt+0x3b38>
  403940:	mov	w19, w0
  403944:	tbnz	w0, #31, 403958 <ferror@plt+0x2208>
  403948:	mov	w0, w19
  40394c:	ldr	x19, [sp, #16]
  403950:	ldp	x29, x30, [sp], #32
  403954:	ret
  403958:	bl	401700 <__errno_location@plt>
  40395c:	ldr	w0, [x0]
  403960:	cmp	w0, #0xc
  403964:	b.ne	403948 <ferror@plt+0x21f8>  // b.any
  403968:	bl	403780 <ferror@plt+0x2030>
  40396c:	nop
  403970:	stp	x29, x30, [sp, #-32]!
  403974:	mov	x29, sp
  403978:	str	x19, [sp, #16]
  40397c:	bl	4054b8 <ferror@plt+0x3d68>
  403980:	mov	x19, x0
  403984:	cbz	x0, 403998 <ferror@plt+0x2248>
  403988:	mov	x0, x19
  40398c:	ldr	x19, [sp, #16]
  403990:	ldp	x29, x30, [sp], #32
  403994:	ret
  403998:	bl	401700 <__errno_location@plt>
  40399c:	ldr	w0, [x0]
  4039a0:	cmp	w0, #0xc
  4039a4:	b.ne	403988 <ferror@plt+0x2238>  // b.any
  4039a8:	bl	403780 <ferror@plt+0x2030>
  4039ac:	nop
  4039b0:	stp	x29, x30, [sp, #-32]!
  4039b4:	mov	x29, sp
  4039b8:	str	x19, [sp, #16]
  4039bc:	bl	405680 <ferror@plt+0x3f30>
  4039c0:	mov	x19, x0
  4039c4:	cbz	x0, 4039d8 <ferror@plt+0x2288>
  4039c8:	mov	x0, x19
  4039cc:	ldr	x19, [sp, #16]
  4039d0:	ldp	x29, x30, [sp], #32
  4039d4:	ret
  4039d8:	bl	401700 <__errno_location@plt>
  4039dc:	ldr	w0, [x0]
  4039e0:	cmp	w0, #0xc
  4039e4:	b.ne	4039c8 <ferror@plt+0x2278>  // b.any
  4039e8:	bl	403780 <ferror@plt+0x2030>
  4039ec:	nop
  4039f0:	stp	x29, x30, [sp, #-64]!
  4039f4:	cmp	x0, #0x0
  4039f8:	add	x4, sp, #0x3c
  4039fc:	mov	x29, sp
  403a00:	stp	x19, x20, [sp, #16]
  403a04:	csel	x19, x4, x0, eq  // eq = none
  403a08:	mov	x20, x2
  403a0c:	mov	x0, x19
  403a10:	str	x21, [sp, #32]
  403a14:	mov	x21, x1
  403a18:	bl	4013d0 <mbrtowc@plt>
  403a1c:	cmp	x20, #0x0
  403a20:	mov	x20, x0
  403a24:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  403a28:	b.hi	403a40 <ferror@plt+0x22f0>  // b.pmore
  403a2c:	mov	x0, x20
  403a30:	ldp	x19, x20, [sp, #16]
  403a34:	ldr	x21, [sp, #32]
  403a38:	ldp	x29, x30, [sp], #64
  403a3c:	ret
  403a40:	mov	w0, #0x0                   	// #0
  403a44:	bl	403ae8 <ferror@plt+0x2398>
  403a48:	tst	w0, #0xff
  403a4c:	b.ne	403a2c <ferror@plt+0x22dc>  // b.any
  403a50:	ldrb	w0, [x21]
  403a54:	mov	x20, #0x1                   	// #1
  403a58:	str	w0, [x19]
  403a5c:	mov	x0, x20
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldr	x21, [sp, #32]
  403a68:	ldp	x29, x30, [sp], #64
  403a6c:	ret
  403a70:	cmp	x0, x1
  403a74:	b.eq	403adc <ferror@plt+0x238c>  // b.none
  403a78:	mov	x4, #0x0                   	// #0
  403a7c:	nop
  403a80:	ldrb	w3, [x0, x4]
  403a84:	ldrb	w2, [x1, x4]
  403a88:	sub	w6, w3, #0x41
  403a8c:	mov	w5, w3
  403a90:	cmp	w6, #0x19
  403a94:	sub	w7, w2, #0x41
  403a98:	mov	w6, w2
  403a9c:	b.hi	403ad0 <ferror@plt+0x2380>  // b.pmore
  403aa0:	add	w5, w3, #0x20
  403aa4:	cmp	w7, #0x19
  403aa8:	and	w3, w5, #0xff
  403aac:	b.hi	403abc <ferror@plt+0x236c>  // b.pmore
  403ab0:	add	w6, w2, #0x20
  403ab4:	and	w2, w6, #0xff
  403ab8:	cbz	w5, 403ac8 <ferror@plt+0x2378>
  403abc:	add	x4, x4, #0x1
  403ac0:	cmp	w3, w2
  403ac4:	b.eq	403a80 <ferror@plt+0x2330>  // b.none
  403ac8:	sub	w0, w5, w6
  403acc:	ret
  403ad0:	cmp	w7, #0x19
  403ad4:	b.hi	403ab8 <ferror@plt+0x2368>  // b.pmore
  403ad8:	b	403ab0 <ferror@plt+0x2360>
  403adc:	mov	w0, #0x0                   	// #0
  403ae0:	ret
  403ae4:	nop
  403ae8:	stp	x29, x30, [sp, #-16]!
  403aec:	mov	x1, #0x0                   	// #0
  403af0:	mov	x29, sp
  403af4:	bl	401740 <setlocale@plt>
  403af8:	mov	w1, #0x1                   	// #1
  403afc:	cbz	x0, 403b20 <ferror@plt+0x23d0>
  403b00:	ldrb	w1, [x0]
  403b04:	cmp	w1, #0x43
  403b08:	b.eq	403b2c <ferror@plt+0x23dc>  // b.none
  403b0c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403b10:	add	x1, x1, #0x2a0
  403b14:	bl	401600 <strcmp@plt>
  403b18:	cmp	w0, #0x0
  403b1c:	cset	w1, ne  // ne = any
  403b20:	mov	w0, w1
  403b24:	ldp	x29, x30, [sp], #16
  403b28:	ret
  403b2c:	ldrb	w2, [x0, #1]
  403b30:	mov	w1, #0x0                   	// #0
  403b34:	cbnz	w2, 403b0c <ferror@plt+0x23bc>
  403b38:	mov	w0, w1
  403b3c:	ldp	x29, x30, [sp], #16
  403b40:	ret
  403b44:	nop
  403b48:	stp	x29, x30, [sp, #-16]!
  403b4c:	mov	w0, #0xe                   	// #14
  403b50:	mov	x29, sp
  403b54:	bl	4014e0 <nl_langinfo@plt>
  403b58:	cbz	x0, 403b78 <ferror@plt+0x2428>
  403b5c:	ldrb	w2, [x0]
  403b60:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403b64:	add	x1, x1, #0x2a8
  403b68:	cmp	w2, #0x0
  403b6c:	csel	x0, x1, x0, eq  // eq = none
  403b70:	ldp	x29, x30, [sp], #16
  403b74:	ret
  403b78:	ldp	x29, x30, [sp], #16
  403b7c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403b80:	add	x0, x0, #0x2a8
  403b84:	ret
  403b88:	stp	x29, x30, [sp, #-32]!
  403b8c:	mov	x29, sp
  403b90:	str	x19, [sp, #16]
  403b94:	mov	w19, w0
  403b98:	bl	401500 <wcwidth@plt>
  403b9c:	tbz	w0, #31, 403bb0 <ferror@plt+0x2460>
  403ba0:	mov	w0, w19
  403ba4:	bl	4014a0 <iswcntrl@plt>
  403ba8:	cmp	w0, #0x0
  403bac:	cset	w0, eq  // eq = none
  403bb0:	ldr	x19, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #32
  403bb8:	ret
  403bbc:	nop
  403bc0:	stp	x29, x30, [sp, #-32]!
  403bc4:	mov	x29, sp
  403bc8:	stp	x19, x20, [sp, #16]
  403bcc:	mov	x20, x0
  403bd0:	mov	x0, x1
  403bd4:	mov	x19, x1
  403bd8:	ldr	x2, [x1, #8]
  403bdc:	ldr	x1, [x0], #24
  403be0:	cmp	x1, x0
  403be4:	b.eq	403c10 <ferror@plt+0x24c0>  // b.none
  403be8:	str	x1, [x20]
  403bec:	ldrb	w0, [x19, #16]
  403bf0:	str	x2, [x20, #8]
  403bf4:	strb	w0, [x20, #16]
  403bf8:	cbz	w0, 403c04 <ferror@plt+0x24b4>
  403bfc:	ldr	w0, [x19, #20]
  403c00:	str	w0, [x20, #20]
  403c04:	ldp	x19, x20, [sp, #16]
  403c08:	ldp	x29, x30, [sp], #32
  403c0c:	ret
  403c10:	add	x3, x20, #0x18
  403c14:	mov	x0, x3
  403c18:	bl	4013e0 <memcpy@plt>
  403c1c:	ldr	x2, [x19, #8]
  403c20:	str	x0, [x20]
  403c24:	b	403bec <ferror@plt+0x249c>
  403c28:	ubfx	x2, x0, #5, #3
  403c2c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403c30:	add	x1, x1, #0x2b0
  403c34:	ldr	w1, [x1, x2, lsl #2]
  403c38:	lsr	w0, w1, w0
  403c3c:	and	w0, w0, #0x1
  403c40:	ret
  403c44:	nop
  403c48:	stp	x29, x30, [sp, #-48]!
  403c4c:	cmp	xzr, x2, lsr #61
  403c50:	mov	x29, sp
  403c54:	stp	x19, x20, [sp, #16]
  403c58:	mov	x19, x1
  403c5c:	cset	x1, ne  // ne = any
  403c60:	stp	x21, x22, [sp, #32]
  403c64:	tbnz	x2, #60, 403d6c <ferror@plt+0x261c>
  403c68:	cbnz	x1, 403d6c <ferror@plt+0x261c>
  403c6c:	mov	x20, x0
  403c70:	lsl	x0, x2, #3
  403c74:	mov	x21, x2
  403c78:	mov	x22, x3
  403c7c:	cmp	x0, #0xfa0
  403c80:	b.hi	403d64 <ferror@plt+0x2614>  // b.pmore
  403c84:	add	x0, x0, #0x2e
  403c88:	and	x0, x0, #0xfffffffffffffff0
  403c8c:	sub	sp, sp, x0
  403c90:	add	x1, sp, #0x1f
  403c94:	and	x0, x1, #0xffffffffffffffe0
  403c98:	cbz	x0, 403d6c <ferror@plt+0x261c>
  403c9c:	mov	x1, #0x1                   	// #1
  403ca0:	str	x1, [x0, #8]
  403ca4:	cmp	x21, #0x2
  403ca8:	b.ls	403cf8 <ferror@plt+0x25a8>  // b.plast
  403cac:	sub	x7, x19, #0x1
  403cb0:	mov	x4, #0x0                   	// #0
  403cb4:	mov	x6, #0x2                   	// #2
  403cb8:	ldrb	w1, [x7, x6]
  403cbc:	ldrb	w2, [x19, x4]
  403cc0:	cmp	w2, w1
  403cc4:	b.eq	403ce0 <ferror@plt+0x2590>  // b.none
  403cc8:	cbz	x4, 403d90 <ferror@plt+0x2640>
  403ccc:	ldr	x5, [x0, x4, lsl #3]
  403cd0:	sub	x4, x4, x5
  403cd4:	ldrb	w5, [x19, x4]
  403cd8:	cmp	w5, w1
  403cdc:	b.ne	403cc8 <ferror@plt+0x2578>  // b.any
  403ce0:	add	x4, x4, #0x1
  403ce4:	sub	x1, x6, x4
  403ce8:	str	x1, [x0, x6, lsl #3]
  403cec:	add	x6, x6, #0x1
  403cf0:	cmp	x21, x6
  403cf4:	b.ne	403cb8 <ferror@plt+0x2568>  // b.any
  403cf8:	str	xzr, [x22]
  403cfc:	ldrb	w4, [x20]
  403d00:	cbz	w4, 403d48 <ferror@plt+0x25f8>
  403d04:	mov	x5, x20
  403d08:	mov	x1, #0x0                   	// #0
  403d0c:	b	403d28 <ferror@plt+0x25d8>
  403d10:	cbz	x1, 403d84 <ferror@plt+0x2634>
  403d14:	ldr	x2, [x0, x1, lsl #3]
  403d18:	add	x20, x20, x2
  403d1c:	sub	x1, x1, x2
  403d20:	ldrb	w4, [x5]
  403d24:	cbz	w4, 403d48 <ferror@plt+0x25f8>
  403d28:	ldrb	w6, [x19, x1]
  403d2c:	cmp	w6, w4
  403d30:	b.ne	403d10 <ferror@plt+0x25c0>  // b.any
  403d34:	add	x1, x1, #0x1
  403d38:	add	x5, x5, #0x1
  403d3c:	cmp	x21, x1
  403d40:	b.ne	403d20 <ferror@plt+0x25d0>  // b.any
  403d44:	str	x20, [x22]
  403d48:	bl	4057d0 <ferror@plt+0x4080>
  403d4c:	mov	sp, x29
  403d50:	mov	w0, #0x1                   	// #1
  403d54:	ldp	x19, x20, [sp, #16]
  403d58:	ldp	x21, x22, [sp, #32]
  403d5c:	ldp	x29, x30, [sp], #48
  403d60:	ret
  403d64:	bl	405788 <ferror@plt+0x4038>
  403d68:	cbnz	x0, 403c9c <ferror@plt+0x254c>
  403d6c:	mov	sp, x29
  403d70:	mov	w0, #0x0                   	// #0
  403d74:	ldp	x19, x20, [sp, #16]
  403d78:	ldp	x21, x22, [sp, #32]
  403d7c:	ldp	x29, x30, [sp], #48
  403d80:	ret
  403d84:	add	x20, x20, #0x1
  403d88:	add	x5, x5, #0x1
  403d8c:	b	403d20 <ferror@plt+0x25d0>
  403d90:	mov	x4, #0x0                   	// #0
  403d94:	str	x6, [x0, x6, lsl #3]
  403d98:	b	403cec <ferror@plt+0x259c>
  403d9c:	nop
  403da0:	stp	x29, x30, [sp, #-16]!
  403da4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403da8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403dac:	mov	x29, sp
  403db0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403db4:	add	x3, x3, #0x2d0
  403db8:	add	x1, x1, #0x1d0
  403dbc:	add	x0, x0, #0x1e0
  403dc0:	mov	w2, #0xb3                  	// #179
  403dc4:	bl	4016f0 <__assert_fail@plt>
  403dc8:	stp	x29, x30, [sp, #-304]!
  403dcc:	mov	x29, sp
  403dd0:	stp	x19, x20, [sp, #16]
  403dd4:	mov	x19, x1
  403dd8:	stp	x21, x22, [sp, #32]
  403ddc:	stp	x23, x24, [sp, #48]
  403de0:	mov	x24, x0
  403de4:	mov	x0, x1
  403de8:	stp	x25, x26, [sp, #64]
  403dec:	stp	x27, x28, [sp, #80]
  403df0:	str	x2, [x29, #104]
  403df4:	bl	4057f8 <ferror@plt+0x40a8>
  403df8:	mov	x1, #0x38                  	// #56
  403dfc:	mov	x22, x0
  403e00:	umulh	x0, x0, x1
  403e04:	mul	x1, x22, x1
  403e08:	cmp	x0, #0x0
  403e0c:	cset	x0, ne  // ne = any
  403e10:	tbnz	x1, #63, 4041a8 <ferror@plt+0x2a58>
  403e14:	cbnz	x0, 4041a8 <ferror@plt+0x2a58>
  403e18:	lsl	x0, x22, #3
  403e1c:	sub	x0, x0, x22
  403e20:	lsl	x0, x0, #3
  403e24:	cmp	x0, #0xfa0
  403e28:	b.hi	4041cc <ferror@plt+0x2a7c>  // b.pmore
  403e2c:	add	x0, x0, #0x2e
  403e30:	and	x0, x0, #0xfffffffffffffff0
  403e34:	sub	sp, sp, x0
  403e38:	add	x20, sp, #0x1f
  403e3c:	and	x20, x20, #0xffffffffffffffe0
  403e40:	cbz	x20, 4041a8 <ferror@plt+0x2a58>
  403e44:	strb	wzr, [x29, #112]
  403e48:	add	x21, x22, x22, lsl #1
  403e4c:	stur	xzr, [x29, #116]
  403e50:	adrp	x25, 406000 <ferror@plt+0x48b0>
  403e54:	ldrb	w0, [x29, #112]
  403e58:	add	x26, x29, #0x74
  403e5c:	strb	wzr, [x29, #124]
  403e60:	add	x21, x20, x21, lsl #4
  403e64:	str	x19, [x29, #128]
  403e68:	add	x25, x25, #0x2b0
  403e6c:	mov	x27, x20
  403e70:	cbnz	w0, 403ef4 <ferror@plt+0x27a4>
  403e74:	nop
  403e78:	ldrb	w1, [x19]
  403e7c:	ubfx	x0, x1, #5, #3
  403e80:	ldr	w0, [x25, x0, lsl #2]
  403e84:	lsr	w0, w0, w1
  403e88:	tbz	w0, #0, 4041d8 <ferror@plt+0x2a88>
  403e8c:	mov	x0, #0x1                   	// #1
  403e90:	str	x0, [x29, #136]
  403e94:	ldrb	w1, [x19]
  403e98:	strb	w0, [x29, #124]
  403e9c:	strb	w0, [x29, #144]
  403ea0:	mov	w19, w1
  403ea4:	str	w1, [x29, #148]
  403ea8:	cbz	w19, 403f58 <ferror@plt+0x2808>
  403eac:	mov	w3, #0x1                   	// #1
  403eb0:	ldp	x1, x2, [x29, #128]
  403eb4:	add	x0, x29, #0x98
  403eb8:	cmp	x1, x0
  403ebc:	b.eq	4041f0 <ferror@plt+0x2aa0>  // b.none
  403ec0:	str	x1, [x27]
  403ec4:	str	x2, [x27, #8]
  403ec8:	strb	w3, [x27, #16]
  403ecc:	cbz	w3, 403ed8 <ferror@plt+0x2788>
  403ed0:	ldr	w0, [x29, #148]
  403ed4:	str	w0, [x27, #20]
  403ed8:	ldr	x19, [x29, #128]
  403edc:	strb	wzr, [x29, #124]
  403ee0:	ldrb	w0, [x29, #112]
  403ee4:	add	x27, x27, #0x30
  403ee8:	add	x19, x19, x2
  403eec:	str	x19, [x29, #128]
  403ef0:	cbz	w0, 403e78 <ferror@plt+0x2728>
  403ef4:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403ef8:	mov	x1, x0
  403efc:	mov	x0, x19
  403f00:	bl	4031e8 <ferror@plt+0x1a98>
  403f04:	mov	x2, x0
  403f08:	add	x0, x29, #0x70
  403f0c:	mov	x1, x19
  403f10:	add	x3, x29, #0x74
  403f14:	add	x0, x0, #0x24
  403f18:	bl	4039f0 <ferror@plt+0x22a0>
  403f1c:	str	x0, [x29, #136]
  403f20:	cmn	x0, #0x1
  403f24:	b.eq	40420c <ferror@plt+0x2abc>  // b.none
  403f28:	cmn	x0, #0x2
  403f2c:	b.eq	404224 <ferror@plt+0x2ad4>  // b.none
  403f30:	cbz	x0, 404244 <ferror@plt+0x2af4>
  403f34:	ldr	w19, [x29, #148]
  403f38:	mov	w28, #0x1                   	// #1
  403f3c:	add	x0, x29, #0x74
  403f40:	strb	w28, [x29, #144]
  403f44:	bl	4015c0 <mbsinit@plt>
  403f48:	cbz	w0, 403f50 <ferror@plt+0x2800>
  403f4c:	strb	wzr, [x29, #112]
  403f50:	strb	w28, [x29, #124]
  403f54:	cbnz	w19, 403eac <ferror@plt+0x275c>
  403f58:	mov	x0, #0x1                   	// #1
  403f5c:	str	x0, [x21, #8]
  403f60:	cmp	x22, #0x2
  403f64:	add	x25, x20, #0x30
  403f68:	mov	x19, #0x0                   	// #0
  403f6c:	mov	x27, #0x2                   	// #2
  403f70:	b.ls	403ff4 <ferror@plt+0x28a4>  // b.plast
  403f74:	nop
  403f78:	ldrb	w0, [x25, #16]
  403f7c:	cbnz	w0, 404290 <ferror@plt+0x2b40>
  403f80:	add	x1, x19, x19, lsl #1
  403f84:	ldr	x26, [x25, #8]
  403f88:	lsl	x1, x1, #4
  403f8c:	add	x0, x20, x1
  403f90:	ldr	x0, [x0, #8]
  403f94:	cmp	x26, x0
  403f98:	b.eq	403fc4 <ferror@plt+0x2874>  // b.none
  403f9c:	nop
  403fa0:	cbz	x19, 4042b8 <ferror@plt+0x2b68>
  403fa4:	ldr	x0, [x21, x19, lsl #3]
  403fa8:	sub	x19, x19, x0
  403fac:	add	x1, x19, x19, lsl #1
  403fb0:	lsl	x1, x1, #4
  403fb4:	add	x0, x20, x1
  403fb8:	ldr	x0, [x0, #8]
  403fbc:	cmp	x26, x0
  403fc0:	b.ne	403fa0 <ferror@plt+0x2850>  // b.any
  403fc4:	ldr	x1, [x20, x1]
  403fc8:	mov	x2, x26
  403fcc:	ldr	x0, [x25]
  403fd0:	bl	4015d0 <memcmp@plt>
  403fd4:	cbnz	w0, 403fa0 <ferror@plt+0x2850>
  403fd8:	add	x19, x19, #0x1
  403fdc:	sub	x0, x27, x19
  403fe0:	str	x0, [x21, x27, lsl #3]
  403fe4:	add	x27, x27, #0x1
  403fe8:	add	x25, x25, #0x30
  403fec:	cmp	x22, x27
  403ff0:	b.ne	403f78 <ferror@plt+0x2828>  // b.any
  403ff4:	ldr	x1, [x29, #104]
  403ff8:	strb	wzr, [x29, #176]
  403ffc:	stur	xzr, [x29, #180]
  404000:	add	x27, x29, #0xf4
  404004:	strb	wzr, [x29, #188]
  404008:	add	x26, x29, #0xb4
  40400c:	str	xzr, [x1]
  404010:	mov	w0, #0x0                   	// #0
  404014:	str	x24, [x29, #192]
  404018:	mov	x23, #0x0                   	// #0
  40401c:	strb	wzr, [x29, #240]
  404020:	mov	w25, #0x1                   	// #1
  404024:	stur	xzr, [x29, #244]
  404028:	strb	wzr, [x29, #252]
  40402c:	str	x24, [x29, #256]
  404030:	cbz	w0, 404468 <ferror@plt+0x2d18>
  404034:	ldrb	w0, [x29, #272]
  404038:	cbnz	w0, 40457c <ferror@plt+0x2e2c>
  40403c:	add	x0, x23, x23, lsl #1
  404040:	add	x0, x20, x0, lsl #4
  404044:	ldr	x1, [x0, #8]
  404048:	ldr	x19, [x29, #264]
  40404c:	cmp	x1, x19
  404050:	b.eq	4042c4 <ferror@plt+0x2b74>  // b.none
  404054:	cbnz	x23, 40434c <ferror@plt+0x2bfc>
  404058:	ldrb	w0, [x29, #188]
  40405c:	cbnz	w0, 404568 <ferror@plt+0x2e18>
  404060:	ldrb	w0, [x29, #176]
  404064:	ldr	x19, [x29, #192]
  404068:	cbnz	w0, 4044cc <ferror@plt+0x2d7c>
  40406c:	ldrb	w1, [x19]
  404070:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404074:	add	x0, x0, #0x2b0
  404078:	ubfx	x2, x1, #5, #3
  40407c:	ldr	w0, [x0, x2, lsl #2]
  404080:	lsr	w0, w0, w1
  404084:	tbz	w0, #0, 4044bc <ferror@plt+0x2d6c>
  404088:	mov	x0, #0x1                   	// #1
  40408c:	str	x0, [x29, #200]
  404090:	ldrb	w1, [x19]
  404094:	strb	w0, [x29, #188]
  404098:	strb	w0, [x29, #208]
  40409c:	mov	w19, w1
  4040a0:	str	w1, [x29, #212]
  4040a4:	cbz	w19, 4043c8 <ferror@plt+0x2c78>
  4040a8:	ldr	x19, [x29, #192]
  4040ac:	strb	wzr, [x29, #188]
  4040b0:	ldr	x0, [x29, #200]
  4040b4:	strb	wzr, [x29, #252]
  4040b8:	ldr	x24, [x29, #256]
  4040bc:	add	x19, x19, x0
  4040c0:	ldr	x0, [x29, #264]
  4040c4:	str	x19, [x29, #192]
  4040c8:	add	x24, x24, x0
  4040cc:	ldrb	w0, [x29, #240]
  4040d0:	str	x24, [x29, #256]
  4040d4:	cbz	w0, 4042fc <ferror@plt+0x2bac>
  4040d8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4040dc:	mov	x1, x0
  4040e0:	mov	x0, x24
  4040e4:	bl	4031e8 <ferror@plt+0x1a98>
  4040e8:	mov	x2, x0
  4040ec:	add	x0, x29, #0xf0
  4040f0:	mov	x1, x24
  4040f4:	add	x3, x29, #0xf4
  4040f8:	add	x0, x0, #0x24
  4040fc:	bl	4039f0 <ferror@plt+0x22a0>
  404100:	str	x0, [x29, #264]
  404104:	cmn	x0, #0x1
  404108:	b.eq	4044a8 <ferror@plt+0x2d58>  // b.none
  40410c:	cmn	x0, #0x2
  404110:	b.eq	404530 <ferror@plt+0x2de0>  // b.none
  404114:	cbz	x0, 404548 <ferror@plt+0x2df8>
  404118:	ldr	w19, [x29, #276]
  40411c:	add	x0, x29, #0xf4
  404120:	strb	w25, [x29, #272]
  404124:	bl	4015c0 <mbsinit@plt>
  404128:	cbz	w0, 404130 <ferror@plt+0x29e0>
  40412c:	strb	wzr, [x29, #240]
  404130:	strb	w25, [x29, #252]
  404134:	cbz	w19, 40417c <ferror@plt+0x2a2c>
  404138:	add	x0, x23, x23, lsl #1
  40413c:	add	x0, x20, x0, lsl #4
  404140:	ldrb	w1, [x0, #16]
  404144:	cbz	w1, 404044 <ferror@plt+0x28f4>
  404148:	ldr	w0, [x0, #20]
  40414c:	cmp	w0, w19
  404150:	b.ne	404054 <ferror@plt+0x2904>  // b.any
  404154:	ldp	x24, x19, [x29, #256]
  404158:	strb	wzr, [x29, #252]
  40415c:	add	x23, x23, #0x1
  404160:	cmp	x22, x23
  404164:	add	x24, x24, x19
  404168:	str	x24, [x29, #256]
  40416c:	b.ne	4042f4 <ferror@plt+0x2ba4>  // b.any
  404170:	ldr	x1, [x29, #104]
  404174:	ldr	x0, [x29, #192]
  404178:	str	x0, [x1]
  40417c:	mov	x0, x20
  404180:	bl	4057d0 <ferror@plt+0x4080>
  404184:	mov	sp, x29
  404188:	mov	w0, #0x1                   	// #1
  40418c:	ldp	x19, x20, [sp, #16]
  404190:	ldp	x21, x22, [sp, #32]
  404194:	ldp	x23, x24, [sp, #48]
  404198:	ldp	x25, x26, [sp, #64]
  40419c:	ldp	x27, x28, [sp, #80]
  4041a0:	ldp	x29, x30, [sp], #304
  4041a4:	ret
  4041a8:	mov	sp, x29
  4041ac:	mov	w0, #0x0                   	// #0
  4041b0:	ldp	x19, x20, [sp, #16]
  4041b4:	ldp	x21, x22, [sp, #32]
  4041b8:	ldp	x23, x24, [sp, #48]
  4041bc:	ldp	x25, x26, [sp, #64]
  4041c0:	ldp	x27, x28, [sp, #80]
  4041c4:	ldp	x29, x30, [sp], #304
  4041c8:	ret
  4041cc:	bl	405788 <ferror@plt+0x4038>
  4041d0:	mov	x20, x0
  4041d4:	b	403e40 <ferror@plt+0x26f0>
  4041d8:	mov	x0, x26
  4041dc:	bl	4015c0 <mbsinit@plt>
  4041e0:	cbz	w0, 4045d8 <ferror@plt+0x2e88>
  4041e4:	mov	w0, #0x1                   	// #1
  4041e8:	strb	w0, [x29, #112]
  4041ec:	b	403ef4 <ferror@plt+0x27a4>
  4041f0:	add	x4, x27, #0x18
  4041f4:	mov	x0, x4
  4041f8:	bl	4013e0 <memcpy@plt>
  4041fc:	ldrb	w3, [x29, #144]
  404200:	ldr	x2, [x29, #136]
  404204:	str	x0, [x27]
  404208:	b	403ec4 <ferror@plt+0x2774>
  40420c:	mov	x0, #0x1                   	// #1
  404210:	mov	w3, #0x0                   	// #0
  404214:	strb	w0, [x29, #124]
  404218:	str	x0, [x29, #136]
  40421c:	strb	wzr, [x29, #144]
  404220:	b	403eb0 <ferror@plt+0x2760>
  404224:	ldr	x0, [x29, #128]
  404228:	bl	401400 <strlen@plt>
  40422c:	str	x0, [x29, #136]
  404230:	mov	w1, #0x1                   	// #1
  404234:	mov	w3, #0x0                   	// #0
  404238:	strb	w1, [x29, #124]
  40423c:	strb	wzr, [x29, #144]
  404240:	b	403eb0 <ferror@plt+0x2760>
  404244:	ldr	x0, [x29, #128]
  404248:	mov	x1, #0x1                   	// #1
  40424c:	str	x1, [x29, #136]
  404250:	ldrb	w0, [x0]
  404254:	cbnz	w0, 4045f8 <ferror@plt+0x2ea8>
  404258:	ldr	w19, [x29, #148]
  40425c:	cbz	w19, 403f38 <ferror@plt+0x27e8>
  404260:	bl	403da0 <ferror@plt+0x2650>
  404264:	ldr	x0, [x1, #8]
  404268:	ldr	x2, [x25, #8]
  40426c:	cmp	x2, x0
  404270:	b.ne	404284 <ferror@plt+0x2b34>  // b.any
  404274:	ldr	x1, [x1]
  404278:	ldr	x0, [x25]
  40427c:	bl	4015d0 <memcmp@plt>
  404280:	cbz	w0, 403fd8 <ferror@plt+0x2888>
  404284:	cbz	x19, 4042b8 <ferror@plt+0x2b68>
  404288:	ldr	x0, [x21, x19, lsl #3]
  40428c:	sub	x19, x19, x0
  404290:	add	x1, x19, x19, lsl #1
  404294:	add	x1, x20, x1, lsl #4
  404298:	ldrb	w0, [x1, #16]
  40429c:	cbz	w0, 404264 <ferror@plt+0x2b14>
  4042a0:	ldr	w0, [x1, #20]
  4042a4:	ldr	w1, [x25, #20]
  4042a8:	cmp	w1, w0
  4042ac:	b.eq	403fd8 <ferror@plt+0x2888>  // b.none
  4042b0:	cbnz	x19, 404288 <ferror@plt+0x2b38>
  4042b4:	nop
  4042b8:	mov	x19, #0x0                   	// #0
  4042bc:	str	x27, [x21, x27, lsl #3]
  4042c0:	b	403fe4 <ferror@plt+0x2894>
  4042c4:	ldr	x0, [x0]
  4042c8:	mov	x2, x19
  4042cc:	ldr	x24, [x29, #256]
  4042d0:	mov	x1, x24
  4042d4:	bl	4015d0 <memcmp@plt>
  4042d8:	cbnz	w0, 404054 <ferror@plt+0x2904>
  4042dc:	add	x24, x24, x19
  4042e0:	strb	wzr, [x29, #252]
  4042e4:	str	x24, [x29, #256]
  4042e8:	add	x23, x23, #0x1
  4042ec:	cmp	x22, x23
  4042f0:	b.eq	404170 <ferror@plt+0x2a20>  // b.none
  4042f4:	ldrb	w0, [x29, #240]
  4042f8:	cbnz	w0, 4040d8 <ferror@plt+0x2988>
  4042fc:	ldrb	w2, [x24]
  404300:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404304:	add	x1, x1, #0x2b0
  404308:	ubfx	x0, x2, #5, #3
  40430c:	ldr	w0, [x1, x0, lsl #2]
  404310:	lsr	w0, w0, w2
  404314:	tbz	w0, #0, 404338 <ferror@plt+0x2be8>
  404318:	mov	x0, #0x1                   	// #1
  40431c:	str	x0, [x29, #264]
  404320:	ldrb	w1, [x24]
  404324:	strb	w0, [x29, #252]
  404328:	mov	w19, w1
  40432c:	strb	w0, [x29, #272]
  404330:	str	w1, [x29, #276]
  404334:	b	404134 <ferror@plt+0x29e4>
  404338:	mov	x0, x27
  40433c:	bl	4015c0 <mbsinit@plt>
  404340:	cbz	w0, 4045d8 <ferror@plt+0x2e88>
  404344:	strb	w25, [x29, #240]
  404348:	b	4040d8 <ferror@plt+0x2988>
  40434c:	ldr	x24, [x21, x23, lsl #3]
  404350:	sub	x28, x23, x24
  404354:	cbz	x24, 404460 <ferror@plt+0x2d10>
  404358:	ldrb	w0, [x29, #188]
  40435c:	cbz	w0, 404584 <ferror@plt+0x2e34>
  404360:	ldrb	w0, [x29, #208]
  404364:	cbnz	w0, 4043cc <ferror@plt+0x2c7c>
  404368:	ldr	x19, [x29, #192]
  40436c:	strb	wzr, [x29, #188]
  404370:	ldr	x0, [x29, #200]
  404374:	subs	x24, x24, #0x1
  404378:	add	x19, x19, x0
  40437c:	str	x19, [x29, #192]
  404380:	b.eq	40445c <ferror@plt+0x2d0c>  // b.none
  404384:	ldrb	w0, [x29, #176]
  404388:	cbnz	w0, 4043e8 <ferror@plt+0x2c98>
  40438c:	ldrb	w2, [x19]
  404390:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404394:	add	x1, x1, #0x2b0
  404398:	ubfx	x0, x2, #5, #3
  40439c:	ldr	w0, [x1, x0, lsl #2]
  4043a0:	lsr	w0, w0, w2
  4043a4:	tbz	w0, #0, 4043d8 <ferror@plt+0x2c88>
  4043a8:	mov	x0, #0x1                   	// #1
  4043ac:	str	x0, [x29, #200]
  4043b0:	ldrb	w1, [x19]
  4043b4:	strb	w0, [x29, #188]
  4043b8:	strb	w0, [x29, #208]
  4043bc:	mov	w19, w1
  4043c0:	str	w1, [x29, #212]
  4043c4:	cbnz	w19, 404368 <ferror@plt+0x2c18>
  4043c8:	bl	4015b0 <abort@plt>
  4043cc:	ldr	w19, [x29, #212]
  4043d0:	cbnz	w19, 404368 <ferror@plt+0x2c18>
  4043d4:	b	4043c8 <ferror@plt+0x2c78>
  4043d8:	mov	x0, x26
  4043dc:	bl	4015c0 <mbsinit@plt>
  4043e0:	cbz	w0, 4045d8 <ferror@plt+0x2e88>
  4043e4:	strb	w25, [x29, #176]
  4043e8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4043ec:	mov	x1, x0
  4043f0:	mov	x0, x19
  4043f4:	bl	4031e8 <ferror@plt+0x1a98>
  4043f8:	mov	x2, x0
  4043fc:	add	x0, x29, #0xb0
  404400:	mov	x1, x19
  404404:	add	x3, x29, #0xb4
  404408:	add	x0, x0, #0x24
  40440c:	bl	4039f0 <ferror@plt+0x22a0>
  404410:	str	x0, [x29, #200]
  404414:	cmn	x0, #0x1
  404418:	b.eq	40444c <ferror@plt+0x2cfc>  // b.none
  40441c:	cmn	x0, #0x2
  404420:	b.eq	404470 <ferror@plt+0x2d20>  // b.none
  404424:	cbz	x0, 404488 <ferror@plt+0x2d38>
  404428:	ldr	w19, [x29, #212]
  40442c:	add	x0, x29, #0xb4
  404430:	strb	w25, [x29, #208]
  404434:	bl	4015c0 <mbsinit@plt>
  404438:	cbz	w0, 404440 <ferror@plt+0x2cf0>
  40443c:	strb	wzr, [x29, #176]
  404440:	strb	w25, [x29, #188]
  404444:	cbnz	w19, 404368 <ferror@plt+0x2c18>
  404448:	b	4043c8 <ferror@plt+0x2c78>
  40444c:	mov	x0, #0x1                   	// #1
  404450:	str	x0, [x29, #200]
  404454:	strb	wzr, [x29, #208]
  404458:	b	404368 <ferror@plt+0x2c18>
  40445c:	mov	x23, x28
  404460:	ldrb	w0, [x29, #252]
  404464:	cbnz	w0, 404034 <ferror@plt+0x28e4>
  404468:	ldr	x24, [x29, #256]
  40446c:	b	4042f4 <ferror@plt+0x2ba4>
  404470:	ldr	x19, [x29, #192]
  404474:	mov	x0, x19
  404478:	bl	401400 <strlen@plt>
  40447c:	str	x0, [x29, #200]
  404480:	strb	wzr, [x29, #208]
  404484:	b	40436c <ferror@plt+0x2c1c>
  404488:	ldr	x19, [x29, #192]
  40448c:	mov	x0, #0x1                   	// #1
  404490:	str	x0, [x29, #200]
  404494:	ldrb	w0, [x19]
  404498:	cbnz	w0, 4045f8 <ferror@plt+0x2ea8>
  40449c:	ldr	w19, [x29, #212]
  4044a0:	cbz	w19, 40442c <ferror@plt+0x2cdc>
  4044a4:	bl	403da0 <ferror@plt+0x2650>
  4044a8:	mov	x0, #0x1                   	// #1
  4044ac:	strb	w0, [x29, #252]
  4044b0:	str	x0, [x29, #264]
  4044b4:	strb	wzr, [x29, #272]
  4044b8:	b	40403c <ferror@plt+0x28ec>
  4044bc:	mov	x0, x26
  4044c0:	bl	4015c0 <mbsinit@plt>
  4044c4:	cbz	w0, 4045d8 <ferror@plt+0x2e88>
  4044c8:	strb	w25, [x29, #176]
  4044cc:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4044d0:	mov	x1, x0
  4044d4:	mov	x0, x19
  4044d8:	bl	4031e8 <ferror@plt+0x1a98>
  4044dc:	mov	x2, x0
  4044e0:	add	x0, x29, #0xb0
  4044e4:	mov	x1, x19
  4044e8:	add	x3, x29, #0xb4
  4044ec:	add	x0, x0, #0x24
  4044f0:	bl	4039f0 <ferror@plt+0x22a0>
  4044f4:	str	x0, [x29, #200]
  4044f8:	cmn	x0, #0x1
  4044fc:	b.eq	40458c <ferror@plt+0x2e3c>  // b.none
  404500:	cmn	x0, #0x2
  404504:	b.eq	4045a0 <ferror@plt+0x2e50>  // b.none
  404508:	cbz	x0, 4045b8 <ferror@plt+0x2e68>
  40450c:	ldr	w19, [x29, #212]
  404510:	add	x0, x29, #0xb4
  404514:	strb	w25, [x29, #208]
  404518:	bl	4015c0 <mbsinit@plt>
  40451c:	cbz	w0, 404524 <ferror@plt+0x2dd4>
  404520:	strb	wzr, [x29, #176]
  404524:	strb	w25, [x29, #188]
  404528:	cbnz	w19, 4040a8 <ferror@plt+0x2958>
  40452c:	b	4043c8 <ferror@plt+0x2c78>
  404530:	ldr	x0, [x29, #256]
  404534:	bl	401400 <strlen@plt>
  404538:	strb	w25, [x29, #252]
  40453c:	str	x0, [x29, #264]
  404540:	strb	wzr, [x29, #272]
  404544:	b	40403c <ferror@plt+0x28ec>
  404548:	ldr	x24, [x29, #256]
  40454c:	mov	x0, #0x1                   	// #1
  404550:	str	x0, [x29, #264]
  404554:	ldrb	w0, [x24]
  404558:	cbnz	w0, 4045f8 <ferror@plt+0x2ea8>
  40455c:	ldr	w19, [x29, #276]
  404560:	cbz	w19, 40411c <ferror@plt+0x29cc>
  404564:	bl	403da0 <ferror@plt+0x2650>
  404568:	ldrb	w0, [x29, #208]
  40456c:	cbz	w0, 4040a8 <ferror@plt+0x2958>
  404570:	ldr	w19, [x29, #212]
  404574:	cbnz	w19, 4040a8 <ferror@plt+0x2958>
  404578:	b	4043c8 <ferror@plt+0x2c78>
  40457c:	ldr	w19, [x29, #276]
  404580:	b	404134 <ferror@plt+0x29e4>
  404584:	ldr	x19, [x29, #192]
  404588:	b	404384 <ferror@plt+0x2c34>
  40458c:	mov	x0, #0x1                   	// #1
  404590:	str	x0, [x29, #200]
  404594:	strb	wzr, [x29, #208]
  404598:	ldr	x19, [x29, #192]
  40459c:	b	4040ac <ferror@plt+0x295c>
  4045a0:	ldr	x19, [x29, #192]
  4045a4:	mov	x0, x19
  4045a8:	bl	401400 <strlen@plt>
  4045ac:	str	x0, [x29, #200]
  4045b0:	strb	wzr, [x29, #208]
  4045b4:	b	4040ac <ferror@plt+0x295c>
  4045b8:	ldr	x19, [x29, #192]
  4045bc:	mov	x0, #0x1                   	// #1
  4045c0:	str	x0, [x29, #200]
  4045c4:	ldrb	w0, [x19]
  4045c8:	cbnz	w0, 4045f8 <ferror@plt+0x2ea8>
  4045cc:	ldr	w19, [x29, #212]
  4045d0:	cbz	w19, 404510 <ferror@plt+0x2dc0>
  4045d4:	bl	403da0 <ferror@plt+0x2650>
  4045d8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4045dc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4045e0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4045e4:	add	x3, x3, #0x2d0
  4045e8:	add	x1, x1, #0x1d0
  4045ec:	add	x0, x0, #0x1f8
  4045f0:	mov	w2, #0x96                  	// #150
  4045f4:	bl	4016f0 <__assert_fail@plt>
  4045f8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4045fc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404600:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404604:	add	x3, x3, #0x2d0
  404608:	add	x1, x1, #0x1d0
  40460c:	add	x0, x0, #0x210
  404610:	mov	w2, #0xb2                  	// #178
  404614:	bl	4016f0 <__assert_fail@plt>
  404618:	stp	x29, x30, [sp, #-448]!
  40461c:	mov	x29, sp
  404620:	stp	x21, x22, [sp, #32]
  404624:	mov	x21, x0
  404628:	stp	x23, x24, [sp, #48]
  40462c:	mov	x24, x1
  404630:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404634:	cmp	x0, #0x1
  404638:	b.hi	40476c <ferror@plt+0x301c>  // b.pmore
  40463c:	ldrb	w23, [x24]
  404640:	mov	x0, x21
  404644:	cbz	w23, 404710 <ferror@plt+0x2fc0>
  404648:	ldrb	w0, [x21]
  40464c:	cbz	w0, 404758 <ferror@plt+0x3008>
  404650:	mov	x22, #0x0                   	// #0
  404654:	mov	x2, #0x0                   	// #0
  404658:	mov	w0, #0x1                   	// #1
  40465c:	stp	x19, x20, [sp, #16]
  404660:	stp	x25, x26, [sp, #64]
  404664:	mov	x25, x24
  404668:	mov	x26, #0x0                   	// #0
  40466c:	b	4046c0 <ferror@plt+0x2f70>
  404670:	cbz	x25, 404690 <ferror@plt+0x2f40>
  404674:	mov	x0, x25
  404678:	sub	x1, x19, x26
  40467c:	bl	401440 <strnlen@plt>
  404680:	add	x25, x25, x0
  404684:	ldrb	w0, [x25]
  404688:	cbnz	w0, 404a6c <ferror@plt+0x331c>
  40468c:	mov	x26, x19
  404690:	mov	x0, x24
  404694:	bl	401400 <strlen@plt>
  404698:	add	x3, sp, #0x180
  40469c:	mov	x2, x0
  4046a0:	mov	x1, x24
  4046a4:	mov	x0, x20
  4046a8:	bl	403c48 <ferror@plt+0x24f8>
  4046ac:	ands	w0, w0, #0xff
  4046b0:	b.ne	405200 <ferror@plt+0x3ab0>  // b.any
  4046b4:	mov	x25, #0x0                   	// #0
  4046b8:	mov	x21, x20
  4046bc:	mov	x2, x19
  4046c0:	mov	x20, x21
  4046c4:	add	x22, x22, #0x1
  4046c8:	add	x19, x2, #0x1
  4046cc:	ldrb	w1, [x20], #1
  4046d0:	cmp	w1, w23
  4046d4:	b.eq	404720 <ferror@plt+0x2fd0>  // b.none
  4046d8:	ldrb	w1, [x20]
  4046dc:	cbz	w1, 404750 <ferror@plt+0x3000>
  4046e0:	cmp	x22, #0x9
  4046e4:	cset	w1, hi  // hi = pmore
  4046e8:	ands	w21, w0, w1
  4046ec:	b.eq	4046b8 <ferror@plt+0x2f68>  // b.none
  4046f0:	add	x0, x22, x22, lsl #2
  4046f4:	cmp	x19, x0
  4046f8:	b.cs	404670 <ferror@plt+0x2f20>  // b.hs, b.nlast
  4046fc:	mov	w0, w21
  404700:	b	4046b8 <ferror@plt+0x2f68>
  404704:	ldp	x19, x20, [sp, #16]
  404708:	mov	x0, x21
  40470c:	ldp	x25, x26, [sp, #64]
  404710:	ldp	x21, x22, [sp, #32]
  404714:	ldp	x23, x24, [sp, #48]
  404718:	ldp	x29, x30, [sp], #448
  40471c:	ret
  404720:	ldrb	w1, [x24, #1]
  404724:	cbz	w1, 404704 <ferror@plt+0x2fb4>
  404728:	sub	x4, x21, x2
  40472c:	sub	x3, x24, x2
  404730:	b	404748 <ferror@plt+0x2ff8>
  404734:	add	x19, x19, #0x1
  404738:	cmp	w2, w1
  40473c:	b.ne	4046d8 <ferror@plt+0x2f88>  // b.any
  404740:	ldrb	w1, [x3, x19]
  404744:	cbz	w1, 404704 <ferror@plt+0x2fb4>
  404748:	ldrb	w2, [x4, x19]
  40474c:	cbnz	w2, 404734 <ferror@plt+0x2fe4>
  404750:	ldp	x19, x20, [sp, #16]
  404754:	ldp	x25, x26, [sp, #64]
  404758:	mov	x0, #0x0                   	// #0
  40475c:	ldp	x21, x22, [sp, #32]
  404760:	ldp	x23, x24, [sp, #48]
  404764:	ldp	x29, x30, [sp], #448
  404768:	ret
  40476c:	stp	x19, x20, [sp, #16]
  404770:	adrp	x23, 406000 <ferror@plt+0x48b0>
  404774:	add	x23, x23, #0x2b0
  404778:	ldrb	w1, [x24]
  40477c:	add	x19, sp, #0x84
  404780:	strb	wzr, [sp, #128]
  404784:	stur	xzr, [sp, #132]
  404788:	ubfx	x0, x1, #5, #3
  40478c:	strb	wzr, [sp, #140]
  404790:	str	x24, [sp, #144]
  404794:	ldr	w0, [x23, x0, lsl #2]
  404798:	lsr	w0, w0, w1
  40479c:	tbz	w0, #0, 40503c <ferror@plt+0x38ec>
  4047a0:	mov	x0, #0x1                   	// #1
  4047a4:	strb	w0, [sp, #140]
  4047a8:	str	x0, [sp, #152]
  4047ac:	mov	w19, w1
  4047b0:	strb	w0, [sp, #160]
  4047b4:	str	w1, [sp, #164]
  4047b8:	cbz	w19, 404a78 <ferror@plt+0x3328>
  4047bc:	stp	x25, x26, [sp, #64]
  4047c0:	stp	x27, x28, [sp, #80]
  4047c4:	mov	w0, #0x1                   	// #1
  4047c8:	str	w0, [sp, #116]
  4047cc:	add	x0, sp, #0x200
  4047d0:	strb	wzr, [sp, #256]
  4047d4:	add	x27, sp, #0x144
  4047d8:	str	xzr, [sp, #120]
  4047dc:	add	x25, sp, #0x184
  4047e0:	stur	xzr, [x0, #-252]
  4047e4:	mov	x22, x21
  4047e8:	ldrb	w0, [sp, #256]
  4047ec:	add	x20, sp, #0x100
  4047f0:	strb	wzr, [sp, #192]
  4047f4:	mov	x26, #0x0                   	// #0
  4047f8:	stur	xzr, [sp, #196]
  4047fc:	mov	x19, #0x0                   	// #0
  404800:	strb	wzr, [sp, #204]
  404804:	str	x24, [sp, #208]
  404808:	strb	wzr, [sp, #268]
  40480c:	str	x21, [sp, #272]
  404810:	cbnz	w0, 404ac0 <ferror@plt+0x3370>
  404814:	nop
  404818:	ldrb	w1, [x22]
  40481c:	ubfx	x0, x1, #5, #3
  404820:	ldr	w0, [x23, x0, lsl #2]
  404824:	lsr	w0, w0, w1
  404828:	tbz	w0, #0, 404ce4 <ferror@plt+0x3594>
  40482c:	mov	x0, #0x1                   	// #1
  404830:	str	x0, [sp, #280]
  404834:	ldrb	w1, [x22]
  404838:	strb	w0, [sp, #268]
  40483c:	mov	w22, w1
  404840:	strb	w0, [sp, #288]
  404844:	str	w1, [sp, #292]
  404848:	cbz	w22, 404ba4 <ferror@plt+0x3454>
  40484c:	cmp	x26, #0x9
  404850:	ldr	w1, [sp, #116]
  404854:	cset	w0, hi  // hi = pmore
  404858:	ands	w0, w1, w0
  40485c:	b.eq	404cdc <ferror@plt+0x358c>  // b.none
  404860:	add	x1, x26, x26, lsl #2
  404864:	cmp	x19, x1
  404868:	b.cs	404d08 <ferror@plt+0x35b8>  // b.hs, b.nlast
  40486c:	add	x19, x19, #0x1
  404870:	str	w0, [sp, #116]
  404874:	ldrb	w0, [sp, #160]
  404878:	cbz	w0, 404c20 <ferror@plt+0x34d0>
  40487c:	ldr	w0, [sp, #164]
  404880:	ldr	w1, [sp, #292]
  404884:	cmp	w1, w0
  404888:	b.ne	404aa0 <ferror@plt+0x3350>  // b.any
  40488c:	ldrb	w6, [x24]
  404890:	ldp	x2, x0, [sp, #272]
  404894:	str	x0, [sp, #344]
  404898:	ldp	x4, x5, [sp, #256]
  40489c:	ubfx	x0, x6, #5, #3
  4048a0:	ldr	x1, [sp, #344]
  4048a4:	stp	x4, x5, [sp, #320]
  4048a8:	ldr	w0, [x23, x0, lsl #2]
  4048ac:	add	x1, x1, x2
  4048b0:	strb	wzr, [sp, #384]
  4048b4:	strb	wzr, [sp, #396]
  4048b8:	str	x24, [sp, #400]
  4048bc:	lsr	w0, w0, w6
  4048c0:	ldp	x4, x5, [sp, #288]
  4048c4:	str	xzr, [x25]
  4048c8:	ldp	x2, x3, [sp, #304]
  4048cc:	strb	wzr, [sp, #332]
  4048d0:	str	x1, [sp, #336]
  4048d4:	stp	x4, x5, [sp, #352]
  4048d8:	stp	x2, x3, [sp, #368]
  4048dc:	tbz	w0, #0, 404fc4 <ferror@plt+0x3874>
  4048e0:	mov	x0, #0x1                   	// #1
  4048e4:	mov	w28, w6
  4048e8:	mov	x22, x0
  4048ec:	strb	w0, [sp, #396]
  4048f0:	str	x0, [sp, #408]
  4048f4:	strb	w0, [sp, #416]
  4048f8:	str	w6, [sp, #420]
  4048fc:	cbz	w28, 405280 <ferror@plt+0x3b30>
  404900:	ldr	x20, [sp, #400]
  404904:	add	x0, sp, #0x1a4
  404908:	str	x0, [sp, #104]
  40490c:	add	x28, x20, x22
  404910:	ldrb	w0, [sp, #384]
  404914:	add	x19, x19, #0x1
  404918:	strb	wzr, [sp, #396]
  40491c:	mov	w22, #0x1                   	// #1
  404920:	str	x28, [sp, #400]
  404924:	mov	x20, #0x1                   	// #1
  404928:	cbnz	w0, 4049f0 <ferror@plt+0x32a0>
  40492c:	nop
  404930:	ldrb	w1, [x28]
  404934:	ubfx	x0, x1, #5, #3
  404938:	ldr	w0, [x23, x0, lsl #2]
  40493c:	lsr	w0, w0, w1
  404940:	tbz	w0, #0, 404bd4 <ferror@plt+0x3484>
  404944:	str	x20, [sp, #408]
  404948:	ldrb	w0, [x28]
  40494c:	strb	w20, [sp, #396]
  404950:	strb	w20, [sp, #416]
  404954:	mov	w28, w0
  404958:	str	w0, [sp, #420]
  40495c:	cbz	w28, 404a4c <ferror@plt+0x32fc>
  404960:	ldrb	w0, [sp, #332]
  404964:	cbnz	w0, 404bc4 <ferror@plt+0x3474>
  404968:	ldrb	w0, [sp, #320]
  40496c:	ldr	x28, [sp, #336]
  404970:	cbnz	w0, 404b48 <ferror@plt+0x33f8>
  404974:	ldrb	w1, [x28]
  404978:	ubfx	x0, x1, #5, #3
  40497c:	ldr	w0, [x23, x0, lsl #2]
  404980:	lsr	w0, w0, w1
  404984:	tbz	w0, #0, 404b38 <ferror@plt+0x33e8>
  404988:	str	x20, [sp, #344]
  40498c:	ldrb	w0, [x28]
  404990:	strb	w20, [sp, #332]
  404994:	mov	w28, w0
  404998:	strb	w20, [sp, #352]
  40499c:	str	w0, [sp, #356]
  4049a0:	cbz	w28, 404ba4 <ferror@plt+0x3454>
  4049a4:	ldrb	w0, [sp, #416]
  4049a8:	cbz	w0, 404a90 <ferror@plt+0x3340>
  4049ac:	ldr	w0, [sp, #420]
  4049b0:	cmp	w0, w28
  4049b4:	cset	w0, ne  // ne = any
  4049b8:	add	x1, x19, #0x1
  4049bc:	cbnz	w0, 404aa0 <ferror@plt+0x3350>
  4049c0:	mov	x19, x1
  4049c4:	strb	wzr, [sp, #332]
  4049c8:	ldp	x0, x1, [sp, #336]
  4049cc:	strb	wzr, [sp, #396]
  4049d0:	ldr	x4, [sp, #400]
  4049d4:	add	x0, x0, x1
  4049d8:	str	x0, [sp, #336]
  4049dc:	ldr	x1, [sp, #408]
  4049e0:	ldrb	w0, [sp, #384]
  4049e4:	add	x28, x4, x1
  4049e8:	str	x28, [sp, #400]
  4049ec:	cbz	w0, 404930 <ferror@plt+0x31e0>
  4049f0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4049f4:	mov	x1, x0
  4049f8:	mov	x0, x28
  4049fc:	bl	4031e8 <ferror@plt+0x1a98>
  404a00:	mov	x2, x0
  404a04:	mov	x3, x25
  404a08:	ldr	x0, [sp, #104]
  404a0c:	mov	x1, x28
  404a10:	bl	4039f0 <ferror@plt+0x22a0>
  404a14:	str	x0, [sp, #408]
  404a18:	cmn	x0, #0x1
  404a1c:	b.eq	404c38 <ferror@plt+0x34e8>  // b.none
  404a20:	cmn	x0, #0x2
  404a24:	b.eq	404c48 <ferror@plt+0x34f8>  // b.none
  404a28:	cbz	x0, 404c88 <ferror@plt+0x3538>
  404a2c:	ldr	w28, [sp, #420]
  404a30:	mov	x0, x25
  404a34:	strb	w22, [sp, #416]
  404a38:	bl	4015c0 <mbsinit@plt>
  404a3c:	cbz	w0, 404a44 <ferror@plt+0x32f4>
  404a40:	strb	wzr, [sp, #384]
  404a44:	strb	w22, [sp, #396]
  404a48:	cbnz	w28, 404960 <ferror@plt+0x3210>
  404a4c:	ldp	x19, x20, [sp, #16]
  404a50:	ldp	x21, x22, [sp, #32]
  404a54:	ldp	x23, x24, [sp, #48]
  404a58:	ldp	x25, x26, [sp, #64]
  404a5c:	ldp	x27, x28, [sp, #80]
  404a60:	ldr	x0, [sp, #272]
  404a64:	ldp	x29, x30, [sp], #448
  404a68:	ret
  404a6c:	mov	w0, w21
  404a70:	mov	x26, x19
  404a74:	b	4046b8 <ferror@plt+0x2f68>
  404a78:	mov	x0, x21
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	b	404710 <ferror@plt+0x2fc0>
  404a84:	strb	w20, [sp, #332]
  404a88:	str	x20, [sp, #344]
  404a8c:	strb	wzr, [sp, #352]
  404a90:	ldr	x2, [sp, #344]
  404a94:	ldr	x0, [sp, #408]
  404a98:	cmp	x2, x0
  404a9c:	b.eq	404b20 <ferror@plt+0x33d0>  // b.none
  404aa0:	ldp	x22, x20, [sp, #272]
  404aa4:	add	x22, x22, x20
  404aa8:	ldrb	w0, [sp, #256]
  404aac:	add	x26, x26, #0x1
  404ab0:	strb	wzr, [sp, #268]
  404ab4:	add	x20, sp, #0x100
  404ab8:	str	x22, [sp, #272]
  404abc:	cbz	w0, 404818 <ferror@plt+0x30c8>
  404ac0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404ac4:	mov	x1, x0
  404ac8:	mov	x0, x22
  404acc:	bl	4031e8 <ferror@plt+0x1a98>
  404ad0:	mov	x1, x22
  404ad4:	mov	x2, x0
  404ad8:	add	x3, x20, #0x4
  404adc:	add	x0, x20, #0x24
  404ae0:	bl	4039f0 <ferror@plt+0x22a0>
  404ae4:	str	x0, [sp, #280]
  404ae8:	cmn	x0, #0x1
  404aec:	b.eq	404be8 <ferror@plt+0x3498>  // b.none
  404af0:	cmn	x0, #0x2
  404af4:	b.eq	404f88 <ferror@plt+0x3838>  // b.none
  404af8:	cbz	x0, 404fa4 <ferror@plt+0x3854>
  404afc:	ldr	w22, [sp, #292]
  404b00:	add	x0, x20, #0x4
  404b04:	mov	w20, #0x1                   	// #1
  404b08:	strb	w20, [sp, #288]
  404b0c:	bl	4015c0 <mbsinit@plt>
  404b10:	cbz	w0, 404b18 <ferror@plt+0x33c8>
  404b14:	strb	wzr, [sp, #256]
  404b18:	strb	w20, [sp, #268]
  404b1c:	b	404848 <ferror@plt+0x30f8>
  404b20:	ldr	x0, [sp, #336]
  404b24:	ldr	x1, [sp, #400]
  404b28:	bl	4015d0 <memcmp@plt>
  404b2c:	cmp	w0, #0x0
  404b30:	cset	w0, ne  // ne = any
  404b34:	b	4049b8 <ferror@plt+0x3268>
  404b38:	mov	x0, x27
  404b3c:	bl	4015c0 <mbsinit@plt>
  404b40:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404b44:	strb	w22, [sp, #320]
  404b48:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404b4c:	mov	x1, x0
  404b50:	mov	x0, x28
  404b54:	bl	4031e8 <ferror@plt+0x1a98>
  404b58:	mov	x3, x27
  404b5c:	mov	x2, x0
  404b60:	mov	x1, x28
  404b64:	add	x0, sp, #0x164
  404b68:	bl	4039f0 <ferror@plt+0x22a0>
  404b6c:	str	x0, [sp, #344]
  404b70:	cmn	x0, #0x1
  404b74:	b.eq	404a84 <ferror@plt+0x3334>  // b.none
  404b78:	cmn	x0, #0x2
  404b7c:	b.eq	404c60 <ferror@plt+0x3510>  // b.none
  404b80:	cbz	x0, 404ca4 <ferror@plt+0x3554>
  404b84:	ldr	w28, [sp, #356]
  404b88:	mov	x0, x27
  404b8c:	strb	w22, [sp, #352]
  404b90:	bl	4015c0 <mbsinit@plt>
  404b94:	cbz	w0, 404b9c <ferror@plt+0x344c>
  404b98:	strb	wzr, [sp, #320]
  404b9c:	strb	w22, [sp, #332]
  404ba0:	cbnz	w28, 4049a4 <ferror@plt+0x3254>
  404ba4:	mov	x0, #0x0                   	// #0
  404ba8:	ldp	x19, x20, [sp, #16]
  404bac:	ldp	x21, x22, [sp, #32]
  404bb0:	ldp	x23, x24, [sp, #48]
  404bb4:	ldp	x25, x26, [sp, #64]
  404bb8:	ldp	x27, x28, [sp, #80]
  404bbc:	ldp	x29, x30, [sp], #448
  404bc0:	ret
  404bc4:	ldrb	w0, [sp, #352]
  404bc8:	cbz	w0, 404a90 <ferror@plt+0x3340>
  404bcc:	ldr	w28, [sp, #356]
  404bd0:	b	4049a0 <ferror@plt+0x3250>
  404bd4:	mov	x0, x25
  404bd8:	bl	4015c0 <mbsinit@plt>
  404bdc:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404be0:	strb	w22, [sp, #384]
  404be4:	b	4049f0 <ferror@plt+0x32a0>
  404be8:	mov	x0, #0x1                   	// #1
  404bec:	strb	w0, [sp, #268]
  404bf0:	str	x0, [sp, #280]
  404bf4:	strb	wzr, [sp, #288]
  404bf8:	cmp	x26, #0x9
  404bfc:	ldr	w1, [sp, #116]
  404c00:	cset	w0, hi  // hi = pmore
  404c04:	ands	w0, w1, w0
  404c08:	b.eq	404d00 <ferror@plt+0x35b0>  // b.none
  404c0c:	add	x1, x26, x26, lsl #2
  404c10:	cmp	x19, x1
  404c14:	b.cs	404d08 <ferror@plt+0x35b8>  // b.hs, b.nlast
  404c18:	add	x19, x19, #0x1
  404c1c:	str	w0, [sp, #116]
  404c20:	ldr	x0, [sp, #152]
  404c24:	ldr	x20, [sp, #280]
  404c28:	cmp	x20, x0
  404c2c:	b.eq	404cc0 <ferror@plt+0x3570>  // b.none
  404c30:	ldr	x22, [sp, #272]
  404c34:	b	404aa4 <ferror@plt+0x3354>
  404c38:	strb	w20, [sp, #396]
  404c3c:	str	x20, [sp, #408]
  404c40:	strb	wzr, [sp, #416]
  404c44:	b	404960 <ferror@plt+0x3210>
  404c48:	ldr	x0, [sp, #400]
  404c4c:	bl	401400 <strlen@plt>
  404c50:	strb	w22, [sp, #396]
  404c54:	str	x0, [sp, #408]
  404c58:	strb	wzr, [sp, #416]
  404c5c:	b	404960 <ferror@plt+0x3210>
  404c60:	ldr	x0, [sp, #336]
  404c64:	bl	401400 <strlen@plt>
  404c68:	str	x0, [sp, #344]
  404c6c:	ldr	x0, [sp, #408]
  404c70:	strb	w22, [sp, #332]
  404c74:	ldr	x2, [sp, #344]
  404c78:	strb	wzr, [sp, #352]
  404c7c:	cmp	x2, x0
  404c80:	b.ne	404aa0 <ferror@plt+0x3350>  // b.any
  404c84:	b	404b20 <ferror@plt+0x33d0>
  404c88:	ldr	x0, [sp, #400]
  404c8c:	str	x20, [sp, #408]
  404c90:	ldrb	w0, [x0]
  404c94:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  404c98:	ldr	w28, [sp, #420]
  404c9c:	cbz	w28, 404a30 <ferror@plt+0x32e0>
  404ca0:	bl	403da0 <ferror@plt+0x2650>
  404ca4:	ldr	x0, [sp, #336]
  404ca8:	str	x20, [sp, #344]
  404cac:	ldrb	w0, [x0]
  404cb0:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  404cb4:	ldr	w28, [sp, #356]
  404cb8:	cbz	w28, 404b88 <ferror@plt+0x3438>
  404cbc:	bl	403da0 <ferror@plt+0x2650>
  404cc0:	ldr	x1, [sp, #144]
  404cc4:	mov	x2, x20
  404cc8:	ldr	x22, [sp, #272]
  404ccc:	mov	x0, x22
  404cd0:	bl	4015d0 <memcmp@plt>
  404cd4:	cbnz	w0, 404aa4 <ferror@plt+0x3354>
  404cd8:	b	40488c <ferror@plt+0x313c>
  404cdc:	add	x19, x19, #0x1
  404ce0:	b	404874 <ferror@plt+0x3124>
  404ce4:	add	x20, sp, #0x100
  404ce8:	add	x0, x20, #0x4
  404cec:	bl	4015c0 <mbsinit@plt>
  404cf0:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404cf4:	mov	w0, #0x1                   	// #1
  404cf8:	strb	w0, [sp, #256]
  404cfc:	b	404ac0 <ferror@plt+0x3370>
  404d00:	add	x19, x19, #0x1
  404d04:	b	404c20 <ferror@plt+0x34d0>
  404d08:	ldr	x0, [sp, #120]
  404d0c:	subs	x22, x19, x0
  404d10:	ldrb	w0, [sp, #204]
  404d14:	b.eq	4051ec <ferror@plt+0x3a9c>  // b.none
  404d18:	cbz	w0, 4050cc <ferror@plt+0x397c>
  404d1c:	ldrb	w0, [sp, #224]
  404d20:	cbnz	w0, 404f7c <ferror@plt+0x382c>
  404d24:	ldrb	w1, [sp, #192]
  404d28:	ldr	x20, [sp, #208]
  404d2c:	strb	wzr, [sp, #204]
  404d30:	ldr	x0, [sp, #216]
  404d34:	subs	x22, x22, #0x1
  404d38:	add	x20, x20, x0
  404d3c:	str	x20, [sp, #208]
  404d40:	mov	x3, x20
  404d44:	b.eq	404e58 <ferror@plt+0x3708>  // b.none
  404d48:	add	x28, sp, #0xc0
  404d4c:	cbnz	w1, 404dbc <ferror@plt+0x366c>
  404d50:	ldrb	w2, [x20]
  404d54:	ubfx	x0, x2, #5, #3
  404d58:	ldr	w0, [x23, x0, lsl #2]
  404d5c:	lsr	w0, w0, w2
  404d60:	tbz	w0, #0, 404da4 <ferror@plt+0x3654>
  404d64:	mov	x0, #0x1                   	// #1
  404d68:	str	x0, [sp, #216]
  404d6c:	ldrb	w2, [x20]
  404d70:	strb	w0, [sp, #204]
  404d74:	strb	w0, [sp, #224]
  404d78:	str	w2, [sp, #228]
  404d7c:	cbnz	w2, 404d2c <ferror@plt+0x35dc>
  404d80:	add	x2, sp, #0x180
  404d84:	mov	x1, x24
  404d88:	mov	x0, x21
  404d8c:	bl	403dc8 <ferror@plt+0x2678>
  404d90:	ands	w0, w0, #0xff
  404d94:	str	w0, [sp, #116]
  404d98:	b.ne	40526c <ferror@plt+0x3b1c>  // b.any
  404d9c:	ldrb	w1, [sp, #288]
  404da0:	b	404f14 <ferror@plt+0x37c4>
  404da4:	add	x28, sp, #0xc0
  404da8:	add	x0, x28, #0x4
  404dac:	bl	4015c0 <mbsinit@plt>
  404db0:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404db4:	mov	w0, #0x1                   	// #1
  404db8:	strb	w0, [sp, #192]
  404dbc:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404dc0:	mov	x1, x0
  404dc4:	mov	x0, x20
  404dc8:	bl	4031e8 <ferror@plt+0x1a98>
  404dcc:	mov	x1, x20
  404dd0:	mov	x2, x0
  404dd4:	add	x3, x28, #0x4
  404dd8:	add	x0, x28, #0x24
  404ddc:	bl	4039f0 <ferror@plt+0x22a0>
  404de0:	str	x0, [sp, #216]
  404de4:	cmn	x0, #0x1
  404de8:	b.eq	404e24 <ferror@plt+0x36d4>  // b.none
  404dec:	cmn	x0, #0x2
  404df0:	b.eq	404f28 <ferror@plt+0x37d8>  // b.none
  404df4:	cbz	x0, 404f5c <ferror@plt+0x380c>
  404df8:	ldr	w1, [sp, #228]
  404dfc:	add	x0, x28, #0x4
  404e00:	mov	w20, #0x1                   	// #1
  404e04:	str	w1, [sp, #104]
  404e08:	strb	w20, [sp, #224]
  404e0c:	bl	4015c0 <mbsinit@plt>
  404e10:	ldr	w1, [sp, #104]
  404e14:	cbnz	w0, 404f44 <ferror@plt+0x37f4>
  404e18:	strb	w20, [sp, #204]
  404e1c:	cbnz	w1, 404d24 <ferror@plt+0x35d4>
  404e20:	b	404d80 <ferror@plt+0x3630>
  404e24:	mov	x0, #0x1                   	// #1
  404e28:	str	x0, [sp, #216]
  404e2c:	ldr	x20, [sp, #208]
  404e30:	strb	wzr, [sp, #204]
  404e34:	ldr	x0, [sp, #216]
  404e38:	strb	wzr, [sp, #224]
  404e3c:	ldrb	w1, [sp, #192]
  404e40:	subs	x22, x22, #0x1
  404e44:	add	x20, x20, x0
  404e48:	str	x20, [sp, #208]
  404e4c:	mov	x3, x20
  404e50:	b.ne	404d48 <ferror@plt+0x35f8>  // b.any
  404e54:	nop
  404e58:	add	x28, sp, #0xc0
  404e5c:	cbnz	w1, 404e94 <ferror@plt+0x3744>
  404e60:	ldrb	w1, [x3]
  404e64:	ubfx	x0, x1, #5, #3
  404e68:	ldr	w0, [x23, x0, lsl #2]
  404e6c:	lsr	w0, w0, w1
  404e70:	tbnz	w0, #0, 405134 <ferror@plt+0x39e4>
  404e74:	add	x28, sp, #0xc0
  404e78:	str	x3, [sp, #104]
  404e7c:	add	x0, x28, #0x4
  404e80:	bl	4015c0 <mbsinit@plt>
  404e84:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404e88:	ldr	x3, [sp, #104]
  404e8c:	mov	w0, #0x1                   	// #1
  404e90:	strb	w0, [sp, #192]
  404e94:	str	x3, [sp, #104]
  404e98:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404e9c:	ldr	x3, [sp, #104]
  404ea0:	mov	x1, x0
  404ea4:	mov	x0, x3
  404ea8:	bl	4031e8 <ferror@plt+0x1a98>
  404eac:	mov	x2, x0
  404eb0:	ldr	x3, [sp, #104]
  404eb4:	add	x0, x28, #0x24
  404eb8:	mov	x1, x3
  404ebc:	add	x3, x28, #0x4
  404ec0:	bl	4039f0 <ferror@plt+0x22a0>
  404ec4:	str	x0, [sp, #216]
  404ec8:	cmn	x0, #0x1
  404ecc:	b.eq	4051b8 <ferror@plt+0x3a68>  // b.none
  404ed0:	cmn	x0, #0x2
  404ed4:	b.eq	40517c <ferror@plt+0x3a2c>  // b.none
  404ed8:	cbz	x0, 4051cc <ferror@plt+0x3a7c>
  404edc:	ldr	w1, [sp, #228]
  404ee0:	add	x0, x28, #0x4
  404ee4:	mov	w20, #0x1                   	// #1
  404ee8:	str	w1, [sp, #104]
  404eec:	strb	w20, [sp, #224]
  404ef0:	bl	4015c0 <mbsinit@plt>
  404ef4:	ldr	w1, [sp, #104]
  404ef8:	cbz	w0, 404f00 <ferror@plt+0x37b0>
  404efc:	strb	wzr, [sp, #192]
  404f00:	strb	w20, [sp, #204]
  404f04:	cbz	w1, 404d80 <ferror@plt+0x3630>
  404f08:	ldrb	w1, [sp, #288]
  404f0c:	mov	w0, #0x1                   	// #1
  404f10:	str	w0, [sp, #116]
  404f14:	str	x19, [sp, #120]
  404f18:	add	x0, x19, #0x1
  404f1c:	mov	x19, x0
  404f20:	cbnz	w1, 404874 <ferror@plt+0x3124>
  404f24:	b	404c20 <ferror@plt+0x34d0>
  404f28:	ldr	x20, [sp, #208]
  404f2c:	mov	x0, x20
  404f30:	bl	401400 <strlen@plt>
  404f34:	ldrb	w1, [sp, #192]
  404f38:	str	x0, [sp, #216]
  404f3c:	strb	wzr, [sp, #224]
  404f40:	b	404d2c <ferror@plt+0x35dc>
  404f44:	strb	wzr, [sp, #192]
  404f48:	strb	w20, [sp, #204]
  404f4c:	cbz	w1, 404d80 <ferror@plt+0x3630>
  404f50:	mov	w1, #0x0                   	// #0
  404f54:	ldr	x20, [sp, #208]
  404f58:	b	404d2c <ferror@plt+0x35dc>
  404f5c:	ldr	x20, [sp, #208]
  404f60:	mov	x0, #0x1                   	// #1
  404f64:	str	x0, [sp, #216]
  404f68:	ldrb	w0, [x20]
  404f6c:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  404f70:	ldr	w1, [sp, #228]
  404f74:	cbz	w1, 404dfc <ferror@plt+0x36ac>
  404f78:	bl	403da0 <ferror@plt+0x2650>
  404f7c:	ldr	w0, [sp, #228]
  404f80:	cbnz	w0, 404d24 <ferror@plt+0x35d4>
  404f84:	b	404d80 <ferror@plt+0x3630>
  404f88:	ldr	x0, [sp, #272]
  404f8c:	bl	401400 <strlen@plt>
  404f90:	str	x0, [sp, #280]
  404f94:	mov	w1, #0x1                   	// #1
  404f98:	strb	w1, [sp, #268]
  404f9c:	strb	wzr, [sp, #288]
  404fa0:	b	404bf8 <ferror@plt+0x34a8>
  404fa4:	ldr	x22, [sp, #272]
  404fa8:	mov	x0, #0x1                   	// #1
  404fac:	str	x0, [sp, #280]
  404fb0:	ldrb	w0, [x22]
  404fb4:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  404fb8:	ldr	w22, [sp, #292]
  404fbc:	cbz	w22, 404b00 <ferror@plt+0x33b0>
  404fc0:	bl	403da0 <ferror@plt+0x2650>
  404fc4:	mov	x0, x25
  404fc8:	bl	4015c0 <mbsinit@plt>
  404fcc:	cbz	w0, 405218 <ferror@plt+0x3ac8>
  404fd0:	mov	w0, #0x1                   	// #1
  404fd4:	strb	w0, [sp, #384]
  404fd8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404fdc:	mov	x1, x0
  404fe0:	mov	x0, x24
  404fe4:	bl	4031e8 <ferror@plt+0x1a98>
  404fe8:	mov	x3, x25
  404fec:	mov	x2, x0
  404ff0:	mov	x1, x24
  404ff4:	add	x0, sp, #0x1a4
  404ff8:	bl	4039f0 <ferror@plt+0x22a0>
  404ffc:	str	x0, [sp, #408]
  405000:	mov	x22, x0
  405004:	cmn	x0, #0x1
  405008:	b.eq	4050b4 <ferror@plt+0x3964>  // b.none
  40500c:	cmn	x0, #0x2
  405010:	b.eq	4050f4 <ferror@plt+0x39a4>  // b.none
  405014:	cbz	x0, 405110 <ferror@plt+0x39c0>
  405018:	ldr	w28, [sp, #420]
  40501c:	mov	w20, #0x1                   	// #1
  405020:	mov	x0, x25
  405024:	strb	w20, [sp, #416]
  405028:	bl	4015c0 <mbsinit@plt>
  40502c:	cbz	w0, 405034 <ferror@plt+0x38e4>
  405030:	strb	wzr, [sp, #384]
  405034:	strb	w20, [sp, #396]
  405038:	b	4048fc <ferror@plt+0x31ac>
  40503c:	mov	x0, x19
  405040:	bl	4015c0 <mbsinit@plt>
  405044:	cbz	w0, 405210 <ferror@plt+0x3ac0>
  405048:	mov	w20, #0x1                   	// #1
  40504c:	strb	w20, [sp, #128]
  405050:	bl	401660 <__ctype_get_mb_cur_max@plt>
  405054:	mov	x1, x0
  405058:	mov	x0, x24
  40505c:	bl	4031e8 <ferror@plt+0x1a98>
  405060:	mov	x3, x19
  405064:	mov	x2, x0
  405068:	mov	x1, x24
  40506c:	add	x0, sp, #0xa4
  405070:	bl	4039f0 <ferror@plt+0x22a0>
  405074:	str	x0, [sp, #152]
  405078:	cmn	x0, #0x1
  40507c:	b.eq	4050d8 <ferror@plt+0x3988>  // b.none
  405080:	cmn	x0, #0x2
  405084:	b.eq	405198 <ferror@plt+0x3a48>  // b.none
  405088:	cbnz	x0, 405154 <ferror@plt+0x3a04>
  40508c:	ldr	x0, [sp, #144]
  405090:	mov	x1, #0x1                   	// #1
  405094:	str	x1, [sp, #152]
  405098:	ldrb	w0, [x0]
  40509c:	cbnz	w0, 405244 <ferror@plt+0x3af4>
  4050a0:	ldr	w19, [sp, #164]
  4050a4:	cbz	w19, 405158 <ferror@plt+0x3a08>
  4050a8:	stp	x25, x26, [sp, #64]
  4050ac:	stp	x27, x28, [sp, #80]
  4050b0:	bl	403da0 <ferror@plt+0x2650>
  4050b4:	mov	x0, #0x1                   	// #1
  4050b8:	mov	x22, x0
  4050bc:	str	x0, [sp, #408]
  4050c0:	strb	wzr, [sp, #416]
  4050c4:	ldr	x20, [sp, #400]
  4050c8:	b	404904 <ferror@plt+0x31b4>
  4050cc:	ldrb	w1, [sp, #192]
  4050d0:	ldr	x20, [sp, #208]
  4050d4:	b	404d48 <ferror@plt+0x35f8>
  4050d8:	mov	x0, #0x1                   	// #1
  4050dc:	stp	x25, x26, [sp, #64]
  4050e0:	stp	x27, x28, [sp, #80]
  4050e4:	strb	w0, [sp, #140]
  4050e8:	str	x0, [sp, #152]
  4050ec:	strb	wzr, [sp, #160]
  4050f0:	b	4047c4 <ferror@plt+0x3074>
  4050f4:	ldr	x20, [sp, #400]
  4050f8:	mov	x0, x20
  4050fc:	bl	401400 <strlen@plt>
  405100:	mov	x22, x0
  405104:	str	x0, [sp, #408]
  405108:	strb	wzr, [sp, #416]
  40510c:	b	404904 <ferror@plt+0x31b4>
  405110:	ldr	x20, [sp, #400]
  405114:	mov	x4, #0x1                   	// #1
  405118:	str	x4, [sp, #408]
  40511c:	ldrb	w0, [x20]
  405120:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  405124:	ldr	w28, [sp, #420]
  405128:	cbnz	w28, 404ca0 <ferror@plt+0x3550>
  40512c:	mov	x22, x4
  405130:	b	40501c <ferror@plt+0x38cc>
  405134:	mov	x0, #0x1                   	// #1
  405138:	str	x0, [sp, #216]
  40513c:	ldrb	w2, [x3]
  405140:	strb	w0, [sp, #204]
  405144:	mov	w1, w2
  405148:	strb	w0, [sp, #224]
  40514c:	str	w2, [sp, #228]
  405150:	b	404f04 <ferror@plt+0x37b4>
  405154:	ldr	w19, [sp, #164]
  405158:	mov	w20, #0x1                   	// #1
  40515c:	add	x0, sp, #0x84
  405160:	strb	w20, [sp, #160]
  405164:	bl	4015c0 <mbsinit@plt>
  405168:	cbz	w0, 405170 <ferror@plt+0x3a20>
  40516c:	strb	wzr, [sp, #128]
  405170:	strb	w20, [sp, #140]
  405174:	cbnz	w19, 4047bc <ferror@plt+0x306c>
  405178:	b	404a78 <ferror@plt+0x3328>
  40517c:	ldr	x0, [sp, #208]
  405180:	bl	401400 <strlen@plt>
  405184:	str	x0, [sp, #216]
  405188:	mov	w1, #0x1                   	// #1
  40518c:	strb	w1, [sp, #204]
  405190:	strb	wzr, [sp, #224]
  405194:	b	404f08 <ferror@plt+0x37b8>
  405198:	ldr	x0, [sp, #144]
  40519c:	stp	x25, x26, [sp, #64]
  4051a0:	stp	x27, x28, [sp, #80]
  4051a4:	bl	401400 <strlen@plt>
  4051a8:	strb	w20, [sp, #140]
  4051ac:	str	x0, [sp, #152]
  4051b0:	strb	wzr, [sp, #160]
  4051b4:	b	4047c4 <ferror@plt+0x3074>
  4051b8:	mov	x0, #0x1                   	// #1
  4051bc:	strb	w0, [sp, #204]
  4051c0:	str	x0, [sp, #216]
  4051c4:	strb	wzr, [sp, #224]
  4051c8:	b	404f08 <ferror@plt+0x37b8>
  4051cc:	ldr	x20, [sp, #208]
  4051d0:	mov	x0, #0x1                   	// #1
  4051d4:	str	x0, [sp, #216]
  4051d8:	ldrb	w0, [x20]
  4051dc:	cbnz	w0, 40524c <ferror@plt+0x3afc>
  4051e0:	ldr	w1, [sp, #228]
  4051e4:	cbz	w1, 404ee0 <ferror@plt+0x3790>
  4051e8:	bl	403da0 <ferror@plt+0x2650>
  4051ec:	cbz	w0, 405238 <ferror@plt+0x3ae8>
  4051f0:	ldrb	w0, [sp, #224]
  4051f4:	ldr	w1, [sp, #228]
  4051f8:	cbz	w0, 404f08 <ferror@plt+0x37b8>
  4051fc:	b	404f04 <ferror@plt+0x37b4>
  405200:	ldp	x19, x20, [sp, #16]
  405204:	ldp	x25, x26, [sp, #64]
  405208:	ldr	x0, [sp, #384]
  40520c:	b	404710 <ferror@plt+0x2fc0>
  405210:	stp	x25, x26, [sp, #64]
  405214:	stp	x27, x28, [sp, #80]
  405218:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40521c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405220:	adrp	x0, 406000 <ferror@plt+0x48b0>
  405224:	add	x3, x3, #0x2d0
  405228:	add	x1, x1, #0x1d0
  40522c:	add	x0, x0, #0x1f8
  405230:	mov	w2, #0x96                  	// #150
  405234:	bl	4016f0 <__assert_fail@plt>
  405238:	ldrb	w1, [sp, #192]
  40523c:	ldr	x3, [sp, #208]
  405240:	b	404e58 <ferror@plt+0x3708>
  405244:	stp	x25, x26, [sp, #64]
  405248:	stp	x27, x28, [sp, #80]
  40524c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  405250:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405254:	adrp	x0, 406000 <ferror@plt+0x48b0>
  405258:	add	x3, x3, #0x2d0
  40525c:	add	x1, x1, #0x1d0
  405260:	add	x0, x0, #0x210
  405264:	mov	w2, #0xb2                  	// #178
  405268:	bl	4016f0 <__assert_fail@plt>
  40526c:	ldp	x19, x20, [sp, #16]
  405270:	ldp	x25, x26, [sp, #64]
  405274:	ldp	x27, x28, [sp, #80]
  405278:	ldr	x0, [sp, #384]
  40527c:	b	404710 <ferror@plt+0x2fc0>
  405280:	bl	4015b0 <abort@plt>
  405284:	nop
  405288:	mov	x12, #0x1080                	// #4224
  40528c:	sub	sp, sp, x12
  405290:	stp	x29, x30, [sp]
  405294:	mov	x29, sp
  405298:	stp	x19, x20, [sp, #16]
  40529c:	add	x19, sp, #0x80
  4052a0:	mov	x20, #0x0                   	// #0
  4052a4:	stp	x21, x22, [sp, #32]
  4052a8:	mov	x21, x2
  4052ac:	add	x22, sp, #0x78
  4052b0:	stp	x23, x24, [sp, #48]
  4052b4:	mov	x24, x1
  4052b8:	mov	x1, #0x0                   	// #0
  4052bc:	stp	x25, x26, [sp, #64]
  4052c0:	mov	x26, x0
  4052c4:	mov	x0, x2
  4052c8:	mov	x2, #0x0                   	// #0
  4052cc:	stp	x27, x28, [sp, #80]
  4052d0:	mov	x27, x3
  4052d4:	mov	x28, x4
  4052d8:	mov	x3, #0x0                   	// #0
  4052dc:	mov	x4, #0x0                   	// #0
  4052e0:	bl	401620 <iconv@plt>
  4052e4:	stp	x26, x24, [sp, #96]
  4052e8:	add	x23, sp, #0x70
  4052ec:	cbz	x24, 405344 <ferror@plt+0x3bf4>
  4052f0:	mov	x25, #0x1000                	// #4096
  4052f4:	b	405308 <ferror@plt+0x3bb8>
  4052f8:	ldp	x1, x0, [sp, #104]
  4052fc:	sub	x0, x0, x19
  405300:	add	x20, x20, x0
  405304:	cbz	x1, 405344 <ferror@plt+0x3bf4>
  405308:	mov	x4, x22
  40530c:	mov	x3, x23
  405310:	add	x2, sp, #0x68
  405314:	add	x1, sp, #0x60
  405318:	mov	x0, x21
  40531c:	stp	x19, x25, [sp, #112]
  405320:	bl	401620 <iconv@plt>
  405324:	cmn	x0, #0x1
  405328:	b.ne	4052f8 <ferror@plt+0x3ba8>  // b.any
  40532c:	bl	401700 <__errno_location@plt>
  405330:	ldr	w0, [x0]
  405334:	cmp	w0, #0x7
  405338:	b.eq	4052f8 <ferror@plt+0x3ba8>  // b.none
  40533c:	cmp	w0, #0x16
  405340:	b.ne	4054a8 <ferror@plt+0x3d58>  // b.any
  405344:	mov	x5, #0x1000                	// #4096
  405348:	mov	x4, x22
  40534c:	mov	x3, x23
  405350:	mov	x0, x21
  405354:	mov	x2, #0x0                   	// #0
  405358:	mov	x1, #0x0                   	// #0
  40535c:	stp	x19, x5, [sp, #112]
  405360:	bl	401620 <iconv@plt>
  405364:	cmn	x0, #0x1
  405368:	b.eq	4054a8 <ferror@plt+0x3d58>  // b.none
  40536c:	ldr	x0, [sp, #112]
  405370:	sub	x0, x0, x19
  405374:	adds	x20, x0, x20
  405378:	b.eq	405460 <ferror@plt+0x3d10>  // b.none
  40537c:	ldr	x25, [x27]
  405380:	cbz	x25, 40543c <ferror@plt+0x3cec>
  405384:	ldr	x0, [x28]
  405388:	cmp	x0, x20
  40538c:	b.cc	40543c <ferror@plt+0x3cec>  // b.lo, b.ul, b.last
  405390:	mov	x0, x21
  405394:	mov	x4, #0x0                   	// #0
  405398:	mov	x3, #0x0                   	// #0
  40539c:	mov	x2, #0x0                   	// #0
  4053a0:	mov	x1, #0x0                   	// #0
  4053a4:	bl	401620 <iconv@plt>
  4053a8:	stp	x26, x24, [sp, #104]
  4053ac:	stp	x25, x20, [sp, #120]
  4053b0:	cbz	x24, 4053e0 <ferror@plt+0x3c90>
  4053b4:	nop
  4053b8:	mov	x4, x19
  4053bc:	mov	x3, x22
  4053c0:	mov	x2, x23
  4053c4:	add	x1, sp, #0x68
  4053c8:	mov	x0, x21
  4053cc:	bl	401620 <iconv@plt>
  4053d0:	cmn	x0, #0x1
  4053d4:	b.eq	40546c <ferror@plt+0x3d1c>  // b.none
  4053d8:	ldr	x24, [sp, #112]
  4053dc:	cbnz	x24, 4053b8 <ferror@plt+0x3c68>
  4053e0:	mov	x4, x19
  4053e4:	mov	x3, x22
  4053e8:	mov	x0, x21
  4053ec:	mov	x2, #0x0                   	// #0
  4053f0:	mov	x1, #0x0                   	// #0
  4053f4:	bl	401620 <iconv@plt>
  4053f8:	cmn	x0, #0x1
  4053fc:	b.eq	40547c <ferror@plt+0x3d2c>  // b.none
  405400:	ldr	x0, [sp, #128]
  405404:	cbnz	x0, 4054b0 <ferror@plt+0x3d60>
  405408:	str	x25, [x27]
  40540c:	mov	w19, #0x0                   	// #0
  405410:	str	x20, [x28]
  405414:	mov	w0, w19
  405418:	mov	x12, #0x1080                	// #4224
  40541c:	ldp	x29, x30, [sp]
  405420:	ldp	x19, x20, [sp, #16]
  405424:	ldp	x21, x22, [sp, #32]
  405428:	ldp	x23, x24, [sp, #48]
  40542c:	ldp	x25, x26, [sp, #64]
  405430:	ldp	x27, x28, [sp, #80]
  405434:	add	sp, sp, x12
  405438:	ret
  40543c:	mov	x0, x20
  405440:	bl	4014f0 <malloc@plt>
  405444:	mov	x25, x0
  405448:	cbnz	x0, 405390 <ferror@plt+0x3c40>
  40544c:	bl	401700 <__errno_location@plt>
  405450:	mov	w19, #0xffffffff            	// #-1
  405454:	mov	w1, #0xc                   	// #12
  405458:	str	w1, [x0]
  40545c:	b	405414 <ferror@plt+0x3cc4>
  405460:	mov	w19, #0x0                   	// #0
  405464:	str	xzr, [x28]
  405468:	b	405414 <ferror@plt+0x3cc4>
  40546c:	bl	401700 <__errno_location@plt>
  405470:	ldr	w0, [x0]
  405474:	cmp	w0, #0x16
  405478:	b.eq	4053e0 <ferror@plt+0x3c90>  // b.none
  40547c:	ldr	x0, [x27]
  405480:	mov	w19, #0xffffffff            	// #-1
  405484:	cmp	x0, x25
  405488:	b.eq	405414 <ferror@plt+0x3cc4>  // b.none
  40548c:	bl	401700 <__errno_location@plt>
  405490:	mov	x20, x0
  405494:	mov	x0, x25
  405498:	ldr	w21, [x20]
  40549c:	bl	401640 <free@plt>
  4054a0:	str	w21, [x20]
  4054a4:	b	405414 <ferror@plt+0x3cc4>
  4054a8:	mov	w19, #0xffffffff            	// #-1
  4054ac:	b	405414 <ferror@plt+0x3cc4>
  4054b0:	bl	4015b0 <abort@plt>
  4054b4:	nop
  4054b8:	stp	x29, x30, [sp, #-96]!
  4054bc:	mov	x29, sp
  4054c0:	stp	x19, x20, [sp, #16]
  4054c4:	stp	x21, x22, [sp, #32]
  4054c8:	stp	x23, x24, [sp, #48]
  4054cc:	mov	x23, x1
  4054d0:	str	x0, [sp, #64]
  4054d4:	bl	401400 <strlen@plt>
  4054d8:	mov	x19, x0
  4054dc:	mov	x0, #0xfffffff             	// #268435455
  4054e0:	cmp	x19, x0
  4054e4:	str	x19, [sp, #72]
  4054e8:	lsl	x0, x19, #4
  4054ec:	csel	x19, x0, x19, ls  // ls = plast
  4054f0:	add	x21, x19, #0x1
  4054f4:	mov	x0, x21
  4054f8:	bl	4014f0 <malloc@plt>
  4054fc:	mov	x22, x0
  405500:	cbz	x0, 405670 <ferror@plt+0x3f20>
  405504:	mov	x0, x23
  405508:	mov	x4, #0x0                   	// #0
  40550c:	mov	x3, #0x0                   	// #0
  405510:	mov	x2, #0x0                   	// #0
  405514:	mov	x1, #0x0                   	// #0
  405518:	bl	401620 <iconv@plt>
  40551c:	stp	x22, x19, [sp, #80]
  405520:	b	405578 <ferror@plt+0x3e28>
  405524:	bl	401700 <__errno_location@plt>
  405528:	mov	x24, x0
  40552c:	mov	x1, x19
  405530:	mov	x0, x22
  405534:	ldr	w2, [x24]
  405538:	cmp	w2, #0x16
  40553c:	b.eq	4055ec <ferror@plt+0x3e9c>  // b.none
  405540:	cmp	w2, #0x7
  405544:	b.ne	40564c <ferror@plt+0x3efc>  // b.any
  405548:	ldr	x20, [sp, #80]
  40554c:	cmp	x21, x21, lsl #1
  405550:	mov	x21, x19
  405554:	sub	x20, x20, x22
  405558:	b.cs	405644 <ferror@plt+0x3ef4>  // b.hs, b.nlast
  40555c:	sub	x19, x19, #0x1
  405560:	bl	401560 <realloc@plt>
  405564:	cbz	x0, 405644 <ferror@plt+0x3ef4>
  405568:	mov	x22, x0
  40556c:	sub	x19, x19, x20
  405570:	add	x20, x0, x20
  405574:	stp	x20, x19, [sp, #80]
  405578:	add	x4, sp, #0x58
  40557c:	add	x3, sp, #0x50
  405580:	add	x2, sp, #0x48
  405584:	add	x1, sp, #0x40
  405588:	mov	x0, x23
  40558c:	lsl	x19, x21, #1
  405590:	bl	401620 <iconv@plt>
  405594:	cmn	x0, #0x1
  405598:	b.eq	405524 <ferror@plt+0x3dd4>  // b.none
  40559c:	b	4055ec <ferror@plt+0x3e9c>
  4055a0:	bl	401700 <__errno_location@plt>
  4055a4:	mov	x24, x0
  4055a8:	mov	x1, x19
  4055ac:	mov	x0, x22
  4055b0:	ldr	w2, [x24]
  4055b4:	cmp	w2, #0x7
  4055b8:	b.ne	40564c <ferror@plt+0x3efc>  // b.any
  4055bc:	ldr	x20, [sp, #80]
  4055c0:	cmp	x21, x21, lsl #1
  4055c4:	mov	x21, x19
  4055c8:	sub	x20, x20, x22
  4055cc:	b.cs	405644 <ferror@plt+0x3ef4>  // b.hs, b.nlast
  4055d0:	sub	x19, x19, #0x1
  4055d4:	bl	401560 <realloc@plt>
  4055d8:	cbz	x0, 405644 <ferror@plt+0x3ef4>
  4055dc:	mov	x22, x0
  4055e0:	sub	x19, x19, x20
  4055e4:	add	x20, x0, x20
  4055e8:	stp	x20, x19, [sp, #80]
  4055ec:	add	x4, sp, #0x58
  4055f0:	add	x3, sp, #0x50
  4055f4:	mov	x0, x23
  4055f8:	mov	x2, #0x0                   	// #0
  4055fc:	mov	x1, #0x0                   	// #0
  405600:	lsl	x19, x21, #1
  405604:	bl	401620 <iconv@plt>
  405608:	cmn	x0, #0x1
  40560c:	b.eq	4055a0 <ferror@plt+0x3e50>  // b.none
  405610:	ldr	x0, [sp, #80]
  405614:	add	x1, x0, #0x1
  405618:	str	x1, [sp, #80]
  40561c:	strb	wzr, [x0]
  405620:	ldr	x1, [sp, #80]
  405624:	sub	x1, x1, x22
  405628:	cmp	x21, x1
  40562c:	b.ls	405658 <ferror@plt+0x3f08>  // b.plast
  405630:	mov	x0, x22
  405634:	bl	401560 <realloc@plt>
  405638:	cmp	x0, #0x0
  40563c:	csel	x22, x22, x0, eq  // eq = none
  405640:	b	405658 <ferror@plt+0x3f08>
  405644:	mov	w0, #0xc                   	// #12
  405648:	str	w0, [x24]
  40564c:	mov	x0, x22
  405650:	mov	x22, #0x0                   	// #0
  405654:	bl	401640 <free@plt>
  405658:	mov	x0, x22
  40565c:	ldp	x19, x20, [sp, #16]
  405660:	ldp	x21, x22, [sp, #32]
  405664:	ldp	x23, x24, [sp, #48]
  405668:	ldp	x29, x30, [sp], #96
  40566c:	ret
  405670:	bl	401700 <__errno_location@plt>
  405674:	mov	w1, #0xc                   	// #12
  405678:	str	w1, [x0]
  40567c:	b	405658 <ferror@plt+0x3f08>
  405680:	stp	x29, x30, [sp, #-48]!
  405684:	mov	x29, sp
  405688:	stp	x19, x20, [sp, #16]
  40568c:	mov	x19, x0
  405690:	ldrb	w0, [x0]
  405694:	cbz	w0, 4056b8 <ferror@plt+0x3f68>
  405698:	str	x21, [sp, #32]
  40569c:	mov	x21, x1
  4056a0:	mov	x20, x2
  4056a4:	mov	x1, x2
  4056a8:	mov	x0, x21
  4056ac:	bl	403a70 <ferror@plt+0x2320>
  4056b0:	cbnz	w0, 4056d8 <ferror@plt+0x3f88>
  4056b4:	ldr	x21, [sp, #32]
  4056b8:	mov	x0, x19
  4056bc:	bl	401580 <strdup@plt>
  4056c0:	mov	x19, x0
  4056c4:	cbz	x0, 405774 <ferror@plt+0x4024>
  4056c8:	mov	x0, x19
  4056cc:	ldp	x19, x20, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #48
  4056d4:	ret
  4056d8:	mov	x0, x20
  4056dc:	mov	x1, x21
  4056e0:	bl	4016a0 <iconv_open@plt>
  4056e4:	mov	x20, x0
  4056e8:	cmn	x0, #0x1
  4056ec:	b.eq	405724 <ferror@plt+0x3fd4>  // b.none
  4056f0:	mov	x0, x19
  4056f4:	mov	x1, x20
  4056f8:	bl	4054b8 <ferror@plt+0x3d68>
  4056fc:	mov	x19, x0
  405700:	cbz	x0, 405730 <ferror@plt+0x3fe0>
  405704:	mov	x0, x20
  405708:	bl	401450 <iconv_close@plt>
  40570c:	tbnz	w0, #31, 405750 <ferror@plt+0x4000>
  405710:	mov	x0, x19
  405714:	ldp	x19, x20, [sp, #16]
  405718:	ldr	x21, [sp, #32]
  40571c:	ldp	x29, x30, [sp], #48
  405720:	ret
  405724:	mov	x19, #0x0                   	// #0
  405728:	ldr	x21, [sp, #32]
  40572c:	b	4056c8 <ferror@plt+0x3f78>
  405730:	bl	401700 <__errno_location@plt>
  405734:	mov	x21, x0
  405738:	mov	x0, x20
  40573c:	ldr	w20, [x21]
  405740:	bl	401450 <iconv_close@plt>
  405744:	str	w20, [x21]
  405748:	ldr	x21, [sp, #32]
  40574c:	b	4056c8 <ferror@plt+0x3f78>
  405750:	bl	401700 <__errno_location@plt>
  405754:	mov	x20, x0
  405758:	mov	x0, x19
  40575c:	mov	x19, #0x0                   	// #0
  405760:	ldr	w21, [x20]
  405764:	bl	401640 <free@plt>
  405768:	str	w21, [x20]
  40576c:	ldr	x21, [sp, #32]
  405770:	b	4056c8 <ferror@plt+0x3f78>
  405774:	bl	401700 <__errno_location@plt>
  405778:	mov	w1, #0xc                   	// #12
  40577c:	str	w1, [x0]
  405780:	b	4056c8 <ferror@plt+0x3f78>
  405784:	nop
  405788:	adds	x0, x0, #0x20
  40578c:	b.cs	4057c4 <ferror@plt+0x4074>  // b.hs, b.nlast
  405790:	stp	x29, x30, [sp, #-16]!
  405794:	mov	x29, sp
  405798:	bl	4014f0 <malloc@plt>
  40579c:	mov	x1, x0
  4057a0:	mov	x0, #0x0                   	// #0
  4057a4:	cbz	x1, 4057bc <ferror@plt+0x406c>
  4057a8:	add	x0, x1, #0x10
  4057ac:	and	x0, x0, #0xffffffffffffffe0
  4057b0:	add	x0, x0, #0x10
  4057b4:	sub	x1, x0, x1
  4057b8:	sturb	w1, [x0, #-1]
  4057bc:	ldp	x29, x30, [sp], #16
  4057c0:	ret
  4057c4:	mov	x0, #0x0                   	// #0
  4057c8:	ret
  4057cc:	nop
  4057d0:	tst	x0, #0xf
  4057d4:	b.ne	4057ec <ferror@plt+0x409c>  // b.any
  4057d8:	tbnz	w0, #4, 4057e0 <ferror@plt+0x4090>
  4057dc:	ret
  4057e0:	ldurb	w1, [x0, #-1]
  4057e4:	sub	x0, x0, x1
  4057e8:	b	401640 <free@plt>
  4057ec:	stp	x29, x30, [sp, #-16]!
  4057f0:	mov	x29, sp
  4057f4:	bl	4015b0 <abort@plt>
  4057f8:	stp	x29, x30, [sp, #-128]!
  4057fc:	mov	x29, sp
  405800:	stp	x19, x20, [sp, #16]
  405804:	mov	x19, x0
  405808:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40580c:	cmp	x0, #0x1
  405810:	b.hi	405830 <ferror@plt+0x40e0>  // b.pmore
  405814:	mov	x0, x19
  405818:	bl	401400 <strlen@plt>
  40581c:	mov	x20, x0
  405820:	mov	x0, x20
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x29, x30, [sp], #128
  40582c:	ret
  405830:	strb	wzr, [sp, #64]
  405834:	mov	x20, #0x0                   	// #0
  405838:	stp	x21, x22, [sp, #32]
  40583c:	adrp	x21, 406000 <ferror@plt+0x48b0>
  405840:	ldrb	w0, [sp, #64]
  405844:	str	x23, [sp, #48]
  405848:	add	x21, x21, #0x2b0
  40584c:	stur	xzr, [sp, #68]
  405850:	add	x23, sp, #0x44
  405854:	strb	wzr, [sp, #76]
  405858:	mov	w22, #0x1                   	// #1
  40585c:	str	x19, [sp, #80]
  405860:	cbnz	w0, 4058b8 <ferror@plt+0x4168>
  405864:	nop
  405868:	ldrb	w1, [x19]
  40586c:	ubfx	x0, x1, #5, #3
  405870:	ldr	w0, [x21, x0, lsl #2]
  405874:	lsr	w0, w0, w1
  405878:	tbz	w0, #0, 40592c <ferror@plt+0x41dc>
  40587c:	mov	x1, #0x1                   	// #1
  405880:	str	x1, [sp, #88]
  405884:	ldrb	w0, [x19]
  405888:	strb	w1, [sp, #96]
  40588c:	mov	w19, w0
  405890:	str	w0, [sp, #100]
  405894:	cbz	w19, 405914 <ferror@plt+0x41c4>
  405898:	ldr	x19, [sp, #80]
  40589c:	strb	wzr, [sp, #76]
  4058a0:	ldr	x0, [sp, #88]
  4058a4:	add	x20, x20, #0x1
  4058a8:	add	x19, x19, x0
  4058ac:	ldrb	w0, [sp, #64]
  4058b0:	str	x19, [sp, #80]
  4058b4:	cbz	w0, 405868 <ferror@plt+0x4118>
  4058b8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4058bc:	mov	x1, x0
  4058c0:	mov	x0, x19
  4058c4:	bl	4031e8 <ferror@plt+0x1a98>
  4058c8:	mov	x2, x0
  4058cc:	add	x0, sp, #0x40
  4058d0:	mov	x1, x19
  4058d4:	add	x3, sp, #0x44
  4058d8:	add	x0, x0, #0x24
  4058dc:	bl	4039f0 <ferror@plt+0x22a0>
  4058e0:	str	x0, [sp, #88]
  4058e4:	cmn	x0, #0x1
  4058e8:	b.eq	405940 <ferror@plt+0x41f0>  // b.none
  4058ec:	cmn	x0, #0x2
  4058f0:	b.eq	405954 <ferror@plt+0x4204>  // b.none
  4058f4:	cbz	x0, 40596c <ferror@plt+0x421c>
  4058f8:	ldr	w19, [sp, #100]
  4058fc:	add	x0, sp, #0x44
  405900:	strb	w22, [sp, #96]
  405904:	bl	4015c0 <mbsinit@plt>
  405908:	cbz	w0, 405894 <ferror@plt+0x4144>
  40590c:	strb	wzr, [sp, #64]
  405910:	cbnz	w19, 405898 <ferror@plt+0x4148>
  405914:	mov	x0, x20
  405918:	ldp	x19, x20, [sp, #16]
  40591c:	ldp	x21, x22, [sp, #32]
  405920:	ldr	x23, [sp, #48]
  405924:	ldp	x29, x30, [sp], #128
  405928:	ret
  40592c:	mov	x0, x23
  405930:	bl	4015c0 <mbsinit@plt>
  405934:	cbz	w0, 4059a8 <ferror@plt+0x4258>
  405938:	strb	w22, [sp, #64]
  40593c:	b	4058b8 <ferror@plt+0x4168>
  405940:	mov	x0, #0x1                   	// #1
  405944:	str	x0, [sp, #88]
  405948:	strb	wzr, [sp, #96]
  40594c:	ldr	x19, [sp, #80]
  405950:	b	40589c <ferror@plt+0x414c>
  405954:	ldr	x19, [sp, #80]
  405958:	mov	x0, x19
  40595c:	bl	401400 <strlen@plt>
  405960:	str	x0, [sp, #88]
  405964:	strb	wzr, [sp, #96]
  405968:	b	40589c <ferror@plt+0x414c>
  40596c:	ldr	x19, [sp, #80]
  405970:	mov	x0, #0x1                   	// #1
  405974:	str	x0, [sp, #88]
  405978:	ldrb	w0, [x19]
  40597c:	cbnz	w0, 4059c8 <ferror@plt+0x4278>
  405980:	ldr	w19, [sp, #100]
  405984:	cbz	w19, 4058fc <ferror@plt+0x41ac>
  405988:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40598c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405990:	adrp	x0, 406000 <ferror@plt+0x48b0>
  405994:	add	x3, x3, #0x2e8
  405998:	add	x1, x1, #0x1d0
  40599c:	add	x0, x0, #0x1e0
  4059a0:	mov	w2, #0xb3                  	// #179
  4059a4:	bl	4016f0 <__assert_fail@plt>
  4059a8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4059ac:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4059b0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4059b4:	add	x3, x3, #0x2e8
  4059b8:	add	x1, x1, #0x1d0
  4059bc:	add	x0, x0, #0x1f8
  4059c0:	mov	w2, #0x96                  	// #150
  4059c4:	bl	4016f0 <__assert_fail@plt>
  4059c8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4059cc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4059d0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4059d4:	add	x3, x3, #0x2e8
  4059d8:	add	x1, x1, #0x1d0
  4059dc:	add	x0, x0, #0x210
  4059e0:	mov	w2, #0xb2                  	// #178
  4059e4:	bl	4016f0 <__assert_fail@plt>
  4059e8:	stp	x29, x30, [sp, #-64]!
  4059ec:	mov	x29, sp
  4059f0:	stp	x19, x20, [sp, #16]
  4059f4:	adrp	x20, 417000 <ferror@plt+0x158b0>
  4059f8:	add	x20, x20, #0xdf0
  4059fc:	stp	x21, x22, [sp, #32]
  405a00:	adrp	x21, 417000 <ferror@plt+0x158b0>
  405a04:	add	x21, x21, #0xde8
  405a08:	sub	x20, x20, x21
  405a0c:	mov	w22, w0
  405a10:	stp	x23, x24, [sp, #48]
  405a14:	mov	x23, x1
  405a18:	mov	x24, x2
  405a1c:	bl	401398 <mbrtowc@plt-0x38>
  405a20:	cmp	xzr, x20, asr #3
  405a24:	b.eq	405a50 <ferror@plt+0x4300>  // b.none
  405a28:	asr	x20, x20, #3
  405a2c:	mov	x19, #0x0                   	// #0
  405a30:	ldr	x3, [x21, x19, lsl #3]
  405a34:	mov	x2, x24
  405a38:	add	x19, x19, #0x1
  405a3c:	mov	x1, x23
  405a40:	mov	w0, w22
  405a44:	blr	x3
  405a48:	cmp	x20, x19
  405a4c:	b.ne	405a30 <ferror@plt+0x42e0>  // b.any
  405a50:	ldp	x19, x20, [sp, #16]
  405a54:	ldp	x21, x22, [sp, #32]
  405a58:	ldp	x23, x24, [sp, #48]
  405a5c:	ldp	x29, x30, [sp], #64
  405a60:	ret
  405a64:	nop
  405a68:	ret
  405a6c:	nop
  405a70:	adrp	x2, 418000 <ferror@plt+0x168b0>
  405a74:	mov	x1, #0x0                   	// #0
  405a78:	ldr	x2, [x2, #464]
  405a7c:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405a80 <.fini>:
  405a80:	stp	x29, x30, [sp, #-16]!
  405a84:	mov	x29, sp
  405a88:	ldp	x29, x30, [sp], #16
  405a8c:	ret
