Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec 21 14:43:31 2018
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file aes7_wrapper_timing_summary_routed.rpt -pb aes7_wrapper_timing_summary_routed.pb -rpx aes7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.270        0.000                      0                 1511        0.066        0.000                      0                 1511        9.020        0.000                       0                   739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
clk_fpga_0  {0.000 10.000}         20.000          50.000          
clk_fpga_1  {0.000 1984.495}       3968.990        0.252           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.270        0.000                      0                 1498        0.066        0.000                      0                 1498        9.020        0.000                       0                   725  
clk_fpga_1       3907.377        0.000                      0                   13        0.272        0.000                      0                   13     1983.995        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.447ns (37.971%)  route 3.997ns (62.029%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.012     4.517    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.641 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.093     5.734    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.150     5.884 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.954     6.837    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.163 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.939     9.102    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.329     9.431 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.431    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    22.702    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.952ns (15.348%)  route 5.251ns (84.652%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.728     3.036    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          2.347     5.839    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.963 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axlen_cnt[3]_i_3/O
                         net (fo=3, routed)           1.384     7.347    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_2/O
                         net (fo=2, routed)           0.850     8.321    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3]_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.445 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_2/O
                         net (fo=3, routed)           0.670     9.115    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.239 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.239    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.500    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.031    22.652    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 0.952ns (15.361%)  route 5.246ns (84.639%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.728     3.036    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          2.347     5.839    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.963 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axlen_cnt[3]_i_3/O
                         net (fo=3, routed)           1.384     7.347    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_2/O
                         net (fo=2, routed)           0.850     8.321    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3]_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.445 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_2/O
                         net (fo=3, routed)           0.665     9.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.500    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.029    22.650    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.650    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.532ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.315ns (37.439%)  route 3.868ns (62.561%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.012     4.517    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.641 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.093     5.734    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.150     5.884 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.954     6.837    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.028 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.810     8.838    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.332     9.170 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.170    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    22.702    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                 13.532    

Slack (MET) :             13.588ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.952ns (15.792%)  route 5.076ns (84.208%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.728     3.036    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          2.347     5.839    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.963 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axlen_cnt[3]_i_3/O
                         net (fo=3, routed)           1.384     7.347    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_2/O
                         net (fo=2, routed)           0.845     8.316    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3]_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.500     8.940    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[3]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.064 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.064    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.500    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X15Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.031    22.652    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 13.588    

Slack (MET) :             13.600ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.331ns (38.127%)  route 3.783ns (61.873%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.012     4.517    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.641 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.093     5.734    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.150     5.884 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.954     6.837    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.051 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.724     8.776    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.325     9.101 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.101    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X7Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.505    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.075    22.701    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 13.600    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 2.403ns (39.927%)  route 3.616ns (60.073%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.012     4.517    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.641 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.093     5.734    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.150     5.884 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.954     6.837    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.557     8.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.306     9.006 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.006    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X7Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.505    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.029    22.655    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.952ns (15.983%)  route 5.004ns (84.017%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.728     3.036    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          2.347     5.839    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.963 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axlen_cnt[3]_i_3/O
                         net (fo=3, routed)           1.384     7.347    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.471 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_2/O
                         net (fo=2, routed)           0.850     8.321    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3]_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.445 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_2/O
                         net (fo=3, routed)           0.424     8.868    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]_0
    SLICE_X17Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.992 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.992    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[1]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.499    22.691    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y42         FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.031    22.651    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.336ns (39.078%)  route 3.642ns (60.922%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.012     4.517    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.641 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.093     5.734    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.150     5.884 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.954     6.837    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.328     7.165 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.049 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.583     8.633    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.332     8.965 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.965    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    22.702    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.827ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.196ns (22.622%)  route 4.091ns (77.378%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.678     2.986    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y38          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.419     3.405 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.639     5.044    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I1_O)        0.327     5.371 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          1.174     6.545    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.326     6.871 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.643     7.514    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124     7.638 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.635     8.273    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X8Y37          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         1.503    22.696    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y37          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.230    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    22.100    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 13.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y40          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.118     1.207    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.850     1.220    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.585     0.926    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.122    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X4Y45          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.056    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.788%)  route 0.249ns (57.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.249     1.314    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.359 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.359    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.253     1.318    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.363 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.363    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.854     1.224    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.253     1.318    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.363 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     1.363    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.343%)  route 0.233ns (58.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.233     1.321    aes7_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.893     1.263    aes7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    aes7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.585     0.926    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.114     1.167    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y44          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.072    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.213%)  route 0.277ns (59.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.277     1.342    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.387 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.387    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.566     0.907    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y46          FDSE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDSE (Prop_fdse_C_Q)         0.141     1.048 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=1, routed)           0.054     1.102    aes7_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[18]
    SLICE_X6Y46          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.834     1.204    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y46          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[13]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.076     0.996    aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.586     0.927    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y48          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=1, routed)           0.169     1.237    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X4Y45          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=725, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y45    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y41    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack     3907.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     1983.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3907.377ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.287ns (61.340%)  route 0.811ns (38.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 3971.756 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[3]/Q
                         net (fo=2, routed)           0.811     4.328    aes7_i/PWM_MODULE_0/U0/count_reg[3]
    SLICE_X41Y8          LUT2 (Prop_lut2_I1_O)        0.124     4.452 r  aes7_i/PWM_MODULE_0/U0/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.452    aes7_i/PWM_MODULE_0/U0/ltOp_carry_i_7_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.002 r  aes7_i/PWM_MODULE_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    aes7_i/PWM_MODULE_0/U0/ltOp_carry_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.159 r  aes7_i/PWM_MODULE_0/U0/ltOp_carry__0/CO[1]
                         net (fo=1, routed)           0.000     5.159    aes7_i/PWM_MODULE_0/U0/ltOp
    SLICE_X41Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.574  3971.756    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X41Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/L_reg/C
                         clock pessimism              0.269  3972.025    
                         clock uncertainty          -59.535  3912.490    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.046  3912.536    aes7_i/PWM_MODULE_0/U0/L_reg
  -------------------------------------------------------------------
                         required time                       3912.536    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                               3907.377    

Slack (MET) :             3907.409ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.560ns (74.938%)  route 0.522ns (25.062%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 3971.756 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.809 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.143 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.143    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_6
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.574  3971.756    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[9]/C
                         clock pessimism              0.269  3972.025    
                         clock uncertainty          -59.535  3912.490    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.062  3912.552    aes7_i/PWM_MODULE_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                               3907.409    

Slack (MET) :             3907.430ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.539ns (74.682%)  route 0.522ns (25.318%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 3971.756 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.809 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.122 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.122    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_4
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.574  3971.756    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[11]/C
                         clock pessimism              0.269  3972.025    
                         clock uncertainty          -59.535  3912.490    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.062  3912.552    aes7_i/PWM_MODULE_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                               3907.430    

Slack (MET) :             3907.504ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.465ns (73.739%)  route 0.522ns (26.261%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 3971.756 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.809 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.048 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.048    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_5
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.574  3971.756    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
                         clock pessimism              0.269  3972.025    
                         clock uncertainty          -59.535  3912.490    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.062  3912.552    aes7_i/PWM_MODULE_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                               3907.504    

Slack (MET) :             3907.520ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.449ns (73.526%)  route 0.522ns (26.474%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 3971.756 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.809 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.032 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.032    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_7
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.574  3971.756    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[8]/C
                         clock pessimism              0.269  3972.025    
                         clock uncertainty          -59.535  3912.490    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.062  3912.552    aes7_i/PWM_MODULE_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                               3907.520    

Slack (MET) :             3907.524ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.446ns (73.486%)  route 0.522ns (26.514%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 3971.757 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.029 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.029    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_6
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.575  3971.757    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[5]/C
                         clock pessimism              0.269  3972.026    
                         clock uncertainty          -59.535  3912.491    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.062  3912.553    aes7_i/PWM_MODULE_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                               3907.524    

Slack (MET) :             3907.545ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.425ns (73.200%)  route 0.522ns (26.800%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 3971.757 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.008 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.008    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_4
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.575  3971.757    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[7]/C
                         clock pessimism              0.269  3972.026    
                         clock uncertainty          -59.535  3912.491    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.062  3912.553    aes7_i/PWM_MODULE_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                               3907.545    

Slack (MET) :             3907.619ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.351ns (72.141%)  route 0.522ns (27.859%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 3971.757 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.934 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.934    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_5
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.575  3971.757    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
                         clock pessimism              0.269  3972.026    
                         clock uncertainty          -59.535  3912.491    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.062  3912.553    aes7_i/PWM_MODULE_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                               3907.619    

Slack (MET) :             3907.635ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 1.335ns (71.901%)  route 0.522ns (28.100%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 3971.757 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.522     4.039    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.163    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.695 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.695    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.918 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.918    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_7
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.575  3971.757    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
                         clock pessimism              0.269  3972.026    
                         clock uncertainty          -59.535  3912.491    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.062  3912.553    aes7_i/PWM_MODULE_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                       3912.552    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                               3907.635    

Slack (MET) :             3907.798ns  (required time - arrival time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3968.990ns  (clk_fpga_1 rise@3968.990ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.220ns (70.983%)  route 0.499ns (29.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 3971.757 - 3968.990 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      59.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    119.070ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.753     3.061    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.517 r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.499     4.016    aes7_i/PWM_MODULE_0/U0/count_reg[1]
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     4.780 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.780    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_4
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   3968.990  3968.990 r  
    PS7_X0Y0             PS7                          0.000  3968.990 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101  3970.091    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3970.182 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          1.575  3971.757    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
                         clock pessimism              0.294  3972.051    
                         clock uncertainty          -59.535  3912.516    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.062  3912.578    aes7_i/PWM_MODULE_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                       3912.578    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                               3907.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.321ns (83.409%)  route 0.064ns (16.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  aes7_i/PWM_MODULE_0/U0/count_reg[10]/Q
                         net (fo=2, routed)           0.064     1.136    aes7_i/PWM_MODULE_0/U0/count_reg[10]
    SLICE_X41Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.181 r  aes7_i/PWM_MODULE_0/U0/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.181    aes7_i/PWM_MODULE_0/U0/ltOp_carry__0_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.316 r  aes7_i/PWM_MODULE_0/U0/ltOp_carry__0/CO[1]
                         net (fo=1, routed)           0.000     1.316    aes7_i/PWM_MODULE_0/U0/ltOp
    SLICE_X41Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X41Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/L_reg/C
                         clock pessimism             -0.285     0.945    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.100     1.045    aes7_i/PWM_MODULE_0/U0/L_reg
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.205    aes7_i/PWM_MODULE_0/U0/count_reg[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.316 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_5
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.205    aes7_i/PWM_MODULE_0/U0/count_reg[6]
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.316 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.316    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_5
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.206    aes7_i/PWM_MODULE_0/U0/count_reg[2]
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.317 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.317    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_5
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.205    aes7_i/PWM_MODULE_0/U0/count_reg[10]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.349 r  aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.349    aes7_i/PWM_MODULE_0/U0/count_reg[8]_i_1_n_4
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y9          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[11]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.205    aes7_i/PWM_MODULE_0/U0/count_reg[6]
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.349 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.349    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_4
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[7]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.206    aes7_i/PWM_MODULE_0/U0/count_reg[2]
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.350 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.350    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_4
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.183     1.255    aes7_i/PWM_MODULE_0/U0/count_reg[1]
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.365 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.365    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_6
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  aes7_i/PWM_MODULE_0/U0/count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.257    aes7_i/PWM_MODULE_0/U0/count_reg[0]
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.302 r  aes7_i/PWM_MODULE_0/U0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.302    aes7_i/PWM_MODULE_0/U0/count[0]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.372 r  aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.372    aes7_i/PWM_MODULE_0/U0/count_reg[0]_i_1_n_7
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y7          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Destination:            aes7_i/PWM_MODULE_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@1984.495ns period=3968.990ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.591     0.932    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/Q
                         net (fo=2, routed)           0.188     1.260    aes7_i/PWM_MODULE_0/U0/count_reg[4]
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.375 r  aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.375    aes7_i/PWM_MODULE_0/U0/count_reg[4]_i_1_n_7
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=13, routed)          0.860     1.230    aes7_i/PWM_MODULE_0/U0/CLK
    SLICE_X40Y8          FDRE                                         r  aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.105     1.037    aes7_i/PWM_MODULE_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 1984.495 }
Period(ns):         3968.990
Sources:            { aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         3968.990    3966.835   BUFGCTRL_X0Y1  aes7_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X41Y9    aes7_i/PWM_MODULE_0/U0/L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y8    aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3968.990    3967.990   SLICE_X40Y8    aes7_i/PWM_MODULE_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X41Y9    aes7_i/PWM_MODULE_0/U0/L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y8    aes7_i/PWM_MODULE_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y8    aes7_i/PWM_MODULE_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y8    aes7_i/PWM_MODULE_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X41Y9    aes7_i/PWM_MODULE_0/U0/L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X41Y9    aes7_i/PWM_MODULE_0/U0/L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y7    aes7_i/PWM_MODULE_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1984.495    1983.995   SLICE_X40Y9    aes7_i/PWM_MODULE_0/U0/count_reg[11]/C



