//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_50
.address_size 64

	// .globl	solve_row_multiblock_float

.visible .entry solve_row_multiblock_float(
	.param .u32 solve_row_multiblock_float_param_0,
	.param .u64 solve_row_multiblock_float_param_1,
	.param .u64 solve_row_multiblock_float_param_2,
	.param .u64 solve_row_multiblock_float_param_3,
	.param .u64 solve_row_multiblock_float_param_4,
	.param .u64 solve_row_multiblock_float_param_5,
	.param .u64 solve_row_multiblock_float_param_6,
	.param .u64 solve_row_multiblock_float_param_7,
	.param .u8 solve_row_multiblock_float_param_8
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<40>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<74>;


	ld.param.u32 	%r17, [solve_row_multiblock_float_param_0];
	ld.param.u64 	%rd10, [solve_row_multiblock_float_param_1];
	ld.param.u64 	%rd5, [solve_row_multiblock_float_param_2];
	ld.param.u64 	%rd6, [solve_row_multiblock_float_param_3];
	ld.param.u64 	%rd7, [solve_row_multiblock_float_param_4];
	ld.param.u64 	%rd8, [solve_row_multiblock_float_param_5];
	ld.param.u64 	%rd9, [solve_row_multiblock_float_param_7];
	ld.param.s8 	%rs1, [solve_row_multiblock_float_param_8];
	cvta.to.global.u64 	%rd11, %rd10;
	mul.wide.u32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %ntid.x;
	ld.global.u32 	%r20, [%rd13];
	mad.lo.s32 	%r21, %r18, %r19, %r20;
	mov.u32 	%r22, %tid.x;
	add.s32 	%r1, %r21, %r22;
	add.s32 	%r23, %r17, 1;
	mul.wide.u32 	%rd14, %r23, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.u32 	%r24, [%rd15];
	setp.ge.u32	%p1, %r1, %r24;
	@%p1 bra 	BB0_11;

	cvta.to.global.u64 	%rd16, %rd6;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r25, [%rd19];
	cvt.u64.u32	%rd1, %r25;
	mul.wide.u32 	%rd20, %r25, 4;
	add.s64 	%rd21, %rd16, %rd20;
	add.s32 	%r26, %r25, 1;
	mul.wide.u32 	%rd22, %r26, 4;
	add.s64 	%rd23, %rd16, %rd22;
	ld.global.u32 	%r27, [%rd23];
	add.s32 	%r28, %r27, -1;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	selp.u32	%r2, 1, 0, %p2;
	ld.global.u32 	%r3, [%rd21];
	add.s32 	%r43, %r3, %r2;
	setp.ne.s16	%p3, %rs2, 0;
	selp.b32	%r29, -1, 0, %p3;
	add.s32 	%r5, %r27, %r29;
	selp.b32	%r6, %r3, %r28, %p2;
	mov.f32 	%f39, 0f00000000;
	setp.ge.u32	%p4, %r43, %r5;
	@%p4 bra 	BB0_10;

	sub.s32 	%r30, %r5, %r3;
	sub.s32 	%r7, %r30, %r2;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p5, %r8, 0;
	mov.f32 	%f39, 0f00000000;
	@%p5 bra 	BB0_8;

	setp.eq.s32	%p6, %r8, 1;
	mov.f32 	%f36, 0f00000000;
	@%p6 bra 	BB0_7;

	setp.eq.s32	%p7, %r8, 2;
	mov.f32 	%f35, 0f00000000;
	@%p7 bra 	BB0_6;

	cvta.to.global.u64 	%rd24, %rd8;
	mul.wide.u32 	%rd25, %r43, 4;
	add.s64 	%rd26, %rd24, %rd25;
	cvta.to.global.u64 	%rd27, %rd7;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.u32 	%r31, [%rd28];
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.u32 	%rd30, %r31, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.f32 	%f14, [%rd31];
	ld.global.f32 	%f15, [%rd26];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	add.s32 	%r43, %r43, 1;

BB0_6:
	cvta.to.global.u64 	%rd32, %rd8;
	mul.wide.u32 	%rd33, %r43, 4;
	add.s64 	%rd34, %rd32, %rd33;
	cvta.to.global.u64 	%rd35, %rd7;
	add.s64 	%rd36, %rd35, %rd33;
	ld.global.u32 	%r32, [%rd36];
	cvta.to.global.u64 	%rd37, %rd9;
	mul.wide.u32 	%rd38, %r32, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.f32 	%f16, [%rd39];
	ld.global.f32 	%f17, [%rd34];
	fma.rn.f32 	%f36, %f17, %f16, %f35;
	add.s32 	%r43, %r43, 1;

BB0_7:
	cvta.to.global.u64 	%rd40, %rd8;
	mul.wide.u32 	%rd41, %r43, 4;
	add.s64 	%rd42, %rd40, %rd41;
	cvta.to.global.u64 	%rd43, %rd7;
	add.s64 	%rd44, %rd43, %rd41;
	ld.global.u32 	%r33, [%rd44];
	cvta.to.global.u64 	%rd45, %rd9;
	mul.wide.u32 	%rd46, %r33, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f18, [%rd47];
	ld.global.f32 	%f19, [%rd42];
	fma.rn.f32 	%f39, %f19, %f18, %f36;
	add.s32 	%r43, %r43, 1;

BB0_8:
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd9;
	cvta.to.global.u64 	%rd4, %rd8;
	setp.lt.u32	%p8, %r7, 4;
	@%p8 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd48, %r43, 4;
	add.s64 	%rd49, %rd4, %rd48;
	add.s64 	%rd50, %rd2, %rd48;
	ld.global.u32 	%r34, [%rd50];
	mul.wide.u32 	%rd51, %r34, 4;
	add.s64 	%rd52, %rd3, %rd51;
	ld.global.f32 	%f20, [%rd52];
	ld.global.f32 	%f21, [%rd49];
	fma.rn.f32 	%f22, %f21, %f20, %f39;
	add.s32 	%r35, %r43, 1;
	mul.wide.u32 	%rd53, %r35, 4;
	add.s64 	%rd54, %rd4, %rd53;
	add.s64 	%rd55, %rd2, %rd53;
	ld.global.u32 	%r36, [%rd55];
	mul.wide.u32 	%rd56, %r36, 4;
	add.s64 	%rd57, %rd3, %rd56;
	ld.global.f32 	%f23, [%rd57];
	ld.global.f32 	%f24, [%rd54];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	add.s32 	%r37, %r43, 2;
	mul.wide.u32 	%rd58, %r37, 4;
	add.s64 	%rd59, %rd4, %rd58;
	add.s64 	%rd60, %rd2, %rd58;
	ld.global.u32 	%r38, [%rd60];
	mul.wide.u32 	%rd61, %r38, 4;
	add.s64 	%rd62, %rd3, %rd61;
	ld.global.f32 	%f26, [%rd62];
	ld.global.f32 	%f27, [%rd59];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	add.s32 	%r39, %r43, 3;
	mul.wide.u32 	%rd63, %r39, 4;
	add.s64 	%rd64, %rd4, %rd63;
	add.s64 	%rd65, %rd2, %rd63;
	ld.global.u32 	%r40, [%rd65];
	mul.wide.u32 	%rd66, %r40, 4;
	add.s64 	%rd67, %rd3, %rd66;
	ld.global.f32 	%f29, [%rd67];
	ld.global.f32 	%f30, [%rd64];
	fma.rn.f32 	%f39, %f30, %f29, %f28;
	add.s32 	%r43, %r43, 4;
	setp.lt.u32	%p9, %r43, %r5;
	@%p9 bra 	BB0_9;

BB0_10:
	cvta.to.global.u64 	%rd68, %rd9;
	shl.b64 	%rd69, %rd1, 2;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.f32 	%f31, [%rd70];
	sub.f32 	%f32, %f31, %f39;
	st.global.f32 	[%rd70], %f32;
	cvta.to.global.u64 	%rd71, %rd8;
	mul.wide.u32 	%rd72, %r6, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.f32 	%f33, [%rd73];
	div.rn.f32 	%f34, %f32, %f33;
	st.global.f32 	[%rd70], %f34;

BB0_11:
	ret;
}

	// .globl	solve_row_multiblock_double
.visible .entry solve_row_multiblock_double(
	.param .u32 solve_row_multiblock_double_param_0,
	.param .u64 solve_row_multiblock_double_param_1,
	.param .u64 solve_row_multiblock_double_param_2,
	.param .u64 solve_row_multiblock_double_param_3,
	.param .u64 solve_row_multiblock_double_param_4,
	.param .u64 solve_row_multiblock_double_param_5,
	.param .u64 solve_row_multiblock_double_param_6,
	.param .u64 solve_row_multiblock_double_param_7,
	.param .u8 solve_row_multiblock_double_param_8
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<45>;
	.reg .f64 	%fd<40>;
	.reg .b64 	%rd<81>;


	ld.param.u32 	%r17, [solve_row_multiblock_double_param_0];
	ld.param.u64 	%rd10, [solve_row_multiblock_double_param_1];
	ld.param.u64 	%rd5, [solve_row_multiblock_double_param_2];
	ld.param.u64 	%rd6, [solve_row_multiblock_double_param_3];
	ld.param.u64 	%rd7, [solve_row_multiblock_double_param_4];
	ld.param.u64 	%rd8, [solve_row_multiblock_double_param_5];
	ld.param.u64 	%rd9, [solve_row_multiblock_double_param_7];
	ld.param.s8 	%rs1, [solve_row_multiblock_double_param_8];
	cvta.to.global.u64 	%rd11, %rd10;
	mul.wide.u32 	%rd12, %r17, 4;
	add.s64 	%rd13, %rd11, %rd12;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %ntid.x;
	ld.global.u32 	%r20, [%rd13];
	mad.lo.s32 	%r21, %r18, %r19, %r20;
	mov.u32 	%r22, %tid.x;
	add.s32 	%r1, %r21, %r22;
	add.s32 	%r23, %r17, 1;
	mul.wide.u32 	%rd14, %r23, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.u32 	%r24, [%rd15];
	setp.ge.u32	%p1, %r1, %r24;
	@%p1 bra 	BB1_11;

	cvta.to.global.u64 	%rd16, %rd6;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r25, [%rd19];
	cvt.u64.u32	%rd1, %r25;
	mul.wide.u32 	%rd20, %r25, 4;
	add.s64 	%rd21, %rd16, %rd20;
	add.s32 	%r26, %r25, 1;
	mul.wide.u32 	%rd22, %r26, 4;
	add.s64 	%rd23, %rd16, %rd22;
	ld.global.u32 	%r27, [%rd23];
	add.s32 	%r28, %r27, -1;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	selp.u32	%r2, 1, 0, %p2;
	ld.global.u32 	%r3, [%rd21];
	add.s32 	%r43, %r3, %r2;
	setp.ne.s16	%p3, %rs2, 0;
	selp.b32	%r29, -1, 0, %p3;
	add.s32 	%r5, %r27, %r29;
	selp.b32	%r6, %r3, %r28, %p2;
	mov.f64 	%fd39, 0d0000000000000000;
	setp.ge.u32	%p4, %r43, %r5;
	@%p4 bra 	BB1_10;

	sub.s32 	%r30, %r5, %r3;
	sub.s32 	%r7, %r30, %r2;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p5, %r8, 0;
	mov.f64 	%fd39, 0d0000000000000000;
	@%p5 bra 	BB1_8;

	setp.eq.s32	%p6, %r8, 1;
	mov.f64 	%fd36, 0d0000000000000000;
	@%p6 bra 	BB1_7;

	setp.eq.s32	%p7, %r8, 2;
	mov.f64 	%fd35, 0d0000000000000000;
	@%p7 bra 	BB1_6;

	cvta.to.global.u64 	%rd24, %rd8;
	mul.wide.u32 	%rd25, %r43, 8;
	add.s64 	%rd26, %rd24, %rd25;
	cvta.to.global.u64 	%rd27, %rd7;
	mul.wide.u32 	%rd28, %r43, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%r31, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	mul.wide.u32 	%rd31, %r31, 8;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.f64 	%fd14, [%rd32];
	ld.global.f64 	%fd15, [%rd26];
	fma.rn.f64 	%fd35, %fd15, %fd14, 0d0000000000000000;
	add.s32 	%r43, %r43, 1;

BB1_6:
	cvta.to.global.u64 	%rd33, %rd8;
	mul.wide.u32 	%rd34, %r43, 8;
	add.s64 	%rd35, %rd33, %rd34;
	cvta.to.global.u64 	%rd36, %rd7;
	mul.wide.u32 	%rd37, %r43, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.u32 	%r32, [%rd38];
	cvta.to.global.u64 	%rd39, %rd9;
	mul.wide.u32 	%rd40, %r32, 8;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.f64 	%fd16, [%rd41];
	ld.global.f64 	%fd17, [%rd35];
	fma.rn.f64 	%fd36, %fd17, %fd16, %fd35;
	add.s32 	%r43, %r43, 1;

BB1_7:
	cvta.to.global.u64 	%rd42, %rd8;
	mul.wide.u32 	%rd43, %r43, 8;
	add.s64 	%rd44, %rd42, %rd43;
	cvta.to.global.u64 	%rd45, %rd7;
	mul.wide.u32 	%rd46, %r43, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.u32 	%r33, [%rd47];
	cvta.to.global.u64 	%rd48, %rd9;
	mul.wide.u32 	%rd49, %r33, 8;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f64 	%fd18, [%rd50];
	ld.global.f64 	%fd19, [%rd44];
	fma.rn.f64 	%fd39, %fd19, %fd18, %fd36;
	add.s32 	%r43, %r43, 1;

BB1_8:
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd9;
	cvta.to.global.u64 	%rd4, %rd8;
	setp.lt.u32	%p8, %r7, 4;
	@%p8 bra 	BB1_10;

BB1_9:
	mul.wide.u32 	%rd51, %r43, 8;
	add.s64 	%rd52, %rd4, %rd51;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.u32 	%r34, [%rd54];
	mul.wide.u32 	%rd55, %r34, 8;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.f64 	%fd20, [%rd56];
	ld.global.f64 	%fd21, [%rd52];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd39;
	add.s32 	%r35, %r43, 1;
	mul.wide.u32 	%rd57, %r35, 8;
	add.s64 	%rd58, %rd4, %rd57;
	mul.wide.u32 	%rd59, %r35, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.u32 	%r36, [%rd60];
	mul.wide.u32 	%rd61, %r36, 8;
	add.s64 	%rd62, %rd3, %rd61;
	ld.global.f64 	%fd23, [%rd62];
	ld.global.f64 	%fd24, [%rd58];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd22;
	add.s32 	%r37, %r43, 2;
	mul.wide.u32 	%rd63, %r37, 8;
	add.s64 	%rd64, %rd4, %rd63;
	mul.wide.u32 	%rd65, %r37, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.u32 	%r38, [%rd66];
	mul.wide.u32 	%rd67, %r38, 8;
	add.s64 	%rd68, %rd3, %rd67;
	ld.global.f64 	%fd26, [%rd68];
	ld.global.f64 	%fd27, [%rd64];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd25;
	add.s32 	%r39, %r43, 3;
	mul.wide.u32 	%rd69, %r39, 8;
	add.s64 	%rd70, %rd4, %rd69;
	mul.wide.u32 	%rd71, %r39, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.u32 	%r40, [%rd72];
	mul.wide.u32 	%rd73, %r40, 8;
	add.s64 	%rd74, %rd3, %rd73;
	ld.global.f64 	%fd29, [%rd74];
	ld.global.f64 	%fd30, [%rd70];
	fma.rn.f64 	%fd39, %fd30, %fd29, %fd28;
	add.s32 	%r43, %r43, 4;
	setp.lt.u32	%p9, %r43, %r5;
	@%p9 bra 	BB1_9;

BB1_10:
	cvta.to.global.u64 	%rd75, %rd9;
	shl.b64 	%rd76, %rd1, 3;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.f64 	%fd31, [%rd77];
	sub.f64 	%fd32, %fd31, %fd39;
	st.global.f64 	[%rd77], %fd32;
	cvta.to.global.u64 	%rd78, %rd8;
	mul.wide.u32 	%rd79, %r6, 8;
	add.s64 	%rd80, %rd78, %rd79;
	ld.global.f64 	%fd33, [%rd80];
	div.rn.f64 	%fd34, %fd32, %fd33;
	st.global.f64 	[%rd77], %fd34;

BB1_11:
	ret;
}

	// .globl	solve_chain_float
.visible .entry solve_chain_float(
	.param .u32 solve_chain_float_param_0,
	.param .u32 solve_chain_float_param_1,
	.param .u64 solve_chain_float_param_2,
	.param .u64 solve_chain_float_param_3,
	.param .u64 solve_chain_float_param_4,
	.param .u64 solve_chain_float_param_5,
	.param .u64 solve_chain_float_param_6,
	.param .u64 solve_chain_float_param_7,
	.param .u64 solve_chain_float_param_8,
	.param .u8 solve_chain_float_param_9
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<40>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;


	ld.param.u32 	%r41, [solve_chain_float_param_0];
	ld.param.u32 	%r23, [solve_chain_float_param_1];
	ld.param.u64 	%rd8, [solve_chain_float_param_2];
	ld.param.u64 	%rd9, [solve_chain_float_param_3];
	ld.param.u64 	%rd10, [solve_chain_float_param_4];
	ld.param.u64 	%rd11, [solve_chain_float_param_5];
	ld.param.u64 	%rd12, [solve_chain_float_param_6];
	ld.param.u64 	%rd13, [solve_chain_float_param_8];
	ld.param.s8 	%rs1, [solve_chain_float_param_9];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd12;
	cvta.to.global.u64 	%rd3, %rd13;
	setp.ge.u32	%p1, %r41, %r23;
	@%p1 bra 	BB2_14;

	cvta.to.global.u64 	%rd4, %rd10;
	cvta.to.global.u64 	%rd5, %rd8;
	mov.u32 	%r1, %tid.x;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	selp.u32	%r2, 1, 0, %p2;
	setp.ne.s16	%p3, %rs2, 0;
	selp.b32	%r3, -1, 0, %p3;
	sub.s32 	%r4, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd9;

BB2_2:
	mul.wide.u32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd5, %rd14;
	add.s32 	%r41, %r41, 1;
	mul.wide.u32 	%rd16, %r41, 4;
	add.s64 	%rd17, %rd5, %rd16;
	ld.global.u32 	%r24, [%rd15];
	add.s32 	%r7, %r1, %r24;
	ld.global.u32 	%r25, [%rd17];
	setp.ge.u32	%p4, %r7, %r25;
	@%p4 bra 	BB2_13;

	mul.wide.u32 	%rd18, %r7, 4;
	add.s64 	%rd19, %rd6, %rd18;
	ld.global.u32 	%r26, [%rd19];
	cvt.u64.u32	%rd7, %r26;
	mul.wide.u32 	%rd20, %r26, 4;
	add.s64 	%rd21, %rd4, %rd20;
	add.s32 	%r27, %r26, 1;
	mul.wide.u32 	%rd22, %r27, 4;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.u32 	%r8, [%rd23];
	ld.global.u32 	%r9, [%rd21];
	add.s32 	%r10, %r9, %r2;
	add.s32 	%r11, %r8, %r3;
	mov.f32 	%f39, 0f00000000;
	setp.ge.u32	%p5, %r10, %r11;
	@%p5 bra 	BB2_12;

	add.s32 	%r28, %r4, %r8;
	sub.s32 	%r12, %r28, %r9;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p6, %r13, 0;
	mov.f32 	%f39, 0f00000000;
	@%p6 bra 	BB2_10;

	setp.eq.s32	%p7, %r13, 1;
	mov.f32 	%f36, 0f00000000;
	@%p7 bra 	BB2_9;

	setp.eq.s32	%p8, %r13, 2;
	mov.f32 	%f35, 0f00000000;
	@%p8 bra 	BB2_8;

	mul.wide.u32 	%rd24, %r10, 4;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd1, %rd24;
	ld.global.u32 	%r29, [%rd26];
	mul.wide.u32 	%rd27, %r29, 4;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.f32 	%f14, [%rd28];
	ld.global.f32 	%f15, [%rd25];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	add.s32 	%r10, %r10, 1;

BB2_8:
	mul.wide.u32 	%rd29, %r10, 4;
	add.s64 	%rd30, %rd2, %rd29;
	add.s64 	%rd31, %rd1, %rd29;
	ld.global.u32 	%r30, [%rd31];
	mul.wide.u32 	%rd32, %r30, 4;
	add.s64 	%rd33, %rd3, %rd32;
	ld.global.f32 	%f16, [%rd33];
	ld.global.f32 	%f17, [%rd30];
	fma.rn.f32 	%f36, %f17, %f16, %f35;
	add.s32 	%r10, %r10, 1;

BB2_9:
	mul.wide.u32 	%rd34, %r10, 4;
	add.s64 	%rd35, %rd2, %rd34;
	add.s64 	%rd36, %rd1, %rd34;
	ld.global.u32 	%r31, [%rd36];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.f32 	%f18, [%rd38];
	ld.global.f32 	%f19, [%rd35];
	fma.rn.f32 	%f39, %f19, %f18, %f36;
	add.s32 	%r10, %r10, 1;

BB2_10:
	setp.lt.u32	%p9, %r12, 4;
	@%p9 bra 	BB2_12;

BB2_11:
	mul.wide.u32 	%rd39, %r10, 4;
	add.s64 	%rd40, %rd2, %rd39;
	add.s64 	%rd41, %rd1, %rd39;
	ld.global.u32 	%r32, [%rd41];
	mul.wide.u32 	%rd42, %r32, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.global.f32 	%f20, [%rd43];
	ld.global.f32 	%f21, [%rd40];
	fma.rn.f32 	%f22, %f21, %f20, %f39;
	add.s32 	%r33, %r10, 1;
	mul.wide.u32 	%rd44, %r33, 4;
	add.s64 	%rd45, %rd2, %rd44;
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.u32 	%r34, [%rd46];
	mul.wide.u32 	%rd47, %r34, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.global.f32 	%f23, [%rd48];
	ld.global.f32 	%f24, [%rd45];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	add.s32 	%r35, %r10, 2;
	mul.wide.u32 	%rd49, %r35, 4;
	add.s64 	%rd50, %rd2, %rd49;
	add.s64 	%rd51, %rd1, %rd49;
	ld.global.u32 	%r36, [%rd51];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.f32 	%f26, [%rd53];
	ld.global.f32 	%f27, [%rd50];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	add.s32 	%r37, %r10, 3;
	mul.wide.u32 	%rd54, %r37, 4;
	add.s64 	%rd55, %rd2, %rd54;
	add.s64 	%rd56, %rd1, %rd54;
	ld.global.u32 	%r38, [%rd56];
	mul.wide.u32 	%rd57, %r38, 4;
	add.s64 	%rd58, %rd3, %rd57;
	ld.global.f32 	%f29, [%rd58];
	ld.global.f32 	%f30, [%rd55];
	fma.rn.f32 	%f39, %f30, %f29, %f28;
	add.s32 	%r10, %r10, 4;
	setp.lt.u32	%p10, %r10, %r11;
	@%p10 bra 	BB2_11;

BB2_12:
	shl.b64 	%rd59, %rd7, 2;
	add.s64 	%rd60, %rd3, %rd59;
	ld.global.f32 	%f31, [%rd60];
	sub.f32 	%f32, %f31, %f39;
	st.global.f32 	[%rd60], %f32;
	add.s32 	%r39, %r8, -1;
	selp.b32	%r40, %r9, %r39, %p2;
	mul.wide.u32 	%rd61, %r40, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.f32 	%f33, [%rd62];
	div.rn.f32 	%f34, %f32, %f33;
	st.global.f32 	[%rd60], %f34;

BB2_13:
	bar.sync 	0;
	setp.lt.u32	%p12, %r41, %r23;
	@%p12 bra 	BB2_2;

BB2_14:
	ret;
}

	// .globl	solve_chain_double
.visible .entry solve_chain_double(
	.param .u32 solve_chain_double_param_0,
	.param .u32 solve_chain_double_param_1,
	.param .u64 solve_chain_double_param_2,
	.param .u64 solve_chain_double_param_3,
	.param .u64 solve_chain_double_param_4,
	.param .u64 solve_chain_double_param_5,
	.param .u64 solve_chain_double_param_6,
	.param .u64 solve_chain_double_param_7,
	.param .u64 solve_chain_double_param_8,
	.param .u8 solve_chain_double_param_9
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<46>;
	.reg .f64 	%fd<40>;
	.reg .b64 	%rd<70>;


	ld.param.u32 	%r41, [solve_chain_double_param_0];
	ld.param.u32 	%r23, [solve_chain_double_param_1];
	ld.param.u64 	%rd8, [solve_chain_double_param_2];
	ld.param.u64 	%rd9, [solve_chain_double_param_3];
	ld.param.u64 	%rd10, [solve_chain_double_param_4];
	ld.param.u64 	%rd11, [solve_chain_double_param_5];
	ld.param.u64 	%rd12, [solve_chain_double_param_6];
	ld.param.u64 	%rd13, [solve_chain_double_param_8];
	ld.param.s8 	%rs1, [solve_chain_double_param_9];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd12;
	cvta.to.global.u64 	%rd3, %rd13;
	setp.ge.u32	%p1, %r41, %r23;
	@%p1 bra 	BB3_14;

	cvta.to.global.u64 	%rd4, %rd10;
	cvta.to.global.u64 	%rd5, %rd8;
	mov.u32 	%r1, %tid.x;
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p2, %rs2, 0;
	selp.u32	%r2, 1, 0, %p2;
	setp.ne.s16	%p3, %rs2, 0;
	selp.b32	%r3, -1, 0, %p3;
	sub.s32 	%r4, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd9;

BB3_2:
	mul.wide.u32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd5, %rd14;
	add.s32 	%r41, %r41, 1;
	mul.wide.u32 	%rd16, %r41, 4;
	add.s64 	%rd17, %rd5, %rd16;
	ld.global.u32 	%r24, [%rd15];
	add.s32 	%r7, %r1, %r24;
	ld.global.u32 	%r25, [%rd17];
	setp.ge.u32	%p4, %r7, %r25;
	@%p4 bra 	BB3_13;

	mul.wide.u32 	%rd18, %r7, 4;
	add.s64 	%rd19, %rd6, %rd18;
	ld.global.u32 	%r26, [%rd19];
	cvt.u64.u32	%rd7, %r26;
	mul.wide.u32 	%rd20, %r26, 4;
	add.s64 	%rd21, %rd4, %rd20;
	add.s32 	%r27, %r26, 1;
	mul.wide.u32 	%rd22, %r27, 4;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.u32 	%r8, [%rd23];
	ld.global.u32 	%r9, [%rd21];
	add.s32 	%r10, %r9, %r2;
	add.s32 	%r11, %r8, %r3;
	mov.f64 	%fd39, 0d0000000000000000;
	setp.ge.u32	%p5, %r10, %r11;
	@%p5 bra 	BB3_12;

	add.s32 	%r28, %r4, %r8;
	sub.s32 	%r12, %r28, %r9;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p6, %r13, 0;
	mov.f64 	%fd39, 0d0000000000000000;
	@%p6 bra 	BB3_10;

	setp.eq.s32	%p7, %r13, 1;
	mov.f64 	%fd36, 0d0000000000000000;
	@%p7 bra 	BB3_9;

	setp.eq.s32	%p8, %r13, 2;
	mov.f64 	%fd35, 0d0000000000000000;
	@%p8 bra 	BB3_8;

	mul.wide.u32 	%rd24, %r10, 8;
	add.s64 	%rd25, %rd2, %rd24;
	mul.wide.u32 	%rd26, %r10, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.u32 	%r29, [%rd27];
	mul.wide.u32 	%rd28, %r29, 8;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.f64 	%fd14, [%rd29];
	ld.global.f64 	%fd15, [%rd25];
	fma.rn.f64 	%fd35, %fd15, %fd14, 0d0000000000000000;
	add.s32 	%r10, %r10, 1;

BB3_8:
	mul.wide.u32 	%rd30, %r10, 8;
	add.s64 	%rd31, %rd2, %rd30;
	mul.wide.u32 	%rd32, %r10, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u32 	%r30, [%rd33];
	mul.wide.u32 	%rd34, %r30, 8;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.f64 	%fd16, [%rd35];
	ld.global.f64 	%fd17, [%rd31];
	fma.rn.f64 	%fd36, %fd17, %fd16, %fd35;
	add.s32 	%r10, %r10, 1;

BB3_9:
	mul.wide.u32 	%rd36, %r10, 8;
	add.s64 	%rd37, %rd2, %rd36;
	mul.wide.u32 	%rd38, %r10, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.u32 	%r31, [%rd39];
	mul.wide.u32 	%rd40, %r31, 8;
	add.s64 	%rd41, %rd3, %rd40;
	ld.global.f64 	%fd18, [%rd41];
	ld.global.f64 	%fd19, [%rd37];
	fma.rn.f64 	%fd39, %fd19, %fd18, %fd36;
	add.s32 	%r10, %r10, 1;

BB3_10:
	setp.lt.u32	%p9, %r12, 4;
	@%p9 bra 	BB3_12;

BB3_11:
	mul.wide.u32 	%rd42, %r10, 8;
	add.s64 	%rd43, %rd2, %rd42;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u32 	%r32, [%rd45];
	mul.wide.u32 	%rd46, %r32, 8;
	add.s64 	%rd47, %rd3, %rd46;
	ld.global.f64 	%fd20, [%rd47];
	ld.global.f64 	%fd21, [%rd43];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd39;
	add.s32 	%r33, %r10, 1;
	mul.wide.u32 	%rd48, %r33, 8;
	add.s64 	%rd49, %rd2, %rd48;
	mul.wide.u32 	%rd50, %r33, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u32 	%r34, [%rd51];
	mul.wide.u32 	%rd52, %r34, 8;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.f64 	%fd23, [%rd53];
	ld.global.f64 	%fd24, [%rd49];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd22;
	add.s32 	%r35, %r10, 2;
	mul.wide.u32 	%rd54, %r35, 8;
	add.s64 	%rd55, %rd2, %rd54;
	mul.wide.u32 	%rd56, %r35, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.u32 	%r36, [%rd57];
	mul.wide.u32 	%rd58, %r36, 8;
	add.s64 	%rd59, %rd3, %rd58;
	ld.global.f64 	%fd26, [%rd59];
	ld.global.f64 	%fd27, [%rd55];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd25;
	add.s32 	%r37, %r10, 3;
	mul.wide.u32 	%rd60, %r37, 8;
	add.s64 	%rd61, %rd2, %rd60;
	mul.wide.u32 	%rd62, %r37, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.global.u32 	%r38, [%rd63];
	mul.wide.u32 	%rd64, %r38, 8;
	add.s64 	%rd65, %rd3, %rd64;
	ld.global.f64 	%fd29, [%rd65];
	ld.global.f64 	%fd30, [%rd61];
	fma.rn.f64 	%fd39, %fd30, %fd29, %fd28;
	add.s32 	%r10, %r10, 4;
	setp.lt.u32	%p10, %r10, %r11;
	@%p10 bra 	BB3_11;

BB3_12:
	shl.b64 	%rd66, %rd7, 3;
	add.s64 	%rd67, %rd3, %rd66;
	ld.global.f64 	%fd31, [%rd67];
	sub.f64 	%fd32, %fd31, %fd39;
	st.global.f64 	[%rd67], %fd32;
	add.s32 	%r39, %r8, -1;
	selp.b32	%r40, %r9, %r39, %p2;
	mul.wide.u32 	%rd68, %r40, 8;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.f64 	%fd33, [%rd69];
	div.rn.f64 	%fd34, %fd32, %fd33;
	st.global.f64 	[%rd67], %fd34;

BB3_13:
	bar.sync 	0;
	setp.lt.u32	%p12, %r41, %r23;
	@%p12 bra 	BB3_2;

BB3_14:
	ret;
}


