
---------- Begin Simulation Statistics ----------
final_tick                               2032142000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80694                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702260                       # Number of bytes of host memory used
host_op_rate                                    80954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29184.40                       # Real time elapsed on the host
host_tick_rate                               69631104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354998322                       # Number of instructions simulated
sim_ops                                    2362607223                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032142                       # Number of seconds simulated
sim_ticks                                2032142000500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.798834                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              306440614                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           349025837                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31416671                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463798221                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39498769                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40160826                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          662057                       # Number of indirect misses.
system.cpu0.branchPred.lookups              597443551                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3960244                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17734764                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555052269                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60304145                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      128925641                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224916419                       # Number of instructions committed
system.cpu0.commit.committedOps            2228723566                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3730284983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.597467                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.353150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2651307516     71.08%     71.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    643438730     17.25%     88.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    148119371      3.97%     92.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    150341153      4.03%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     47398039      1.27%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15400842      0.41%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8833200      0.24%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5141987      0.14%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60304145      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3730284983                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44166898                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151022796                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691566781                       # Number of loads committed
system.cpu0.commit.membars                    7608877                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608883      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238842523     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695368635     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264783993     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228723566                       # Class of committed instruction
system.cpu0.commit.refs                     960152656                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224916419                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228723566                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.822469                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.822469                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            750465611                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13695895                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           299329914                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2396385999                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1347469088                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1632662721                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17751008                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             20126089                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11176292                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  597443551                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                405570318                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2406189675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12595355                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2437123688                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               62865860                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147341                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1321901848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         345939383                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601041                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3759524720                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.649266                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907677                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2045411316     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1266672543     33.69%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               235028771      6.25%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168971970      4.49%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32443953      0.86%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6082697      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1105705      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807342      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3759524720                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      295316051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18334846                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566687125                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.576335                       # Inst execution rate
system.cpu0.iew.exec_refs                  1034972551                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275455525                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              589174387                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            757230555                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8836380                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277398942                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2357595880                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            759517026                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17439520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2336946822                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2977264                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12565864                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17751008                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19983277                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       320202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37914107                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       103389                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16857                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8770191                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     65663774                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8813067                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16857                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2017035                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16317811                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1046293075                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2312921033                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838473                       # average fanout of values written-back
system.cpu0.iew.wb_producers                877288326                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.570410                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2313187700                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2851301592                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1487710384                       # number of integer regfile writes
system.cpu0.ipc                              0.548706                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548706                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611767      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1285003424     54.58%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649546      0.79%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802421      0.16%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           767224344     32.59%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272094788     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2354386342                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5260344                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002234                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 923479     17.56%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    42      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3552730     67.54%     85.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               784089     14.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2352034863                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8473912715                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2312920982                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2486483432                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2346175998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2354386342                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419882                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      128872311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           355075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38815307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3759524720                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.626246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856286                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2117773999     56.33%     56.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1110089102     29.53%     85.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          381207587     10.14%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128605900      3.42%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17091665      0.45%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2045373      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1895173      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             427565      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             388356      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3759524720                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.580636                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36563754                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8498258                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           757230555                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277398942                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4054840771                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9443630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              637889859                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421402279                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26721953                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1362728478                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              36063139                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                96387                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2909734044                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2386236109                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1547151573                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1625632836                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              51669101                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17751008                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            115293793                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               125749290                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2909734000                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        228746                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8821                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57602246                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8808                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6027592891                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4744589048                       # The number of ROB writes
system.cpu0.timesIdled                       42350763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.526881                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17986119                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19230962                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1780134                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32497681                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            927198                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         941541                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14343                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35752971                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47752                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378017                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520118                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3182633                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14843143                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130081903                       # Number of instructions committed
system.cpu1.commit.committedOps             133883657                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    706793438                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.858472                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    651277387     92.15%     92.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27577733      3.90%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9253199      1.31%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8717747      1.23%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2077115      0.29%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       799244      0.11%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3478119      0.49%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       430261      0.06%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3182633      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    706793438                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457487                       # Number of function calls committed.
system.cpu1.commit.int_insts                125287623                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892418                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461557     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693993     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124685      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133883657                       # Class of committed instruction
system.cpu1.commit.refs                      48818690                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130081903                       # Number of Instructions Simulated
system.cpu1.committedOps                    133883657                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.472136                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.472136                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            626224527                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418508                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17214428                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154711378                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22523201                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50774404                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1379536                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1188004                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8702752                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35752971                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23388011                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682481800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350091                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     156727147                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3563306                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050227                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25340956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18913317                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220176                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         709604420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               612561725     86.32%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56839658      8.01%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24592342      3.47%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10380294      1.46%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3650241      0.51%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718846      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860848      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     456      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           709604420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2221449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1499198                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31558408                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.202773                       # Inst execution rate
system.cpu1.iew.exec_refs                    52282045                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12364678                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              527213845                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40273061                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802236                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1438738                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12780646                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148711865                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39917367                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1264579                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144338763                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               4064137                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4987897                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1379536                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13189370                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       102580                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1147863                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        42701                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1826                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5366                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3380643                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       854374                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1826                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       512056                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        987142                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83820389                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143024059                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833796                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69889082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200926                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143081368                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179280474                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96130004                       # number of integer regfile writes
system.cpu1.ipc                              0.182744                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.182744                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85351013     58.62%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44032946     30.24%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8615860      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145603342                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4326683                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029716                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 765465     17.69%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3127821     72.29%     89.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               433393     10.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142326632                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1005513181                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143024047                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163541598                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137306215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145603342                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405650                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14828207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           375422                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           248                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6669520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    709604420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205189                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667327                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          620385326     87.43%     87.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57886129      8.16%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17924269      2.53%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6034829      0.85%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5088580      0.72%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             910761      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             965478      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             209189      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             199859      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      709604420                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.204549                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23907329                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2330558                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40273061                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12780646                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       711825869                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3352436875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              566440771                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335096                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              23767079                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25670131                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5782484                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                86323                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190513974                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152490943                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102448507                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54096295                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31282738                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1379536                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61983249                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13113411                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190513962                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34438                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49424406                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   852337423                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300272660                       # The number of ROB writes
system.cpu1.timesIdled                          57853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11583331                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1620069                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14049616                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              55109                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3344351                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16229119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32352649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       735490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       164506                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     97270321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7825400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    194531173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7989906                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11187177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5506254                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10617124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5040439                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5040435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11187177                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1073                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     48580256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48580256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1390967424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1390967424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16229266                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16229266    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16229266                       # Request fanout histogram
system.membus.respLayer1.occupancy        84540870066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57822123134                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       944363500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1033608438.910137                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       264000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2403115000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2027420183000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4721817500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    349565331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       349565331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    349565331                       # number of overall hits
system.cpu0.icache.overall_hits::total      349565331                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56004987                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56004987                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56004987                       # number of overall misses
system.cpu0.icache.overall_misses::total     56004987                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 739642176996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 739642176996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 739642176996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 739642176996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    405570318                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    405570318                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    405570318                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    405570318                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138089                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138089                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138089                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138089                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13206.719912                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13206.719912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13206.719912                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13206.719912                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3094                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52245117                       # number of writebacks
system.cpu0.icache.writebacks::total         52245117                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3759837                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3759837                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3759837                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3759837                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52245150                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52245150                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52245150                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52245150                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 652320404496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 652320404496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 652320404496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 652320404496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128819                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128819                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12485.760008                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12485.760008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12485.760008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12485.760008                       # average overall mshr miss latency
system.cpu0.icache.replacements              52245117                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    349565331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      349565331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56004987                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56004987                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 739642176996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 739642176996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    405570318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    405570318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138089                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138089                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13206.719912                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13206.719912                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3759837                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3759837                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52245150                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52245150                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 652320404496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 652320404496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12485.760008                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12485.760008                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          401809086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52245117                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.690845                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        863385785                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       863385785                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    917731292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       917731292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    917731292                       # number of overall hits
system.cpu0.dcache.overall_hits::total      917731292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     58514688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      58514688                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     58514688                       # number of overall misses
system.cpu0.dcache.overall_misses::total     58514688                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2251814316350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2251814316350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2251814316350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2251814316350                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976245980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976245980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976245980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976245980                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059938                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38482.890251                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38482.890251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38482.890251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38482.890251                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23640121                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2461831                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           339886                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          22903                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.553088                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   107.489456                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41309627                       # number of writebacks
system.cpu0.dcache.writebacks::total         41309627                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18662985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18662985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18662985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18662985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39851703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39851703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39851703                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39851703                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 889057954766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 889057954766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 889057954766                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 889057954766                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040821                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040821                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040821                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22309.158401                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22309.158401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22309.158401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22309.158401                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41309627                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    666000057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      666000057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45467777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45467777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1402532620000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1402532620000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711467834                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711467834                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30846.738340                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30846.738340                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10427645                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10427645                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35040132                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35040132                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 662020726000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 662020726000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049250                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049250                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18893.214386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18893.214386                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251731235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     251731235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13046911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13046911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 849281696350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 849281696350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264778146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264778146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049275                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049275                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65094.465376                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65094.465376                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8235340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8235340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4811571                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4811571                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 227037228766                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 227037228766                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47185.675690                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47185.675690                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3191                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3191                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15807000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15807000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461616                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461616                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5777.412281                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5777.412281                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       603000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       603000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002193                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       657000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       657000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024211                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024211                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4626.760563                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4626.760563                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024211                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024211                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3626.760563                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3626.760563                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336727                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336727                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465135                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465135                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130833138000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130833138000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89297.667450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89297.667450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465135                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465135                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129368003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129368003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88297.667450                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88297.667450                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995200                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          961393895                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41316614                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.268942                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995200                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999850                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2001435914                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2001435914                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            52058683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36737058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               54107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              499911                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89349759                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           52058683                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36737058                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              54107                       # number of overall hits
system.l2.overall_hits::.cpu1.data             499911                       # number of overall hits
system.l2.overall_hits::total                89349759                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            186466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4570989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3134038                       # number of demand (read+write) misses
system.l2.demand_misses::total                7904088                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           186466                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4570989                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12595                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3134038                       # number of overall misses
system.l2.overall_misses::total               7904088                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15729331481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 493262782130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1277055972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 340683914744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     850953084327                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15729331481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 493262782130                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1277055972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 340683914744                       # number of overall miss cycles
system.l2.overall_miss_latency::total    850953084327                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52245149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41308047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3633949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             97253847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52245149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41308047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3633949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            97253847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.110656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.188825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.110656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.188825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84354.957370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107911.609967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101393.884240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108704.462021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107659.869719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84354.957370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107911.609967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101393.884240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108704.462021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107659.869719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             513326                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15574                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.960447                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8062001                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5506254                       # number of writebacks
system.l2.writebacks::total                   5506254                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133033                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9386                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              142572                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133033                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9386                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             142572                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       186406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4437956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3124652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7761516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       186406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4437956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3124652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8587736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16349252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13860838482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 439039234400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1146595972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 308724127795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 762770796649                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13860838482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 439039234400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1146595972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 308724127795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 825618302749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1588389099398                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.107436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.187431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079807                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.107436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.187431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74358.327962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98928.253097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91713.003679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98802.723566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98276.006472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74358.327962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98928.253097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91713.003679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98802.723566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96139.227236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97153.625095                       # average overall mshr miss latency
system.l2.replacements                       23923964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9322730                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9322730                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9322730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9322730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87568980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87568980                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87568980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87568980                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8587736                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8587736                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 825618302749                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 825618302749                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96139.227236                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96139.227236                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4972.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1452.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3076.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       360000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       410500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       770500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19547.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19756.410256                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4916.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       185500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3349528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           279821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3629349                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2918879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2190551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5109430                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 308447172422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 233882382597                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  542329555019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6268407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8738779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.465649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105673.161656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106768.745670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106142.868191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64165                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5643                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69808                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2854714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2184908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5039622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 274582889040                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 211538071625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 486120960665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.455413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96185.778694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96817.839298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96459.806046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      52058683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         54107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52112790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       186466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           199061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15729331481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1277055972                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17006387453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52245149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52311851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.188825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84354.957370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101393.884240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85433.045413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       186406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       198908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13860838482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1146595972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15007434454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.187431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74358.327962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91713.003679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75449.124490                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33387530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       220090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33607620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1652110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       943487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2595597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 184815609708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106801532147                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 291617141855                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35039640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36203217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.810851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111866.407024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113198.732094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112350.700766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68868                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3743                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        72611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1583242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       939744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2522986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 164456345360                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97186056170                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 261642401530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.807634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103873.157332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103417.586247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103703.469433                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          188                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               194                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1210                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1277                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16394487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       373998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16768485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1398                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.865522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.917808                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.868117                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13549.162810                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5582.059701                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13131.155051                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          200                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          205                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1010                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1072                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19971484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1405486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21376970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.722461                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.849315                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.728756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19773.746535                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22669.129032                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19941.203358                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   202469138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23924362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.462886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.079047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.607660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.767230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.965780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.560516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.516860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.227508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1577101154                       # Number of tag accesses
system.l2.tags.data_accesses               1577101154                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11929920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     284098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        800128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     199983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    541755008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1038567168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11929920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       800128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12730048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    352400256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       352400256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         186405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4439040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3124743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8464922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16227612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5506254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5506254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5870613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        139802514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           393736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98410225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    266593086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             511070175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5870613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       393736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6264350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173413204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173413204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173413204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5870613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       139802514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          393736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98410225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    266593086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            684483379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5442557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    186405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4344457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3054546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8453144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019855062500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333349                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333349                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29643179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5121088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16227612                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5506254                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16227612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5506254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 176558                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            765677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            784510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            961417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3301332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            915829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            932553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            913831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            869710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            850506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            849922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           923377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           789886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           807351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           822062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           767287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           795804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            330517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            325162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            388214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            407929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            365629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            376829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           306483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289133                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 697505301716                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                80255270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            998462564216                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43455.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62205.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11101942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2883306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16227612                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5506254                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4430794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2667107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1152672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  949182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  871143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  762175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  663374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  618194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  574379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  536363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 561224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 824500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 476983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 336705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 263539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 188473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 117128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 288602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 334293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 346698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 336625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7508340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.208061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.708433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.041132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4776942     63.62%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1484382     19.77%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       283770      3.78%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144788      1.93%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111133      1.48%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        98672      1.31%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        95698      1.27%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       103348      1.38%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       409607      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7508340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.150893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.633663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    631.830796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333344    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333349                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.906411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288118     86.43%     86.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4733      1.42%     87.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25586      7.68%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9628      2.89%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3448      1.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1113      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              429      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              194      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333349                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1027267456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11299712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348322368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1038567168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            352400256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       505.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    511.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2032141982500                       # Total gap between requests
system.mem_ctrls.avgGap                      93501.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11929920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    278045248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       800128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    195490944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    541001216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348322368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5870613.371046262793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136823729.804112195969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 393736.264396450599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96199450.605272799730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 266222151.732944309711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171406509.935967445374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       186405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4439040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3124743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8464922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5506254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6163265096                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 255510016621                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    619566322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 179680486521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 556489229656                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48713836206365                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33063.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57559.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49557.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57502.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65740.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8847001.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25688848920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13653939420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47168232300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13706148780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     160415508240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     408964421370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     435951436800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1105548535830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.031143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1127955802568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67857660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 836328537932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27920720100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14840210880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67436293260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14703894360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     160415508240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     660305512680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     224295780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1169917920480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.706776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 574599586451                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67857660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1389684754049                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19716261664.705883                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   93339883160.870087                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        80500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 719724286000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   356259759000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1675882241500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23316729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23316729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23316729                       # number of overall hits
system.cpu1.icache.overall_hits::total       23316729                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71282                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71282                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71282                       # number of overall misses
system.cpu1.icache.overall_misses::total        71282                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2152833000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2152833000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2152833000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2152833000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23388011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23388011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23388011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23388011                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30201.635757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30201.635757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30201.635757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30201.635757                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66670                       # number of writebacks
system.cpu1.icache.writebacks::total            66670                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4580                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4580                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4580                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4580                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66702                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66702                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66702                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66702                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1989774500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1989774500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1989774500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1989774500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002852                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002852                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002852                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002852                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29830.807172                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29830.807172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29830.807172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29830.807172                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66670                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23316729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23316729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71282                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71282                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2152833000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2152833000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23388011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23388011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30201.635757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30201.635757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4580                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4580                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66702                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66702                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1989774500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1989774500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002852                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002852                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29830.807172                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29830.807172                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211190                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22997906                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           344.951342                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346940500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211190                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975350                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975350                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46842724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46842724                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36728794                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36728794                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36728794                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36728794                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9785385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9785385                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9785385                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9785385                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1049889582972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1049889582972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1049889582972                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1049889582972                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46514179                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46514179                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46514179                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46514179                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107291.596904                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107291.596904                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107291.596904                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107291.596904                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9918701                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1320007                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            97326                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13504                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.912141                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.749334                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633864                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633864                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7490457                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7490457                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7490457                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7490457                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2294928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2294928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2294928                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2294928                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 235881902067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 235881902067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 235881902067                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 235881902067                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049338                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049338                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049338                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049338                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102784.009811                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102784.009811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102784.009811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102784.009811                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633864                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32588136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32588136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5801796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5801796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 496864000500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 496864000500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38389932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38389932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85639.688210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85639.688210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4637994                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4637994                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1163802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1163802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111805444500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111805444500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96069.129027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96069.129027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4140658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4140658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3983589                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3983589                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 553025582472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 553025582472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.490333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.490333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 138825.963841                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 138825.963841                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2852463                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2852463                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124076457567                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124076457567                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109692.870261                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109692.870261                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7454500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7454500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47480.891720                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47480.891720                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3259500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3259500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72433.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72433.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       639000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       639000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5705.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5705.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       528000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       528000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.246667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.246667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4756.756757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4756.756757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455378                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455378                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346197                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346197                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119049642000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119049642000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88434.041972                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88434.041972                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346197                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346197                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117703445000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117703445000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87434.041972                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87434.041972                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.953511                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42823788                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641016                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.761494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346952000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.953511                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104274396                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104274396                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2032142000500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88515802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14828984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87932540                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18417710                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15859798                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8752267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8752266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52311852                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36203951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1471                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156735415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123936082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10909204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             291780775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6687376960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5287530752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8535808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465140032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12448583552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        39798515                       # Total snoops (count)
system.tol2bus.snoopTraffic                 353310720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        137057035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              128319294     93.62%     93.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8571182      6.25%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 166005      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    554      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          137057035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       194523645895                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61980076802                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       78448046030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5463106484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100183238                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2254833394000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 575847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710048                       # Number of bytes of host memory used
host_op_rate                                   577667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4708.71                       # Real time elapsed on the host
host_tick_rate                               47293458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711498590                       # Number of instructions simulated
sim_ops                                    2720067998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222691                       # Number of seconds simulated
sim_ticks                                222691393500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.410916                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40724882                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            43597562                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7578148                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         73954414                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             50158                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67224                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17066                       # Number of indirect misses.
system.cpu0.branchPred.lookups               79650733                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10550                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9685                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5607111                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38547116                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11470897                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375508                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114796184                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181638478                       # Number of instructions committed
system.cpu0.commit.committedOps             182319171                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    408763650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.446026                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.520606                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    349032171     85.39%     85.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31446452      7.69%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6760140      1.65%     94.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4471325      1.09%     95.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1383965      0.34%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       777506      0.19%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1200460      0.29%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2220734      0.54%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11470897      2.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    408763650                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89679                       # Number of function calls committed.
system.cpu0.commit.int_insts                178756995                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42054463                       # Number of loads committed
system.cpu0.commit.membars                    1024169                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024934      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133525782     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7526      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42063520     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5691568      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182319171                       # Class of committed instruction
system.cpu0.commit.refs                      47756052                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181638478                       # Number of Instructions Simulated
system.cpu0.committedOps                    182319171                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.435620                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.435620                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            223897554                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1979948                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34801292                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             324960987                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33101061                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160514040                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5609343                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5957373                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6359901                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   79650733                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21794775                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    393832284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               269463                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          352                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     370079448                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15160760                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.180041                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28068613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40775040                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.836522                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         429481899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.872241                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.034720                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               197574651     46.00%     46.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               129764839     30.21%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73672521     17.15%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22925182      5.34%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1864472      0.43%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1637077      0.38%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1602111      0.37%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   57912      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  383134      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           429481899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3088                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2268                       # number of floating regfile writes
system.cpu0.idleCycles                       12920479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6088787                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52958890                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586532                       # Inst execution rate
system.cpu0.iew.exec_refs                    73433754                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5825692                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              119839031                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69195716                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            635938                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3720663                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6151458                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          296960335                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67608062                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6106307                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259482946                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1157178                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12844293                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5609343                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15009113                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1407298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           89585                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27141253                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       449869                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           541                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1885793                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4202994                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                197102750                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246744305                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795356                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156766904                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557737                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     247370815                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332854804                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188001168                       # number of integer regfile writes
system.cpu0.ipc                              0.410573                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.410573                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026698      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188934324     71.14%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7946      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2274      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69793447     26.28%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5820921      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            652      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265589253                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3707                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7382                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3735                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3385616                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012748                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2099803     62.02%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     16      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1237446     36.55%     98.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48271      1.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267944464                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         965042450                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246740675                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        411598298                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 294983563                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265589253                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1976772                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114641166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1003811                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        601264                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57732685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    429481899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.198448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          295218171     68.74%     68.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69654719     16.22%     84.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31455789      7.32%     92.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15068375      3.51%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10382946      2.42%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2533199      0.59%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2845325      0.66%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2038898      0.47%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284477      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      429481899                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600334                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1055003                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           71258                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69195716                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6151458                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5704                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       442402378                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2980415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              157841887                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137443796                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4071844                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41573586                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24567918                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1353890                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            402433723                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             312641272                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          240128087                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155985123                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2209523                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5609343                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34213197                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102684295                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3106                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       402430617                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      34258763                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            619264                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20997852                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        619272                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   694387308                       # The number of ROB reads
system.cpu0.rob.rob_writes                  615007963                       # The number of ROB writes
system.cpu0.timesIdled                         125529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1759                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.706168                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37772678                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39059223                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6773530                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68141792                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27098                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          34043                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6945                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73731636                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1717                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8911                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5175138                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36978439                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11375814                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113558814                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174861790                       # Number of instructions committed
system.cpu1.commit.committedOps             175141604                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    371238826                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.471776                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.576225                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    315516689     84.99%     84.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29156332      7.85%     92.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5497823      1.48%     94.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4297898      1.16%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1327619      0.36%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       757915      0.20%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1171783      0.32%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2136953      0.58%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11375814      3.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    371238826                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37925                       # Number of function calls committed.
system.cpu1.commit.int_insts                172201552                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40486521                       # Number of loads committed
system.cpu1.commit.membars                     422949                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422949      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129439121     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40495432     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4783403      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175141604                       # Class of committed instruction
system.cpu1.commit.refs                      45278835                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174861790                       # Number of Instructions Simulated
system.cpu1.committedOps                    175141604                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.254481                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.254481                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194736715                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1606452                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33659247                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             315418440                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28954960                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156489170                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5176178                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5110566                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6085957                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73731636                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20113544                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    360733203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               233338                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     353402322                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13549140                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.187030                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23935197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37799776                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.896454                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         391442980                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.904949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.982569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166853833     42.63%     42.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127156736     32.48%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71639869     18.30%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22076248      5.64%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1716029      0.44%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1598256      0.41%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  224744      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   51361      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  125904      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           391442980                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2779581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5654444                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51340227                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.638998                       # Inst execution rate
system.cpu1.iew.exec_refs                    70646379                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4909593                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              119830557                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67283366                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            200140                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3508785                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4998539                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288552560                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65736786                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6076548                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251907509                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1157259                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10879892                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5176178                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13044786                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1363708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           80132                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26796845                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       206225                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1859294                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3795150                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                193161288                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239368057                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794603                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153486614                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.607190                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239988832                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322788607                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183529439                       # number of integer regfile writes
system.cpu1.ipc                              0.443561                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.443561                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423844      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184746709     71.61%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67909018     26.32%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4903784      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257984057                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3307577                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012821                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2101030     63.52%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1203960     36.40%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2587      0.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260867790                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         911708579                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239368057                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401963701                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287861270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257984057                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             691290                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113410956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           989908                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        119972                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56949896                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    391442980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.659059                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.234027                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262720839     67.12%     67.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65172379     16.65%     83.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30964003      7.91%     91.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14801204      3.78%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10189170      2.60%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2449056      0.63%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2827843      0.72%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2036846      0.52%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             281640      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      391442980                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.654412                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           728757                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           56618                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67283366                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4998539                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    895                       # number of misc regfile reads
system.cpu1.numCycles                       394222561                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    51073700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155670601                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133118164                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4069964                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36816124                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23588602                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1345264                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            391107335                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             304022627                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          235005461                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152310914                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                318793                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5176178                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31156290                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101887297                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       391107335                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10312873                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            183239                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20373762                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        183257                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   648558594                       # The number of ROB reads
system.cpu1.rob.rob_writes                  597664051                       # The number of ROB writes
system.cpu1.timesIdled                          25226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4017039                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1334518                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6643398                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16514                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1311965                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10546238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20610453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1308343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       363993                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11245860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7307893                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22490834                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7671886                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10164348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       834025                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9230537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           107427                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4109                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268261                       # Transaction distribution
system.membus.trans_dist::ReadExResp           267859                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10164348                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1740                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31042660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31042660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    721039232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               721039232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           106186                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10545885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10545885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10545885                       # Request fanout histogram
system.membus.respLayer1.occupancy        54396512437                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26165541568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222691393500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222691393500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9372874.213836                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16378154.690609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    123895000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   221201106500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1490287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21665764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21665764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21665764                       # number of overall hits
system.cpu0.icache.overall_hits::total       21665764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129009                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129009                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129009                       # number of overall misses
system.cpu0.icache.overall_misses::total       129009                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9764024996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9764024996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9764024996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9764024996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21794773                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21794773                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21794773                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21794773                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005919                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005919                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005919                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005919                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75684.835911                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75684.835911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75684.835911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75684.835911                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27854                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              315                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.425397                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118483                       # number of writebacks
system.cpu0.icache.writebacks::total           118483                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118491                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118491                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118491                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118491                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9013490997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9013490997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9013490997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9013490997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005437                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005437                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005437                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005437                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76068.992556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76068.992556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76068.992556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76068.992556                       # average overall mshr miss latency
system.cpu0.icache.replacements                118483                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21665764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21665764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9764024996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9764024996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21794773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21794773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005919                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005919                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75684.835911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75684.835911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118491                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118491                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9013490997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9013490997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005437                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005437                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76068.992556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76068.992556                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992731                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21785649                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118523                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.809463                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992731                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999773                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999773                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43708037                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43708037                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44222194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44222194                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44222194                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44222194                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21602863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21602863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21602863                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21602863                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1472884889883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1472884889883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1472884889883                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1472884889883                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65825057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65825057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65825057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65825057                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328186                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68180.078256                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68180.078256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68180.078256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68180.078256                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     59419504                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        76270                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1508425                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1130                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.391752                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.495575                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5597990                       # number of writebacks
system.cpu0.dcache.writebacks::total          5597990                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15864019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15864019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15864019                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15864019                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5738844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5738844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5738844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5738844                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 398507507014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 398507507014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 398507507014                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 398507507014                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087183                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69440.379807                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69440.379807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69440.379807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69440.379807                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5597926                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40474827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40474827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19997455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19997455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1341028538000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1341028538000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60472282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60472282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67059.960280                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67059.960280                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14554026                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14554026                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5443429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5443429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 379058928500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 379058928500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69636.056335                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69636.056335                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3747367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3747367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1605408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1605408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 131856351883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 131856351883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5352775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5352775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299921                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299921                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82132.611699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82132.611699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1309993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1309993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       295415                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       295415                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19448578514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19448578514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055189                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055189                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65834.769778                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65834.769778                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44827000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44827000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32792.245794                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32792.245794                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1110                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1110                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          257                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          257                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12737.354086                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12737.354086                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21297500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21297500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9109.281437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9109.281437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19019500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19019500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006750                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006750                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8309.086938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8309.086938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       252500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       252500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2477                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2477                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    316779499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    316779499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9685                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9685                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43948.321171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43948.321171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    309571499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    309571499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42948.321171                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42948.321171                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.940004                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50656605                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5684568                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.911250                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.940004                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138711960                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138711960                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1589522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1541443                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3146523                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12278                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1589522                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3280                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1541443                       # number of overall hits
system.l2.overall_hits::total                 3146523                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4001196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3809168                       # number of demand (read+write) misses
system.l2.demand_misses::total                7937540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106205                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4001196                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20971                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3809168                       # number of overall misses
system.l2.overall_misses::total               7937540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8688845977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 366979944469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1820638481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 345930189100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     723419618027                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8688845977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 366979944469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1820638481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 345930189100                       # number of overall miss cycles
system.l2.overall_miss_latency::total    723419618027                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5590718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5350611                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11084063                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5590718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5350611                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11084063                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.896373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.715686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.864748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.711913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.716122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.896373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.715686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.864748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.711913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.716122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81812.023699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91717.562566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86816.960612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90815.156774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91139.020153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81812.023699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91717.562566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86816.960612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90815.156774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91139.020153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             110121                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4179                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.351041                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2402741                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              834023                       # number of writebacks
system.l2.writebacks::total                    834023                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          63379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104864                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         63379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104864                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3937817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3768307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7832676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3937817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3768307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2661069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10493745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7614255481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 323688404572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1597430986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 306072832156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 638972923195                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7614255481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 323688404572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1597430986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 306072832156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 228506361377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867479284572                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.894255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.704349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.849367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.704276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.706661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.894255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.704349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.849367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.704276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71863.785048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82199.961190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77552.722886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81222.902528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81577.857069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71863.785048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82199.961190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77552.722886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81222.902528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85870.137669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82666.320229                       # average overall mshr miss latency
system.l2.replacements                       17656975                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1230578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1230578                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1230580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1230580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8714750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8714750                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8714756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8714756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2661069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2661069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 228506361377                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 228506361377                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85870.137669                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85870.137669                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9563                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19037                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2500                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2567                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5067                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2926000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2621500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5547500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12041                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.207245                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.213188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.210214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1170.400000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1021.231009                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1094.829288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2553                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5046                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     50175982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     51457485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    101633467                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.206665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.212026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.209343                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20126.747694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20155.693302                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20141.392588                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                155                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          384                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              589                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1185500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       532500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1718000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          489                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            744                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.785276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.803922                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.791667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3087.239583                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2597.560976                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2916.808149                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          583                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7758000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4012000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11770000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.779141                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.792157                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.783602                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20362.204724                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19861.386139                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20188.679245                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         169370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         116816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              286186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18006235920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12218815443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30225051363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       147833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.789317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.790189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106313.018362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104598.817311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105613.312192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16947                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            18740                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       152423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       115023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         267446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15135800438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10933540452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26069340890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.710338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.778060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99301.289425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95055.253749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97475.157191                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8688845977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1820638481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10509484458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.896373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.864748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81812.023699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86816.960612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82637.325109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          373                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           624                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7614255481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1597430986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9211686467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.894255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.849367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71863.785048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77552.722886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72789.734394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1544314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1510426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3054740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3831826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3692352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7524178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 348973708549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 333711373657                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 682685082206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5376140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5202778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10578918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.712747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.709689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.711243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91072.430885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90379.079150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90732.181270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46432                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        39068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3785394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3653284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7438678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 308552604134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 295139291704                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 603691895838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.704110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.702179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81511.357638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80787.393398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81155.804276                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1438                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1445                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2790                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2851                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     84863499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1213498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     86076997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4228                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4296                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.659886                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.897059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.663641                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30417.024731                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19893.409836                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30191.861452                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1131                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1674                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1720                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32770480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       902998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33673478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.395932                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.676471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.400372                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19576.152927                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19630.391304                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19577.603488                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999613                       # Cycle average of tags in use
system.l2.tags.total_refs                    23545171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17659595                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.333279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.785613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.620411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.495692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.232754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.980513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.884629                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.140321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.201322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186128267                       # Number of tag accesses
system.l2.tags.data_accesses                186128267                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6781120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     252077120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1318272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     241197376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    166287360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          667661248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6781120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1318272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8099392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53377600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53377600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3938705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3768709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2598240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10432207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       834025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             834025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30450750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1131957172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5919726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1083101472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    746716599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2998145719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30450750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5919726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36370476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239693143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239693143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239693143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30450750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1131957172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5919726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1083101472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    746716599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3237838862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    804568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3912705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3746753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2573215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001013398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18762212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             758535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10432207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     834031                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10432207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   834031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29463                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            379932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            407553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            575742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            722454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            716566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1281060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1535651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1154042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            585151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            416443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           537924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           427353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           404378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           409269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           397639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           408068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 266690214331                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                51796125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            460925683081                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25744.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44494.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8424591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  726541                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10432207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               834031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2287944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2404897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1767679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1137925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  719135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  472689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  333241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  253979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  198335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  157278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 140690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 194852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 102875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  64422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  49180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  35901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2012639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.996949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.154361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.483401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       705420     35.05%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       522514     25.96%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135664      6.74%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84102      4.18%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60639      3.01%     74.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46115      2.29%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        36404      1.81%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32093      1.59%     80.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       389688     19.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2012639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     210.171316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    128.473734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.968707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45564     92.44%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3472      7.04%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          168      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           31      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.868442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42277     85.77%     85.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              947      1.92%     87.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4129      8.38%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1334      2.71%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              393      0.80%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              140      0.28%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              662990400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4670848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51491648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               667661248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53377984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2977.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2998.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222691331000                       # Total gap between requests
system.mem_ctrls.avgGap                      19766.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6781056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    250413120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1318272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    239792192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    164685760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51491648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30450462.828506212682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1124484947.820850610733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5919725.855952309445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1076791465.674671411514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 739524583.378207683563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231224239.027450323105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3938705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3768709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2598240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       834031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3233552151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 160683032664                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    743265023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150128263166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 146137570077                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5493794512770                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30518.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40795.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36084.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39835.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56244.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6587038.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5004861540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2660131815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25605646500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2004798420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17578704000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93610164630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6683882880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       153148189785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        687.714902                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15968522207                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7436000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199286871293                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9365459460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4977833190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48359220000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2194989120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17578704000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96280018410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4435584960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183191809140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        822.626354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10124185725                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7436000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 205131207775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1046                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    48817508.587786                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   211330056.396609                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          524    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2459317500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197111019000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25580374500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20087911                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20087911                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20087911                       # number of overall hits
system.cpu1.icache.overall_hits::total       20087911                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25633                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25633                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25633                       # number of overall misses
system.cpu1.icache.overall_misses::total        25633                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2006899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2006899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2006899500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2006899500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20113544                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20113544                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20113544                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20113544                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001274                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001274                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78293.586393                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78293.586393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78293.586393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78293.586393                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          561                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          350                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          350                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24251                       # number of writebacks
system.cpu1.icache.writebacks::total            24251                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1382                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1382                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1382                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1382                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24251                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24251                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1897153500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1897153500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1897153500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1897153500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78229.908045                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78229.908045                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78229.908045                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78229.908045                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24251                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20087911                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20087911                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2006899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2006899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20113544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20113544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001274                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001274                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78293.586393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78293.586393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1382                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1382                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24251                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24251                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1897153500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1897153500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78229.908045                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78229.908045                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20497687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24283                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           844.116748                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40251339                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40251339                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42699757                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42699757                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42699757                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42699757                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20949030                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20949030                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20949030                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20949030                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1420456966664                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1420456966664                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1420456966664                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1420456966664                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63648787                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63648787                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63648787                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63648787                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.329135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.329135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.329135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.329135                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67805.381283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67805.381283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67805.381283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67805.381283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     55884443                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        75071                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1450444                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1194                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.529197                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.873534                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5351186                       # number of writebacks
system.cpu1.dcache.writebacks::total          5351186                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15455794                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15455794                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15455794                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15455794                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5493236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5493236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5493236                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5493236                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 376351176111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 376351176111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 376351176111                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 376351176111                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086305                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086305                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086305                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086305                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68511.743554                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68511.743554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68511.743554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68511.743554                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5351120                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39317547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39317547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19686400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19686400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1315756870000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1315756870000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     59003947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     59003947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333645                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.333645                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66835.829303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66835.829303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14417233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14417233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5269167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5269167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 363097856500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 363097856500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68909.916216                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68909.916216                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3382210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3382210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1262630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1262630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 104700096664                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 104700096664                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4644840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4644840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82922.231108                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82922.231108                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1038561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1038561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13253319611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13253319611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59148.385591                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59148.385591                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137905                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137905                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          828                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          828                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45467000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45467000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005968                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005968                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54911.835749                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54911.835749                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22777000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22777000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003539                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003539                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 46389.002037                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46389.002037                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136485                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136485                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2049                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2049                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14356000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14356000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7006.344558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7006.344558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2002                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2002                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12366000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12366000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014451                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014451                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6176.823177                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6176.823177                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       310500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       310500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       298500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       298500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7088                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7088                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    312353499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    312353499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8911                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8911                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795421                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795421                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44067.931574                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44067.931574                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7088                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7088                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    305265499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    305265499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795421                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795421                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43067.931574                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43067.931574                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.507584                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48488730                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5439476                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.914228                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.507584                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984612                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984612                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133309380                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133309380                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222691393500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10854849                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2064603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9861054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16822952                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4696810                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         130632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407690                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10712107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4296                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       355457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16955620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        72753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16218508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33602338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15165888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    716067968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3104128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    684907200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419245184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22638073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64801728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33752234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.281332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473068                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24621139     72.95%     72.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8766831     25.97%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 364055      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    209      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33752234                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22343566444                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8574450948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177884203                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8210903804                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36587577                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
