0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab03/Lab03.srcs/sources_1/new/mux4to1.sv,1710948646,systemVerilog,,C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sim_1/new/testBench_multifunctionalRegister.sv,,mux4to1,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sim_1/new/testBench_BCDto7Segment.sv,1713437654,systemVerilog,,,,testBench_BCDto7Segment,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sim_1/new/testBench_multifunctionalRegister.sv,1713031313,systemVerilog,,,,testBench_multifunctionalRegister,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sources_1/new/BCDto7Segment.sv,1713384936,systemVerilog,,C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sim_1/new/testBench_BCDto7Segment.sv,,BCDto7Segment,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sources_1/new/FlipFlop.sv,1713028294,systemVerilog,,C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sources_1/new/multifunctionRegister.sv,,DFlipFlop,,uvm,,,,,,
C:/Users/pamuk/Desktop/CS docs/CS-223/Lab04/project_1/project_1.srcs/sources_1/new/multifunctionRegister.sv,1713029375,systemVerilog,,C:/Users/pamuk/Desktop/CS docs/CS-223/Lab03/Lab03.srcs/sources_1/new/mux4to1.sv,,multifunctionRegister,,uvm,,,,,,
