/* Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C20F484) Path("D:/8) Altera/CPU CE MARCH 2013/LABs/LAB2 - FPGA,Quartus/LAB2 Exercise/Part 2 - Counter using PLL/output_files/") File("Counter_using_PLL.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
