HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/118||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/138||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/139||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/140||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/141||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/142||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/143||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/144||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/145||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/146||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/148||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/149||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/150||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/151||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/152||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/153||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/154||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/155||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/156||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/176||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/177||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/183||CommsFPGA_top.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CommsFPGA_top.vhd'/linenumber/184
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/189||ReadFIFO_Write_SM.vhd(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/268
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/190||ReadFIFO_Write_SM.vhd(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/274
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/215||ManchesDecoder_Adapter.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/215
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/216||ManchesDecoder_Adapter.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/219
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/217||ManchesDecoder_Adapter.vhd(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/240
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/218||ManchesDecoder_Adapter.vhd(244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/244
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/219||ManchesDecoder_Adapter.vhd(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/252
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/220||ManchesDecoder_Adapter.vhd(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/256
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/221||ManchesDecoder_Adapter.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/77
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/222||ManchesDecoder_Adapter.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/88
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/229||ManchesEncoder.vhd(80);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesEncoder.vhd'/linenumber/80
Implementation;Synthesis|| CD638 ||@W:Signal tx_preamble_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/230||ManchesEncoder.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesEncoder.vhd'/linenumber/88
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/238||TX_SM.vhd(96);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/96
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/246||TX_Collision_Detector.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/155
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/247||TX_Collision_Detector.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/175
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/249||TX_Collision_Detector.vhd(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/195
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/250||TX_Collision_Detector.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/214
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/251||TX_Collision_Detector.vhd(231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/231
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/259||FIFOs.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/94
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/260||FIFOs.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/95
Implementation;Synthesis|| CD638 ||@W:Signal active_fifo_rst is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/261||FIFOs.vhd(115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/115
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/277||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/278||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/279||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/280||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/281||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/282||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/283||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/284||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/285||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/286||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/287||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/288||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/289||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/290||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/291||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/292||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/293||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/294||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/295||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/296||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/297||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/298||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/299||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/300||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/301||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/302||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/303||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/304||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/305||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/306||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/307||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/308||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/309||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/320||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/321||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/322||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/323||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/324||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/325||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/326||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/327||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/328||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/329||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/330||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/331||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/332||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/339||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/340||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/341||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/342||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/354||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/355||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/356||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/357||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/358||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/359||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/360||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/361||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/362||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/363||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/364||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/365||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/366||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/367||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/368||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/369||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/370||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/372||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/373||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/376||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/377||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/379||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/380||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/384||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/385||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/386||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/387||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/388||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/389||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/390||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/391||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/392||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/393||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/394||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/395||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/396||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/427||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/428||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/429||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/544||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/545||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/549||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/550||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/551||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/561||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/562||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/563||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/564||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/582||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/583||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/584||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/585||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/586||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/587||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/588||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/589||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/590||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/591||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/592||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/594||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/595||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/598||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/599||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/601||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/602||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/606||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/607||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/608||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/610||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/611||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/616||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/617||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/618||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/641||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/642||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/643||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/690||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/691||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/692||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/693||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/694||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/695||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/696||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/697||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/698||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/699||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/700||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(701);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/701||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/702||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CD434 ||@W:Signal scratch_pad_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/739||uP_if.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/614
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/740||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/741||uP_if.vhd(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/672
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/742||uP_if.vhd(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/640
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/743||uP_if.vhd(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/670
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/744||uP_if.vhd(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/638
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/745||uP_if.vhd(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/668
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/746||uP_if.vhd(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/636
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/747||uP_if.vhd(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/666
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/748||uP_if.vhd(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/632
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/749||uP_if.vhd(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/664
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/750||uP_if.vhd(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/662
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/751||uP_if.vhd(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/660
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/752||uP_if.vhd(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/634
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/753||uP_if.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/658
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/754||uP_if.vhd(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/628
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/755||uP_if.vhd(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/656
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/756||uP_if.vhd(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/654
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_packet_depth is not in sensitivity list.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/757||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/758||uP_if.vhd(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/652
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/759||uP_if.vhd(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/682
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/760||uP_if.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/650
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/761||uP_if.vhd(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/680
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/762||uP_if.vhd(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/648
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/763||uP_if.vhd(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/678
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/764||uP_if.vhd(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/646
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/765||uP_if.vhd(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/676
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/766||uP_if.vhd(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/644
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/767||uP_if.vhd(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/674
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/768||uP_if.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/642
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/779||Interrupts.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/206
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/780||Interrupts.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/207
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/781||Interrupts.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/207
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/794||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/795||Interrupts.vhd(109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/109
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(796);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/796||Interrupts.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/111
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(798);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/798||Interrupts.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/111
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/799||Interrupts.vhd(109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/109
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/800||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/804||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/805||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/809||CommsFPGA_top.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CommsFPGA_top.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1174||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1175||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1176||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1177||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1179||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1180||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1181||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1182||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1183||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1184||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1185||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1186||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1187||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1188||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1189||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1190||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1191||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1192||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1193||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1195||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1196||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1197||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1198||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1199||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1200||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1201||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1202||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1203||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1204||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1205||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1206||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1207||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1208||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1209||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1210||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1211||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1212||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1213||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1214||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1215||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1235||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1236||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1242||CommsFPGA_top.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CommsFPGA_top.vhd'/linenumber/184
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1249||ReadFIFO_Write_SM.vhd(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/268
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1250||ReadFIFO_Write_SM.vhd(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/274
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1268||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1271||ReadFIFO_Write_SM.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/178
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1272||ReadFIFO_Write_SM.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/215
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1273||ReadFIFO_Write_SM.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/215
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1274||ReadFIFO_Write_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1275||ReadFIFO_Write_SM.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/270
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1276||ReadFIFO_Write_SM.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/270
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1277||ReadFIFO_Write_SM.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/270
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1278||ReadFIFO_Write_SM.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/194
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1279||ReadFIFO_Write_SM.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/194
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1280||ReadFIFO_Write_SM.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/250
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1281||ReadFIFO_Write_SM.vhd(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/286
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1282||ReadFIFO_Write_SM.vhd(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ReadFIFO_Write_SM.vhd'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1290||AFE_RX_SM.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\AFE_RX_SM.vhd'/linenumber/93
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1292||ManchesDecoder_Adapter.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/215
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1293||ManchesDecoder_Adapter.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/219
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1294||ManchesDecoder_Adapter.vhd(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/240
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1295||ManchesDecoder_Adapter.vhd(244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/244
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1296||ManchesDecoder_Adapter.vhd(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/252
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1297||ManchesDecoder_Adapter.vhd(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/256
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1298||ManchesDecoder_Adapter.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/77
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1299||ManchesDecoder_Adapter.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/88
Implementation;Synthesis|| CL169 ||@W:Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1303||IdleLineDetector.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/103
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1305||ManchesDecoder_Adapter.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/103
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1306||ManchesDecoder_Adapter.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/254
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1307||ManchesDecoder_Adapter.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/242
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1308||ManchesDecoder_Adapter.vhd(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesDecoder_Adapter.vhd'/linenumber/217
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1311||ManchesEncoder.vhd(80);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesEncoder.vhd'/linenumber/80
Implementation;Synthesis|| CD638 ||@W:Signal tx_preamble_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1312||ManchesEncoder.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\ManchesEncoder.vhd'/linenumber/88
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1321||TX_SM.vhd(96);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/96
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal collision_detect_sync10MHz_d; possible missing assignment in an if or case statement.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1324||TX_SM.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/155
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1325||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1326||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1327||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1328||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1329||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1330||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1331||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1332||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1333||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1334||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_add_cmpr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1335||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1336||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1337||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1338||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal coll_det_reset. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1339||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1340||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1341||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1342||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1343||TX_SM.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/126
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1344||TX_SM.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/126
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1345||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1346||TX_SM.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_SM.vhd'/linenumber/171
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1353||TX_Collision_Detector.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/155
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1354||TX_Collision_Detector.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/175
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1356||TX_Collision_Detector.vhd(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/195
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1357||TX_Collision_Detector.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/214
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1358||TX_Collision_Detector.vhd(231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/231
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Sync2TxClk_loopback_3(1 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1360||TX_Collision_Detector.vhd(101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/101
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1367||FIFOs.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/94
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1368||FIFOs.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/95
Implementation;Synthesis|| CD638 ||@W:Signal active_fifo_rst is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1369||FIFOs.vhd(115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/115
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1372||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1373||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1374||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1375||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1376||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1377||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1378||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1379||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1380||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1381||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1382||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1383||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1384||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1385||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1386||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1387||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1388||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1389||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1390||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1391||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1392||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1393||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1394||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1395||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1396||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1397||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1404||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1405||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1406||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1407||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1409||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1412||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1413||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1414||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1415||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1417||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1418||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1423||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1424||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1425||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1426||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1427||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1428||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1429||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1430||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1431||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1432||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1433||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1434||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1435||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1436||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1437||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1438||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1439||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1440||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1441||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1442||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1443||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1444||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1445||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1446||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1447||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1448||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1449||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1450||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1451||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1452||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1453||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1454||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1455||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1456||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1457||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1458||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1459||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1460||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1461||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1462||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1464||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1465||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1466||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1467||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1468||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1469||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1470||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1471||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1472||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1473||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1474||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1475||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1476||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1477||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1478||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1479||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1480||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1481||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1482||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1483||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1484||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1485||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1486||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1487||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1488||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1492||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1493||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1494||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1495||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1496||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1497||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1498||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1499||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1500||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1501||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1502||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1503||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1504||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1505||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1506||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1507||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1508||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1509||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1510||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1511||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1512||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1513||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1514||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1515||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1516||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1517||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1522||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1523||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1524||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1525||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1527||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1530||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1531||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1532||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1533||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1535||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1536||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1541||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1542||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1543||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1545||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1546||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1547||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1548||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1549||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1550||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1551||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1552||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1553||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1554||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1555||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1556||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1557||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1558||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1559||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1560||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1561||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1562||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1563||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1564||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1565||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1566||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1567||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1568||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1569||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1570||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1571||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1572||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1573||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1574||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1575||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1576||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1577||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1578||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1579||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1580||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1582||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1583||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1584||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1585||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1586||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1587||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1588||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1589||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1590||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1591||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1592||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1593||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1594||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1595||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1596||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1597||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1598||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1599||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1600||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1601||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1602||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1603||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1604||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1605||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1606||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RX_FIFO_DOUT(8 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1609||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal iRX_FIFO_rd_en(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1610||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RX_FIFO_UNDERRUN; possible missing assignment in an if or case statement.||m2s010_som.srr(1611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1611||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RX_FIFO_OVERFLOW; possible missing assignment in an if or case statement.||m2s010_som.srr(1612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1612||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RX_FIFO_Full; possible missing assignment in an if or case statement.||m2s010_som.srr(1613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1613||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RX_FIFO_Empty; possible missing assignment in an if or case statement.||m2s010_som.srr(1614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1614||FIFOs.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\FIFOs.vhd'/linenumber/308
Implementation;Synthesis|| CD434 ||@W:Signal scratch_pad_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1649||uP_if.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/614
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1650||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1651||uP_if.vhd(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/672
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1652||uP_if.vhd(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/640
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1653||uP_if.vhd(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/670
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1654||uP_if.vhd(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/638
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1655||uP_if.vhd(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/668
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1656||uP_if.vhd(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/636
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1657||uP_if.vhd(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/666
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1658||uP_if.vhd(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/632
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1659||uP_if.vhd(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/664
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1660||uP_if.vhd(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/662
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1661||uP_if.vhd(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/660
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1662||uP_if.vhd(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/634
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1663||uP_if.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/658
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1664||uP_if.vhd(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/628
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1665||uP_if.vhd(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/656
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1666||uP_if.vhd(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/654
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_packet_depth is not in sensitivity list.||m2s010_som.srr(1667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1667||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1668||uP_if.vhd(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/652
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1669||uP_if.vhd(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/682
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1670||uP_if.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/650
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1671||uP_if.vhd(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/680
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1672||uP_if.vhd(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/648
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1673||uP_if.vhd(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/678
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1674||uP_if.vhd(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/646
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1675||uP_if.vhd(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/676
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1676||uP_if.vhd(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/644
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1677||uP_if.vhd(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/674
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1678||uP_if.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/642
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1689||Interrupts.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/206
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1690||Interrupts.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/207
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1691||Interrupts.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/207
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1704||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1705||Interrupts.vhd(109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/109
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1706||Interrupts.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/111
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1708||Interrupts.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/111
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1709||Interrupts.vhd(109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/109
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1710||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1711||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1712||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1713||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register up_EOP_del_3(5 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1714||Interrupts.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/254
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1717||Interrupts.vhd(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/267
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1718||Interrupts.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/288
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1719||Interrupts.vhd(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/330
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1720||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1721||Interrupts.vhd(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/267
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1722||Interrupts.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/288
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1723||Interrupts.vhd(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/330
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1724||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Pkt_Depth_TX_Err_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1726||uP_if.vhd(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/815
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_packet_depth_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1727||uP_if.vhd(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/815
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_packet_depth_d1_1(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1728||uP_if.vhd(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/815
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scratch_pad_reg_4(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1729||uP_if.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/480
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 15 to 3 of BW_Debug_3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1730||uP_if.vhd(835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/835
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1731||uP_if.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\uP_if.vhd'/linenumber/616
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1734||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1735||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(1739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1739||CommsFPGA_top.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CommsFPGA_top.vhd'/linenumber/184
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1744||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of iint_reg(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1745||Interrupts.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/426
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of iint_reg(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1747||Interrupts.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/426
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1748||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1749||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of tx_FIFO_UNDERRUN_int_d(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1750||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1751||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1752||Interrupts.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/394
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1753||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1754||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1755||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1756||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element tx_col_detect_en. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1772||TX_Collision_Detector.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\TX_Collision_Detector.vhd'/linenumber/157
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1787||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1788||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1789||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1790||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1791||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1792||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1801);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1801||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1802||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(1830);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1830||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1885);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1885||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1886);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1886||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1887);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1887||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1888);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1888||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/1965||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2035);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2035||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2036);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2036||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2192||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2193||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2194||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2195||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2196||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2197||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2198||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2199||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2200||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2201||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2202||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2203||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2204||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2205||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2206||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 27 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.collision_detect_sync10MHz_d.  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(2277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2277||tx_sm.vhd(155);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\tx_sm.vhd'/linenumber/155
Implementation;Synthesis|| MT530 ||@W:Found inferred clock uP_if|BW_Debug_inferred_clock[2] which controls 1916 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug_reg. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2278||up_if.vhd(849);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\up_if.vhd'/linenumber/849
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1053 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_coll_detect_cnt[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2279||tx_collision_detector.vhd(233);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\tx_collision_detector.vhd'/linenumber/233
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2280||manchesencoder.vhd(159);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\manchesencoder.vhd'/linenumber/159
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 734 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2281||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 1225 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2282||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2283||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2284||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2285||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2286||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 2933 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2287||syn_dics.v(7087);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/7087
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2288||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 17 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2289||syn_dics.v(7495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/7495
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2290||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2422||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2423||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2424||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2425||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2426||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2427||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2428||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2429||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2430||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2431||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(2598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2598||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2635||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2636||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2637||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2638||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2639||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2640||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2641||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2642||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2643||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2644||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2645||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2646||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2647||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2648||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2736||syn_dics.v(7059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/7059
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2737||syn_dics.v(7087);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/7087
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[451] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2738||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[452] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2739||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[453] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2740||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[454] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2741||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[455] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2742||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[456] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2743||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[450:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2745||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[457] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2748||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[456] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2749||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[455] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2750||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[454] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2751||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[453] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2752||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[452] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2753||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2937||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2938||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(2940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2940||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(2941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2941||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2943||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2944||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2945||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2946);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2946||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock uP_if|BW_Debug_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug[2]"||m2s010_som.srr(2947);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2947||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2948);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2948||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2949);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2949||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2950);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2950||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(2951);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2951||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2952);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2952||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2953);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2953||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2967||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2969||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2998);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.srr'/linenumber/2998||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (1) out of (10) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
