* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/ubuntu/Desktop/FPGA-OpenFPGA/fabric/generate_fabric/run001
python3 /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/vpr_arch/k6_frac_N10_tileable_40nm.xml /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif --top_module and2 --run_dir /home/ubuntu/Desktop/FPGA-OpenFPGA/fabric/generate_fabric/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow vpr_blif --openfpga_shell_template /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_shell_scripts/generate_fabric_example_script.openfpga --openfpga_arch_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_arch/k6_frac_N10_40nm_openfpga.xml --openfpga_sim_setting_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml --openfpga_verilog_output_dir /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/tasks/basic_tests/generate_fabric/latest/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --activity_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --base_verilog /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --power --power_tech /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --arch_variable_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/tasks/fabric/generate_fabric/design_variables.yml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/ubuntu/Desktop/FPGA-OpenFPGA/fabric/generate_fabric/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --flow_config /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/tasks/fabric/generate_fabric/config/task.conf --default_tool_path /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP and2 --ACT /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v
* * * * * * * * * * * * * * * * * * * * 
Traceback (most recent call last):
  File "/home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py", line 22, in <module>
    from envyaml import EnvYAML
ModuleNotFoundError: No module named 'envyaml'
