module partsel_00705(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [24:6] x4;
  wire signed [7:27] x5;
  wire [5:24] x6;
  wire signed [7:25] x7;
  wire signed [7:31] x8;
  wire signed [2:31] x9;
  wire [31:6] x10;
  wire signed [28:6] x11;
  wire signed [28:7] x12;
  wire [6:30] x13;
  wire signed [25:5] x14;
  wire [31:3] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:5] p0 = 964871653;
  localparam [4:26] p1 = 609632979;
  localparam signed [1:25] p2 = 200616287;
  localparam signed [2:29] p3 = 711657294;
  assign x4 = (x1[18 +: 3] & {x2[15 +: 1], (x1[19 +: 4] & {{x1[16], x2[17 -: 2]}, (x1[11 + s0 -: 7] | p2[16 + s3 +: 2])})});
  assign x5 = x0[28 + s1 +: 2];
  assign x6 = x3[20 + s3 -: 5];
  assign x7 = (x3 - p2[26 + s0 +: 5]);
  assign x8 = ((p2 - p3[16 -: 1]) - x5);
  assign x9 = x5;
  assign x10 = ((x7 & {{p1[22 -: 2], (!ctrl[2] && !ctrl[1] && !ctrl[1] ? x5[16] : p2)}, p3[21 + s2 +: 3]}) + x5[27 + s0 +: 4]);
  assign x11 = (p0 + x7[31 + s3 +: 8]);
  assign x12 = p3;
  assign x13 = ((ctrl[2] || ctrl[3] || !ctrl[0] ? x4 : p2[31 + s3 +: 1]) + p2[11]);
  assign x14 = p0[27 + s0 -: 3];
  assign x15 = ({2{(p0 & ((((p1 - p3) & (x1[6 + s3] & p2[6 + s0])) ^ p0) | (!ctrl[0] || !ctrl[3] || ctrl[3] ? (p0[27 + s3 +: 3] & p0[13]) : x10[2 + s2 +: 3])))}} ^ (x3[2 + s1 -: 6] | (x11[9] + ({(x6[7 + s3 -: 7] & ((p2[17 +: 1] + (x2 & (p2[23 + s1 -: 4] - x3[15 + s0 +: 6]))) | x10[4 + s2 -: 8])), x3} | {x13[15 + s3 -: 4], (p3[30 + s2 -: 3] | x9[21 + s3 -: 2])}))));
  assign y0 = x15[26 + s0 +: 7];
  assign y1 = p2[20];
  assign y2 = x11[17 + s1 -: 2];
  assign y3 = p3[21 + s3 -: 4];
endmodule
