// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "11/11/2019 01:03:28"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	MD_rw,
	clk,
	PC_ld,
	PC_clr,
	PC_f,
	IR_ld,
	IR_clr,
	RI1_in,
	RI2_in,
	RO1_out,
	RO2_out,
	RO1_ld,
	RO2_ld,
	RI1_ld,
	RI2_ld,
	R3_ld,
	R1_ld,
	R2_ld,
	Mux_1s,
	Mux_2s,
	Mux_3s,
	ALU_s,
	flg_ld,
	flag_out,
	Inst,
	CompOutExt);
input 	MD_rw;
input 	clk;
input 	PC_ld;
input 	PC_clr;
input 	PC_f;
input 	IR_ld;
input 	IR_clr;
input 	[7:0] RI1_in;
input 	[7:0] RI2_in;
output 	[7:0] RO1_out;
output 	[7:0] RO2_out;
input 	RO1_ld;
input 	RO2_ld;
input 	RI1_ld;
input 	RI2_ld;
input 	R3_ld;
input 	R1_ld;
input 	R2_ld;
input 	[1:0] Mux_1s;
input 	[1:0] Mux_2s;
input 	[1:0] Mux_3s;
input 	[3:0] ALU_s;
input 	flg_ld;
output 	[1:0] flag_out;
output 	[15:0] Inst;
output 	[7:0] CompOutExt;

// Design Ports Information
// RO1_out[0]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[1]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[2]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[3]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[4]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[5]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO1_out[7]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[0]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[1]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[2]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[5]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[6]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RO2_out[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag_out[0]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag_out[1]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[0]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[7]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[8]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[9]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[10]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[11]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[12]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[0]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[2]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[4]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[5]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[6]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CompOutExt[7]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mux_3s[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mux_3s[1]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RO1_ld	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RO2_ld	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALU_s[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mux_2s[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mux_2s[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALU_s[0]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALU_s[3]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALU_s[2]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// flg_ld	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IR_clr	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IR_ld	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mux_1s[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mux_1s[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R3_ld	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1_ld	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2_ld	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_ld	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[0]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_ld	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MD_rw	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[4]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[5]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI1_in[7]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RI2_in[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_f	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_clr	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_ld	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU1|sub_sig|Add1~6_combout ;
wire \ALU1|compU|LessThan1~1_cout ;
wire \ALU1|compU|LessThan1~3_cout ;
wire \ALU1|compU|LessThan1~5_cout ;
wire \ALU1|compU|LessThan1~7_cout ;
wire \ALU1|compU|LessThan1~9_cout ;
wire \ALU1|compU|LessThan1~11_cout ;
wire \ALU1|compU|LessThan1~13_cout ;
wire \ALU1|compU|LessThan1~14_combout ;
wire \ALU1|compU|LessThan0~1_cout ;
wire \ALU1|compU|LessThan0~3_cout ;
wire \ALU1|compU|LessThan0~5_cout ;
wire \ALU1|compU|LessThan0~7_cout ;
wire \ALU1|compU|LessThan0~9_cout ;
wire \ALU1|compU|LessThan0~11_cout ;
wire \ALU1|compU|LessThan0~13_cout ;
wire \ALU1|compU|LessThan0~14_combout ;
wire \ALU1|sub_sig|Add1~2_combout ;
wire \ALU1|sub_sig|Add1~3_combout ;
wire \ALU1|Mux7~2_combout ;
wire \ALU1|Mux7~6_combout ;
wire \ALU1|Mux7~11_combout ;
wire \ALU1|Mux6~17_combout ;
wire \ALU1|Mux6~18_combout ;
wire \compExt|Equal0~1_combout ;
wire \ALU1|Mux5~7_combout ;
wire \ALU1|Mux5~8_combout ;
wire \ALU1|Mux5~9_combout ;
wire \ALU1|sub_sig|Add1~14_combout ;
wire \ALU1|Mux4~11_combout ;
wire \ALU1|sub_sig|Add1~17_combout ;
wire \ALU1|Mux3~9_combout ;
wire \ALU1|sub_sig|Add1~20_combout ;
wire \ALU1|Mux1~4_combout ;
wire \ALU1|Mux0~4_combout ;
wire \ALU1|sub_sig|Add1~33_combout ;
wire \ALU1|compU|comb~0_combout ;
wire \ALU1|compU|comb~1_combout ;
wire \PC1|Add0~0_combout ;
wire \PC1|Add0~9_combout ;
wire \ALU1|Mux7~14_combout ;
wire \ALU1|Mux4~18_combout ;
wire \MD_rw~combout ;
wire \RI2|reg_var[3]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \RI2_ld~combout ;
wire \RI1_ld~combout ;
wire \R3_ld~combout ;
wire \R1_ld~combout ;
wire \IR_clr~combout ;
wire \PC1|address_prog[0]~11_combout ;
wire \PC_clr~combout ;
wire \PC_ld~combout ;
wire \PC1|address_prog[10]~13_combout ;
wire \PC_f~combout ;
wire \PC1|address_prog[0]~12 ;
wire \PC1|address_prog[1]~15 ;
wire \PC1|address_prog[2]~17 ;
wire \PC1|address_prog[3]~19 ;
wire \PC1|address_prog[4]~21 ;
wire \PC1|address_prog[5]~23 ;
wire \PC1|address_prog[6]~25 ;
wire \PC1|address_prog[7]~27 ;
wire \PC1|address_prog[8]~29 ;
wire \PC1|address_prog[9]~30_combout ;
wire \IR|reg_var~11_combout ;
wire \IR_ld~combout ;
wire \IR|reg_var[11]~1_combout ;
wire \PC1|Add0~10_combout ;
wire \PC1|address_prog[9]~31 ;
wire \PC1|address_prog[10]~32_combout ;
wire \IR|reg_var~9_combout ;
wire \PC1|Add0~8_combout ;
wire \PC1|address_prog[8]~28_combout ;
wire \IR|reg_var~8_combout ;
wire \PC1|Add0~7_combout ;
wire \PC1|address_prog[7]~26_combout ;
wire \IR|reg_var~7_combout ;
wire \PC1|Add0~6_combout ;
wire \PC1|address_prog[6]~24_combout ;
wire \IR|reg_var~6_combout ;
wire \PC1|Add0~5_combout ;
wire \PC1|address_prog[5]~22_combout ;
wire \IR|reg_var~5_combout ;
wire \PC1|Add0~4_combout ;
wire \PC1|address_prog[4]~20_combout ;
wire \IR|reg_var~4_combout ;
wire \PC1|Add0~3_combout ;
wire \PC1|address_prog[3]~18_combout ;
wire \IR|reg_var~3_combout ;
wire \PC1|Add0~2_combout ;
wire \PC1|address_prog[2]~16_combout ;
wire \IR|reg_var~2_combout ;
wire \PC1|Add0~1_combout ;
wire \PC1|address_prog[1]~14_combout ;
wire \IR|reg_var~0_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \ALU1|Mux7~12_combout ;
wire \RI1|reg_var[7]~feeder_combout ;
wire \R3|reg_var[7]~feeder_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \ALU1|Mux0~1_combout ;
wire \ALU1|Mux0~2_combout ;
wire \ALU1|Mux5~10_combout ;
wire \RI2|reg_var[2]~feeder_combout ;
wire \RI1|reg_var[3]~feeder_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \R2|reg_var[3]~feeder_combout ;
wire \R2_ld~combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \ALU1|Mux4~9_combout ;
wire \ALU1|sub_sig|Add1~11_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \ALU1|sub_sig|Add1~8_combout ;
wire \ALU1|sub_sig|Add1~5_cout ;
wire \ALU1|sub_sig|Add1~7 ;
wire \ALU1|sub_sig|Add1~10 ;
wire \ALU1|sub_sig|Add1~13 ;
wire \ALU1|sub_sig|Add1~15_combout ;
wire \ALU1|Mux4~16_combout ;
wire \ALU1|Mux4~17_combout ;
wire \ALU1|Mux4~10_combout ;
wire \ALU1|Mux2~2_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \R1|reg_var[6]~feeder_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \ALU1|Mux1~9_combout ;
wire \ALU1|sub_sig|Add1~23_combout ;
wire \RI1|reg_var[5]~feeder_combout ;
wire \R3|reg_var[5]~feeder_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \ALU1|Mux2~10_combout ;
wire \ALU1|sub_sig|Add1~16 ;
wire \ALU1|sub_sig|Add1~19 ;
wire \ALU1|sub_sig|Add1~21_combout ;
wire \ALU1|Mux2~13_combout ;
wire \ALU1|Mux2~11_combout ;
wire \ALU1|Mux6~11_combout ;
wire \ALU1|Mux4~6_combout ;
wire \ALU1|Mux4~13_combout ;
wire \ALU1|ShiftRight0~2_combout ;
wire \ALU1|Mux2~3_combout ;
wire \ALU1|Mux2~4_combout ;
wire \ALU1|Mux4~7_combout ;
wire \ALU1|Mux2~5_combout ;
wire \ALU1|ShiftLeft0~3_combout ;
wire \ALU1|ShiftLeft0~8_combout ;
wire \ALU1|ShiftLeft0~6_combout ;
wire \ALU1|Mux2~6_combout ;
wire \ALU1|Mux2~7_combout ;
wire \ALU1|Mux2~8_combout ;
wire \ALU1|Mux2~9_combout ;
wire \ALU1|Mux2~12_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \R2|reg_var[5]~feeder_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \ALU1|sub_sig|Add1~22 ;
wire \ALU1|sub_sig|Add1~24_combout ;
wire \ALU1|Mux1~12_combout ;
wire \ALU1|Mux1~10_combout ;
wire \ALU1|Mux5~2_combout ;
wire \ALU1|ShiftLeft0~2_combout ;
wire \ALU1|Mux1~2_combout ;
wire \R1|reg_var[2]~feeder_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \ALU1|ShiftLeft0~4_combout ;
wire \ALU1|ShiftLeft0~5_combout ;
wire \ALU1|Mux1~5_combout ;
wire \ALU1|Mux1~6_combout ;
wire \ALU1|Mux1~3_combout ;
wire \ALU1|Mux1~7_combout ;
wire \ALU1|Mux1~8_combout ;
wire \ALU1|Mux1~11_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \R2|reg_var[6]~feeder_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \ALU1|ShiftRight1~5_combout ;
wire \ALU1|ShiftRight1~6_combout ;
wire \ALU1|Mux5~12_combout ;
wire \ALU1|Mux4~12_combout ;
wire \ALU1|Mux4~14_combout ;
wire \ALU1|Mux4~15_combout ;
wire \ALU1|Mux3~2_combout ;
wire \ALU1|ShiftRight0~0_combout ;
wire \ALU1|ShiftRight1~0_combout ;
wire \ALU1|ShiftRight0~1_combout ;
wire \ALU1|sub_sig|Add1~18_combout ;
wire \ALU1|Mux3~12_combout ;
wire \ALU1|Mux3~10_combout ;
wire \ALU1|Mux3~4_combout ;
wire \ALU1|Mux3~5_combout ;
wire \ALU1|Mux3~6_combout ;
wire \ALU1|Mux3~3_combout ;
wire \ALU1|Mux3~7_combout ;
wire \ALU1|Mux3~8_combout ;
wire \ALU1|Mux3~11_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \ALU1|Mux0~0_combout ;
wire \ALU1|Mux5~4_combout ;
wire \ALU1|sub_sig|Add1~12_combout ;
wire \ALU1|Mux5~13_combout ;
wire \ALU1|Mux5~5_combout ;
wire \ALU1|Mux5~6_combout ;
wire \ALU1|ShiftRight1~1_combout ;
wire \ALU1|ShiftRight1~2_combout ;
wire \ALU1|Mux4~8_combout ;
wire \ALU1|ShiftRight1~3_combout ;
wire \ALU1|ShiftRight0~3_combout ;
wire \ALU1|ShiftRight0~4_combout ;
wire \ALU1|ShiftRight1~4_combout ;
wire \ALU1|Mux5~3_combout ;
wire \ALU1|Mux5~11_combout ;
wire \RI1|reg_var[1]~feeder_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \R2|reg_var[1]~feeder_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \ALU1|Mux6~22_combout ;
wire \ALU1|sub_sig|Add1~9_combout ;
wire \ALU1|Mux6~21_combout ;
wire \ALU1|Mux6~19_combout ;
wire \ALU1|Mux6~12_combout ;
wire \ALU1|Mux6~13_combout ;
wire \ALU1|Mux6~14_combout ;
wire \ALU1|Mux6~20_combout ;
wire \ALU1|Mux6~15_combout ;
wire \ALU1|Mux6~9_combout ;
wire \ALU1|Mux6~8_combout ;
wire \ALU1|Mux6~10_combout ;
wire \ALU1|Mux6~16_combout ;
wire \ALU1|Mux6~23_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \ALU1|ShiftLeft0~0_combout ;
wire \ALU1|ShiftLeft0~7_combout ;
wire \ALU1|sub_sig|Add1~26_combout ;
wire \ALU1|sub_sig|Add1~27_combout ;
wire \ALU1|sub_sig|Add1~28_combout ;
wire \ALU1|sub_sig|Add1~34_combout ;
wire \ALU1|sub_sig|Add1~30_combout ;
wire \ALU1|sub_sig|Add1~29_combout ;
wire \ALU1|sub_sig|Add1~25 ;
wire \ALU1|sub_sig|Add1~31_combout ;
wire \ALU1|Mux0~3_combout ;
wire \ALU1|Mux0~5_combout ;
wire \ALU1|Mux0~6_combout ;
wire \ALU1|Mux0~7_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \R2|reg_var[7]~feeder_combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \ALU1|ShiftLeft0~1_combout ;
wire \ALU1|Mux7~7_combout ;
wire \ALU1|Mux7~8_combout ;
wire \ALU1|Mux7~9_combout ;
wire \ALU1|Mux7~3_combout ;
wire \ALU1|Mux7~4_combout ;
wire \ALU1|Mux7~5_combout ;
wire \ALU1|Mux7~10_combout ;
wire \ALU1|Mux7~13_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \RO1_ld~combout ;
wire \RO1|reg_var[3]~feeder_combout ;
wire \RO1|reg_var[4]~feeder_combout ;
wire \RO1|reg_var[5]~feeder_combout ;
wire \RO1|reg_var[6]~feeder_combout ;
wire \RO1|reg_var[7]~feeder_combout ;
wire \RO2_ld~combout ;
wire \RO2|reg_var[3]~feeder_combout ;
wire \RO2|reg_var[4]~feeder_combout ;
wire \RO2|reg_var[5]~feeder_combout ;
wire \RO2|reg_var[7]~feeder_combout ;
wire \flg_ld~combout ;
wire \IR|reg_var~10_combout ;
wire \IR|reg_var~12_combout ;
wire \IR|reg_var~13_combout ;
wire \IR|reg_var~14_combout ;
wire \IR|reg_var~15_combout ;
wire \IR|reg_var~16_combout ;
wire \compExt|LessThan1~1_cout ;
wire \compExt|LessThan1~3_cout ;
wire \compExt|LessThan1~5_cout ;
wire \compExt|LessThan1~7_cout ;
wire \compExt|LessThan1~9_cout ;
wire \compExt|LessThan1~11_cout ;
wire \compExt|LessThan1~13_cout ;
wire \compExt|LessThan1~14_combout ;
wire \compExt|comb~1_combout ;
wire \compExt|Equal0~3_combout ;
wire \compExt|Equal0~2_combout ;
wire \compExt|Equal0~0_combout ;
wire \compExt|Equal0~4_combout ;
wire \compExt|comb~0_combout ;
wire \compExt|comb~2_combout ;
wire \compExt|LessThan0~1_cout ;
wire \compExt|LessThan0~3_cout ;
wire \compExt|LessThan0~5_cout ;
wire \compExt|LessThan0~7_cout ;
wire \compExt|LessThan0~9_cout ;
wire \compExt|LessThan0~11_cout ;
wire \compExt|LessThan0~13_cout ;
wire \compExt|LessThan0~14_combout ;
wire [1:0] \flag|reg_var ;
wire [7:0] \RI2|reg_var ;
wire [7:0] \RI1|reg_var ;
wire [7:0] \RO1|reg_var ;
wire [7:0] \RO2|reg_var ;
wire [7:0] \R2|reg_var ;
wire [7:0] \R3|reg_var ;
wire [7:0] \R1|reg_var ;
wire [15:0] \MemPro|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ALU1|comp|result ;
wire [7:0] \compExt|result ;
wire [10:0] \PC1|address_prog ;
wire [15:0] \IR|reg_var ;
wire [7:0] \MemData|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ALU1|compU|result ;
wire [7:0] \RI2_in~combout ;
wire [7:0] \RI1_in~combout ;
wire [1:0] \Mux_3s~combout ;
wire [1:0] \Mux_2s~combout ;
wire [1:0] \Mux_1s~combout ;
wire [3:0] \ALU_s~combout ;

wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \MemPro|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [7:0] \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MemPro|altsyncram_component|auto_generated|q_a [0] = \MemPro|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [1] = \MemPro|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [2] = \MemPro|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [3] = \MemPro|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [4] = \MemPro|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [5] = \MemPro|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [6] = \MemPro|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [7] = \MemPro|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [8] = \MemPro|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [9] = \MemPro|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [10] = \MemPro|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [11] = \MemPro|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [12] = \MemPro|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [13] = \MemPro|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \MemPro|altsyncram_component|auto_generated|q_a [14] = \MemPro|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \MemPro|altsyncram_component|auto_generated|q_a [15] = \MemPro|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \MemData|altsyncram_component|auto_generated|q_a [0] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MemData|altsyncram_component|auto_generated|q_a [1] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MemData|altsyncram_component|auto_generated|q_a [2] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MemData|altsyncram_component|auto_generated|q_a [3] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MemData|altsyncram_component|auto_generated|q_a [4] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MemData|altsyncram_component|auto_generated|q_a [5] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MemData|altsyncram_component|auto_generated|q_a [6] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MemData|altsyncram_component|auto_generated|q_a [7] = \MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \ALU1|sub_sig|Add1~6 (
// Equation(s):
// \ALU1|sub_sig|Add1~6_combout  = (\ALU1|sub_sig|Add1~3_combout  & ((\Mux23~1_combout  & (\ALU1|sub_sig|Add1~5_cout  & VCC)) # (!\Mux23~1_combout  & (!\ALU1|sub_sig|Add1~5_cout )))) # (!\ALU1|sub_sig|Add1~3_combout  & ((\Mux23~1_combout  & 
// (!\ALU1|sub_sig|Add1~5_cout )) # (!\Mux23~1_combout  & ((\ALU1|sub_sig|Add1~5_cout ) # (GND)))))
// \ALU1|sub_sig|Add1~7  = CARRY((\ALU1|sub_sig|Add1~3_combout  & (!\Mux23~1_combout  & !\ALU1|sub_sig|Add1~5_cout )) # (!\ALU1|sub_sig|Add1~3_combout  & ((!\ALU1|sub_sig|Add1~5_cout ) # (!\Mux23~1_combout ))))

	.dataa(\ALU1|sub_sig|Add1~3_combout ),
	.datab(\Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~5_cout ),
	.combout(\ALU1|sub_sig|Add1~6_combout ),
	.cout(\ALU1|sub_sig|Add1~7 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~6 .lut_mask = 16'h9617;
defparam \ALU1|sub_sig|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y33
cycloneii_ram_block \MemData|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MD_rw~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux16~1_combout ,\Mux17~1_combout ,\Mux18~1_combout ,\Mux19~1_combout ,\Mux20~1_combout ,\Mux21~1_combout ,\Mux22~1_combout ,\Mux23~1_combout }),
	.portaaddr({\ALU1|Mux0~7_combout ,\ALU1|Mux1~11_combout ,\ALU1|Mux2~12_combout ,\ALU1|Mux3~11_combout ,\ALU1|Mux4~15_combout ,\ALU1|Mux5~11_combout ,\ALU1|Mux6~23_combout ,\ALU1|Mux7~13_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memdados:MemData|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MemData|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \ALU1|compU|LessThan1~1 (
// Equation(s):
// \ALU1|compU|LessThan1~1_cout  = CARRY((!\Mux23~1_combout  & \Mux15~1_combout ))

	.dataa(\Mux23~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU1|compU|LessThan1~1_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~1 .lut_mask = 16'h0044;
defparam \ALU1|compU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \ALU1|compU|LessThan1~3 (
// Equation(s):
// \ALU1|compU|LessThan1~3_cout  = CARRY((\Mux14~1_combout  & (\Mux22~1_combout  & !\ALU1|compU|LessThan1~1_cout )) # (!\Mux14~1_combout  & ((\Mux22~1_combout ) # (!\ALU1|compU|LessThan1~1_cout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~1_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~3_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~3 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \ALU1|compU|LessThan1~5 (
// Equation(s):
// \ALU1|compU|LessThan1~5_cout  = CARRY((\Mux21~1_combout  & (\Mux13~1_combout  & !\ALU1|compU|LessThan1~3_cout )) # (!\Mux21~1_combout  & ((\Mux13~1_combout ) # (!\ALU1|compU|LessThan1~3_cout ))))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~3_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~5_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~5 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \ALU1|compU|LessThan1~7 (
// Equation(s):
// \ALU1|compU|LessThan1~7_cout  = CARRY((\Mux12~1_combout  & (\Mux20~1_combout  & !\ALU1|compU|LessThan1~5_cout )) # (!\Mux12~1_combout  & ((\Mux20~1_combout ) # (!\ALU1|compU|LessThan1~5_cout ))))

	.dataa(\Mux12~1_combout ),
	.datab(\Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~5_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~7_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~7 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \ALU1|compU|LessThan1~9 (
// Equation(s):
// \ALU1|compU|LessThan1~9_cout  = CARRY((\Mux11~1_combout  & ((!\ALU1|compU|LessThan1~7_cout ) # (!\Mux19~1_combout ))) # (!\Mux11~1_combout  & (!\Mux19~1_combout  & !\ALU1|compU|LessThan1~7_cout )))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~7_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~9_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~9 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \ALU1|compU|LessThan1~11 (
// Equation(s):
// \ALU1|compU|LessThan1~11_cout  = CARRY((\Mux10~1_combout  & (\Mux18~1_combout  & !\ALU1|compU|LessThan1~9_cout )) # (!\Mux10~1_combout  & ((\Mux18~1_combout ) # (!\ALU1|compU|LessThan1~9_cout ))))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~9_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~11_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~11 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \ALU1|compU|LessThan1~13 (
// Equation(s):
// \ALU1|compU|LessThan1~13_cout  = CARRY((\Mux9~1_combout  & ((!\ALU1|compU|LessThan1~11_cout ) # (!\Mux17~1_combout ))) # (!\Mux9~1_combout  & (!\Mux17~1_combout  & !\ALU1|compU|LessThan1~11_cout )))

	.dataa(\Mux9~1_combout ),
	.datab(\Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan1~11_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan1~13_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan1~13 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \ALU1|compU|LessThan1~14 (
// Equation(s):
// \ALU1|compU|LessThan1~14_combout  = (\Mux8~1_combout  & ((\ALU1|compU|LessThan1~13_cout ) # (!\Mux16~1_combout ))) # (!\Mux8~1_combout  & (\ALU1|compU|LessThan1~13_cout  & !\Mux16~1_combout ))

	.dataa(\Mux8~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~1_combout ),
	.cin(\ALU1|compU|LessThan1~13_cout ),
	.combout(\ALU1|compU|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|LessThan1~14 .lut_mask = 16'hA0FA;
defparam \ALU1|compU|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \ALU1|compU|LessThan0~1 (
// Equation(s):
// \ALU1|compU|LessThan0~1_cout  = CARRY((\Mux23~1_combout  & !\Mux15~1_combout ))

	.dataa(\Mux23~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU1|compU|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALU1|compU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \ALU1|compU|LessThan0~3 (
// Equation(s):
// \ALU1|compU|LessThan0~3_cout  = CARRY((\Mux14~1_combout  & ((!\ALU1|compU|LessThan0~1_cout ) # (!\Mux22~1_combout ))) # (!\Mux14~1_combout  & (!\Mux22~1_combout  & !\ALU1|compU|LessThan0~1_cout )))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \ALU1|compU|LessThan0~5 (
// Equation(s):
// \ALU1|compU|LessThan0~5_cout  = CARRY((\Mux21~1_combout  & ((!\ALU1|compU|LessThan0~3_cout ) # (!\Mux13~1_combout ))) # (!\Mux21~1_combout  & (!\Mux13~1_combout  & !\ALU1|compU|LessThan0~3_cout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~5 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \ALU1|compU|LessThan0~7 (
// Equation(s):
// \ALU1|compU|LessThan0~7_cout  = CARRY((\Mux12~1_combout  & ((!\ALU1|compU|LessThan0~5_cout ) # (!\Mux20~1_combout ))) # (!\Mux12~1_combout  & (!\Mux20~1_combout  & !\ALU1|compU|LessThan0~5_cout )))

	.dataa(\Mux12~1_combout ),
	.datab(\Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~7 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \ALU1|compU|LessThan0~9 (
// Equation(s):
// \ALU1|compU|LessThan0~9_cout  = CARRY((\Mux11~1_combout  & (\Mux19~1_combout  & !\ALU1|compU|LessThan0~7_cout )) # (!\Mux11~1_combout  & ((\Mux19~1_combout ) # (!\ALU1|compU|LessThan0~7_cout ))))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \ALU1|compU|LessThan0~11 (
// Equation(s):
// \ALU1|compU|LessThan0~11_cout  = CARRY((\Mux10~1_combout  & ((!\ALU1|compU|LessThan0~9_cout ) # (!\Mux18~1_combout ))) # (!\Mux10~1_combout  & (!\Mux18~1_combout  & !\ALU1|compU|LessThan0~9_cout )))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALU1|compU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \ALU1|compU|LessThan0~13 (
// Equation(s):
// \ALU1|compU|LessThan0~13_cout  = CARRY((\Mux9~1_combout  & (\Mux17~1_combout  & !\ALU1|compU|LessThan0~11_cout )) # (!\Mux9~1_combout  & ((\Mux17~1_combout ) # (!\ALU1|compU|LessThan0~11_cout ))))

	.dataa(\Mux9~1_combout ),
	.datab(\Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|compU|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU1|compU|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU1|compU|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALU1|compU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \ALU1|compU|LessThan0~14 (
// Equation(s):
// \ALU1|compU|LessThan0~14_combout  = (\Mux8~1_combout  & (\ALU1|compU|LessThan0~13_cout  & \Mux16~1_combout )) # (!\Mux8~1_combout  & ((\ALU1|compU|LessThan0~13_cout ) # (\Mux16~1_combout )))

	.dataa(\Mux8~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~1_combout ),
	.cin(\ALU1|compU|LessThan0~13_cout ),
	.combout(\ALU1|compU|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|LessThan0~14 .lut_mask = 16'hF550;
defparam \ALU1|compU|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneii_lcell_comb \ALU1|sub_sig|Add1~2 (
// Equation(s):
// \ALU1|sub_sig|Add1~2_combout  = \ALU_s~combout [1] $ (\ALU_s~combout [0])

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\ALU_s~combout [0]),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~2 .lut_mask = 16'h33CC;
defparam \ALU1|sub_sig|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneii_lcell_comb \ALU1|sub_sig|Add1~3 (
// Equation(s):
// \ALU1|sub_sig|Add1~3_combout  = \ALU_s~combout [1] $ (\Mux15~1_combout )

	.dataa(\ALU_s~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~3 .lut_mask = 16'h55AA;
defparam \ALU1|sub_sig|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneii_lcell_comb \ALU1|Mux7~2 (
// Equation(s):
// \ALU1|Mux7~2_combout  = (!\ALU_s~combout [3] & ((\ALU1|Mux7~14_combout ) # ((\ALU1|sub_sig|Add1~2_combout  & \ALU1|sub_sig|Add1~6_combout ))))

	.dataa(\ALU1|sub_sig|Add1~2_combout ),
	.datab(\ALU_s~combout [3]),
	.datac(\ALU1|sub_sig|Add1~6_combout ),
	.datad(\ALU1|Mux7~14_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~2 .lut_mask = 16'h3320;
defparam \ALU1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneii_lcell_comb \ALU1|Mux7~6 (
// Equation(s):
// \ALU1|Mux7~6_combout  = (!\Mux15~1_combout  & ((\Mux14~1_combout  & ((\Mux21~1_combout ))) # (!\Mux14~1_combout  & (\Mux23~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~6 .lut_mask = 16'h5404;
defparam \ALU1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \ALU1|Mux7~11 (
// Equation(s):
// \ALU1|Mux7~11_combout  = (\ALU_s~combout [0] & ((\ALU1|compU|result [0]) # ((!\ALU_s~combout [1])))) # (!\ALU_s~combout [0] & (((\ALU1|comp|result [0] & \ALU_s~combout [1]))))

	.dataa(\ALU1|compU|result [0]),
	.datab(\ALU1|comp|result [0]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU_s~combout [1]),
	.cin(gnd),
	.combout(\ALU1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~11 .lut_mask = 16'hACF0;
defparam \ALU1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneii_lcell_comb \ALU1|Mux6~17 (
// Equation(s):
// \ALU1|Mux6~17_combout  = (\ALU_s~combout [1] & ((\ALU_s~combout [0] & ((\ALU1|compU|result [1]))) # (!\ALU_s~combout [0] & (\ALU1|comp|result [1])))) # (!\ALU_s~combout [1] & (((\ALU_s~combout [0]))))

	.dataa(\ALU1|comp|result [1]),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU1|compU|result [1]),
	.cin(gnd),
	.combout(\ALU1|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~17 .lut_mask = 16'hF838;
defparam \ALU1|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \ALU1|Mux6~18 (
// Equation(s):
// \ALU1|Mux6~18_combout  = (\ALU_s~combout [1] & (\ALU1|Mux6~17_combout )) # (!\ALU_s~combout [1] & ((\Mux14~1_combout  & ((!\Mux22~1_combout ) # (!\ALU1|Mux6~17_combout ))) # (!\Mux14~1_combout  & ((\Mux22~1_combout )))))

	.dataa(\ALU1|Mux6~17_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\Mux14~1_combout ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~18 .lut_mask = 16'h9BB8;
defparam \ALU1|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \compExt|Equal0~1 (
// Equation(s):
// \compExt|Equal0~1_combout  = (\Mux12~1_combout  & (\Mux20~1_combout  & (\Mux21~1_combout  $ (!\Mux13~1_combout )))) # (!\Mux12~1_combout  & (!\Mux20~1_combout  & (\Mux21~1_combout  $ (!\Mux13~1_combout ))))

	.dataa(\Mux12~1_combout ),
	.datab(\Mux21~1_combout ),
	.datac(\Mux20~1_combout ),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\compExt|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|Equal0~1 .lut_mask = 16'h8421;
defparam \compExt|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneii_lcell_comb \ALU1|Mux5~7 (
// Equation(s):
// \ALU1|Mux5~7_combout  = (\ALU1|ShiftLeft0~5_combout  & (!\ALU_s~combout [0] & (!\Mux13~1_combout  & !\ALU1|ShiftLeft0~1_combout )))

	.dataa(\ALU1|ShiftLeft0~5_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux13~1_combout ),
	.datad(\ALU1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~7 .lut_mask = 16'h0002;
defparam \ALU1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneii_lcell_comb \ALU1|Mux5~8 (
// Equation(s):
// \ALU1|Mux5~8_combout  = (\ALU1|ShiftRight0~4_combout ) # ((!\Mux14~1_combout  & (\Mux13~1_combout  & \ALU1|ShiftRight1~0_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\ALU1|ShiftRight0~4_combout ),
	.datad(\ALU1|ShiftRight1~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~8 .lut_mask = 16'hF4F0;
defparam \ALU1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \ALU1|Mux5~9 (
// Equation(s):
// \ALU1|Mux5~9_combout  = (\ALU1|Mux5~7_combout ) # ((\ALU_s~combout [0] & (!\ALU1|ShiftLeft0~1_combout  & \ALU1|Mux5~8_combout )))

	.dataa(\ALU_s~combout [0]),
	.datab(\ALU1|ShiftLeft0~1_combout ),
	.datac(\ALU1|Mux5~8_combout ),
	.datad(\ALU1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~9 .lut_mask = 16'hFF20;
defparam \ALU1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \RI2|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI2|reg_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [3]));

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \ALU1|sub_sig|Add1~14 (
// Equation(s):
// \ALU1|sub_sig|Add1~14_combout  = \ALU_s~combout [1] $ (\Mux12~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~14 .lut_mask = 16'h0FF0;
defparam \ALU1|sub_sig|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneii_lcell_comb \ALU1|Mux4~11 (
// Equation(s):
// \ALU1|Mux4~11_combout  = (\ALU1|Mux4~6_combout  & (\ALU1|Mux4~8_combout  & (\Mux16~1_combout  & !\ALU1|ShiftLeft0~1_combout )))

	.dataa(\ALU1|Mux4~6_combout ),
	.datab(\ALU1|Mux4~8_combout ),
	.datac(\Mux16~1_combout ),
	.datad(\ALU1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~11 .lut_mask = 16'h0080;
defparam \ALU1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N7
cycloneii_lcell_ff \RI2|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [4]));

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \RI1|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI1_in~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [4]));

// Location: LCCOMB_X45_Y33_N2
cycloneii_lcell_comb \ALU1|sub_sig|Add1~17 (
// Equation(s):
// \ALU1|sub_sig|Add1~17_combout  = \ALU_s~combout [1] $ (\Mux11~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~17 .lut_mask = 16'h0FF0;
defparam \ALU1|sub_sig|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \ALU1|Mux3~9 (
// Equation(s):
// \ALU1|Mux3~9_combout  = (\Mux19~1_combout  & (\ALU_s~combout [1] & \Mux11~1_combout ))

	.dataa(vcc),
	.datab(\Mux19~1_combout ),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~9 .lut_mask = 16'hC000;
defparam \ALU1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \ALU1|sub_sig|Add1~20 (
// Equation(s):
// \ALU1|sub_sig|Add1~20_combout  = \ALU_s~combout [1] $ (\Mux10~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~20 .lut_mask = 16'h0FF0;
defparam \ALU1|sub_sig|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \RI1|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI1_in~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [6]));

// Location: LCCOMB_X46_Y31_N12
cycloneii_lcell_comb \ALU1|Mux1~4 (
// Equation(s):
// \ALU1|Mux1~4_combout  = (\Mux15~1_combout  & ((\Mux14~1_combout  & ((\Mux20~1_combout ))) # (!\Mux14~1_combout  & (\Mux18~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~4 .lut_mask = 16'hA808;
defparam \ALU1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \ALU1|Mux0~4 (
// Equation(s):
// \ALU1|Mux0~4_combout  = (\ALU_s~combout [1] & ((\ALU_s~combout [0]) # (\ALU_s~combout [3])))

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU_s~combout [3]),
	.cin(gnd),
	.combout(\ALU1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~4 .lut_mask = 16'hCCC0;
defparam \ALU1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \ALU1|sub_sig|Add1~33 (
// Equation(s):
// \ALU1|sub_sig|Add1~33_combout  = (!\ALU_s~combout [0] & \Mux16~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_s~combout [0]),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~33 .lut_mask = 16'h0F00;
defparam \ALU1|sub_sig|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneii_lcell_comb \ALU1|compU|comb~0 (
// Equation(s):
// \ALU1|compU|comb~0_combout  = (\ALU1|compU|LessThan1~14_combout ) # ((!\compExt|Equal0~4_combout  & \ALU1|compU|LessThan0~14_combout ))

	.dataa(\compExt|Equal0~4_combout ),
	.datab(vcc),
	.datac(\ALU1|compU|LessThan0~14_combout ),
	.datad(\ALU1|compU|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\ALU1|compU|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|comb~0 .lut_mask = 16'hFF50;
defparam \ALU1|compU|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \ALU1|compU|comb~1 (
// Equation(s):
// \ALU1|compU|comb~1_combout  = (\compExt|Equal0~4_combout ) # (\ALU1|compU|LessThan1~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\compExt|Equal0~4_combout ),
	.datad(\ALU1|compU|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\ALU1|compU|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|comb~1 .lut_mask = 16'hFFF0;
defparam \ALU1|compU|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
cycloneii_lcell_comb \PC1|Add0~0 (
// Equation(s):
// \PC1|Add0~0_combout  = (\IR|reg_var [0]) # (!\PC_f~combout )

	.dataa(\IR|reg_var [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_f~combout ),
	.cin(gnd),
	.combout(\PC1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~0 .lut_mask = 16'hAAFF;
defparam \PC1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
cycloneii_lcell_comb \PC1|Add0~9 (
// Equation(s):
// \PC1|Add0~9_combout  = (\PC_f~combout  & \IR|reg_var [9])

	.dataa(vcc),
	.datab(\PC_f~combout ),
	.datac(vcc),
	.datad(\IR|reg_var [9]),
	.cin(gnd),
	.combout(\PC1|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~9 .lut_mask = 16'hCC00;
defparam \PC1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneii_lcell_comb \ALU1|Mux7~14 (
// Equation(s):
// \ALU1|Mux7~14_combout  = (\ALU_s~combout [0] & (\Mux23~1_combout  & (\Mux15~1_combout  & \ALU_s~combout [1])))

	.dataa(\ALU_s~combout [0]),
	.datab(\Mux23~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\ALU_s~combout [1]),
	.cin(gnd),
	.combout(\ALU1|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~14 .lut_mask = 16'h8000;
defparam \ALU1|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneii_lcell_comb \ALU1|Mux4~18 (
// Equation(s):
// \ALU1|Mux4~18_combout  = (!\ALU1|Mux4~7_combout  & (!\ALU_s~combout [0] & (\ALU_s~combout [1] & \Mux16~1_combout )))

	.dataa(\ALU1|Mux4~7_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~18 .lut_mask = 16'h1000;
defparam \ALU1|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneii_lcell_comb \ALU1|comp|result[0] (
// Equation(s):
// \ALU1|comp|result [0] = (!\compExt|comb~0_combout  & ((\compExt|comb~1_combout ) # (\ALU1|comp|result [0])))

	.dataa(vcc),
	.datab(\compExt|comb~1_combout ),
	.datac(\compExt|comb~0_combout ),
	.datad(\ALU1|comp|result [0]),
	.cin(gnd),
	.combout(\ALU1|comp|result [0]),
	.cout());
// synopsys translate_off
defparam \ALU1|comp|result[0] .lut_mask = 16'h0F0C;
defparam \ALU1|comp|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \ALU1|compU|result[0] (
// Equation(s):
// \ALU1|compU|result [0] = (!\ALU1|compU|comb~0_combout  & ((\compExt|Equal0~4_combout ) # (\ALU1|compU|result [0])))

	.dataa(\ALU1|compU|comb~0_combout ),
	.datab(vcc),
	.datac(\compExt|Equal0~4_combout ),
	.datad(\ALU1|compU|result [0]),
	.cin(gnd),
	.combout(\ALU1|compU|result [0]),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|result[0] .lut_mask = 16'h5550;
defparam \ALU1|compU|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \ALU1|comp|result[1] (
// Equation(s):
// \ALU1|comp|result [1] = (!\compExt|comb~2_combout  & ((\compExt|LessThan0~14_combout ) # (\ALU1|comp|result [1])))

	.dataa(vcc),
	.datab(\compExt|comb~2_combout ),
	.datac(\compExt|LessThan0~14_combout ),
	.datad(\ALU1|comp|result [1]),
	.cin(gnd),
	.combout(\ALU1|comp|result [1]),
	.cout());
// synopsys translate_off
defparam \ALU1|comp|result[1] .lut_mask = 16'h3330;
defparam \ALU1|comp|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \ALU1|compU|result[1] (
// Equation(s):
// \ALU1|compU|result [1] = (!\ALU1|compU|comb~1_combout  & ((\ALU1|compU|LessThan0~14_combout ) # (\ALU1|compU|result [1])))

	.dataa(\ALU1|compU|comb~1_combout ),
	.datab(vcc),
	.datac(\ALU1|compU|LessThan0~14_combout ),
	.datad(\ALU1|compU|result [1]),
	.cin(gnd),
	.combout(\ALU1|compU|result [1]),
	.cout());
// synopsys translate_off
defparam \ALU1|compU|result[1] .lut_mask = 16'h5550;
defparam \ALU1|compU|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MD_rw~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MD_rw~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MD_rw));
// synopsys translate_off
defparam \MD_rw~I .input_async_reset = "none";
defparam \MD_rw~I .input_power_up = "low";
defparam \MD_rw~I .input_register_mode = "none";
defparam \MD_rw~I .input_sync_reset = "none";
defparam \MD_rw~I .oe_async_reset = "none";
defparam \MD_rw~I .oe_power_up = "low";
defparam \MD_rw~I .oe_register_mode = "none";
defparam \MD_rw~I .oe_sync_reset = "none";
defparam \MD_rw~I .operation_mode = "input";
defparam \MD_rw~I .output_async_reset = "none";
defparam \MD_rw~I .output_power_up = "low";
defparam \MD_rw~I .output_register_mode = "none";
defparam \MD_rw~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[3]));
// synopsys translate_off
defparam \RI2_in[3]~I .input_async_reset = "none";
defparam \RI2_in[3]~I .input_power_up = "low";
defparam \RI2_in[3]~I .input_register_mode = "none";
defparam \RI2_in[3]~I .input_sync_reset = "none";
defparam \RI2_in[3]~I .oe_async_reset = "none";
defparam \RI2_in[3]~I .oe_power_up = "low";
defparam \RI2_in[3]~I .oe_register_mode = "none";
defparam \RI2_in[3]~I .oe_sync_reset = "none";
defparam \RI2_in[3]~I .operation_mode = "input";
defparam \RI2_in[3]~I .output_async_reset = "none";
defparam \RI2_in[3]~I .output_power_up = "low";
defparam \RI2_in[3]~I .output_register_mode = "none";
defparam \RI2_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[4]));
// synopsys translate_off
defparam \RI2_in[4]~I .input_async_reset = "none";
defparam \RI2_in[4]~I .input_power_up = "low";
defparam \RI2_in[4]~I .input_register_mode = "none";
defparam \RI2_in[4]~I .input_sync_reset = "none";
defparam \RI2_in[4]~I .oe_async_reset = "none";
defparam \RI2_in[4]~I .oe_power_up = "low";
defparam \RI2_in[4]~I .oe_register_mode = "none";
defparam \RI2_in[4]~I .oe_sync_reset = "none";
defparam \RI2_in[4]~I .operation_mode = "input";
defparam \RI2_in[4]~I .output_async_reset = "none";
defparam \RI2_in[4]~I .output_power_up = "low";
defparam \RI2_in[4]~I .output_register_mode = "none";
defparam \RI2_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[4]));
// synopsys translate_off
defparam \RI1_in[4]~I .input_async_reset = "none";
defparam \RI1_in[4]~I .input_power_up = "low";
defparam \RI1_in[4]~I .input_register_mode = "none";
defparam \RI1_in[4]~I .input_sync_reset = "none";
defparam \RI1_in[4]~I .oe_async_reset = "none";
defparam \RI1_in[4]~I .oe_power_up = "low";
defparam \RI1_in[4]~I .oe_register_mode = "none";
defparam \RI1_in[4]~I .oe_sync_reset = "none";
defparam \RI1_in[4]~I .operation_mode = "input";
defparam \RI1_in[4]~I .output_async_reset = "none";
defparam \RI1_in[4]~I .output_power_up = "low";
defparam \RI1_in[4]~I .output_register_mode = "none";
defparam \RI1_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[6]));
// synopsys translate_off
defparam \RI1_in[6]~I .input_async_reset = "none";
defparam \RI1_in[6]~I .input_power_up = "low";
defparam \RI1_in[6]~I .input_register_mode = "none";
defparam \RI1_in[6]~I .input_sync_reset = "none";
defparam \RI1_in[6]~I .oe_async_reset = "none";
defparam \RI1_in[6]~I .oe_power_up = "low";
defparam \RI1_in[6]~I .oe_register_mode = "none";
defparam \RI1_in[6]~I .oe_sync_reset = "none";
defparam \RI1_in[6]~I .operation_mode = "input";
defparam \RI1_in[6]~I .output_async_reset = "none";
defparam \RI1_in[6]~I .output_power_up = "low";
defparam \RI1_in[6]~I .output_register_mode = "none";
defparam \RI1_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \RI2|reg_var[3]~feeder (
// Equation(s):
// \RI2|reg_var[3]~feeder_combout  = \RI2_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI2_in~combout [3]),
	.cin(gnd),
	.combout(\RI2|reg_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI2|reg_var[3]~feeder .lut_mask = 16'hFF00;
defparam \RI2|reg_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_3s[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_3s~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_3s[0]));
// synopsys translate_off
defparam \Mux_3s[0]~I .input_async_reset = "none";
defparam \Mux_3s[0]~I .input_power_up = "low";
defparam \Mux_3s[0]~I .input_register_mode = "none";
defparam \Mux_3s[0]~I .input_sync_reset = "none";
defparam \Mux_3s[0]~I .oe_async_reset = "none";
defparam \Mux_3s[0]~I .oe_power_up = "low";
defparam \Mux_3s[0]~I .oe_register_mode = "none";
defparam \Mux_3s[0]~I .oe_sync_reset = "none";
defparam \Mux_3s[0]~I .operation_mode = "input";
defparam \Mux_3s[0]~I .output_async_reset = "none";
defparam \Mux_3s[0]~I .output_power_up = "low";
defparam \Mux_3s[0]~I .output_register_mode = "none";
defparam \Mux_3s[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_1s[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_1s~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_1s[1]));
// synopsys translate_off
defparam \Mux_1s[1]~I .input_async_reset = "none";
defparam \Mux_1s[1]~I .input_power_up = "low";
defparam \Mux_1s[1]~I .input_register_mode = "none";
defparam \Mux_1s[1]~I .input_sync_reset = "none";
defparam \Mux_1s[1]~I .oe_async_reset = "none";
defparam \Mux_1s[1]~I .oe_power_up = "low";
defparam \Mux_1s[1]~I .oe_register_mode = "none";
defparam \Mux_1s[1]~I .oe_sync_reset = "none";
defparam \Mux_1s[1]~I .operation_mode = "input";
defparam \Mux_1s[1]~I .output_async_reset = "none";
defparam \Mux_1s[1]~I .output_power_up = "low";
defparam \Mux_1s[1]~I .output_register_mode = "none";
defparam \Mux_1s[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[0]));
// synopsys translate_off
defparam \RI2_in[0]~I .input_async_reset = "none";
defparam \RI2_in[0]~I .input_power_up = "low";
defparam \RI2_in[0]~I .input_register_mode = "none";
defparam \RI2_in[0]~I .input_sync_reset = "none";
defparam \RI2_in[0]~I .oe_async_reset = "none";
defparam \RI2_in[0]~I .oe_power_up = "low";
defparam \RI2_in[0]~I .oe_register_mode = "none";
defparam \RI2_in[0]~I .oe_sync_reset = "none";
defparam \RI2_in[0]~I .operation_mode = "input";
defparam \RI2_in[0]~I .output_async_reset = "none";
defparam \RI2_in[0]~I .output_power_up = "low";
defparam \RI2_in[0]~I .output_register_mode = "none";
defparam \RI2_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_ld));
// synopsys translate_off
defparam \RI2_ld~I .input_async_reset = "none";
defparam \RI2_ld~I .input_power_up = "low";
defparam \RI2_ld~I .input_register_mode = "none";
defparam \RI2_ld~I .input_sync_reset = "none";
defparam \RI2_ld~I .oe_async_reset = "none";
defparam \RI2_ld~I .oe_power_up = "low";
defparam \RI2_ld~I .oe_register_mode = "none";
defparam \RI2_ld~I .oe_sync_reset = "none";
defparam \RI2_ld~I .operation_mode = "input";
defparam \RI2_ld~I .output_async_reset = "none";
defparam \RI2_ld~I .output_power_up = "low";
defparam \RI2_ld~I .output_register_mode = "none";
defparam \RI2_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \RI2|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [0]));

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_1s[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_1s~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_1s[0]));
// synopsys translate_off
defparam \Mux_1s[0]~I .input_async_reset = "none";
defparam \Mux_1s[0]~I .input_power_up = "low";
defparam \Mux_1s[0]~I .input_register_mode = "none";
defparam \Mux_1s[0]~I .input_sync_reset = "none";
defparam \Mux_1s[0]~I .oe_async_reset = "none";
defparam \Mux_1s[0]~I .oe_power_up = "low";
defparam \Mux_1s[0]~I .oe_register_mode = "none";
defparam \Mux_1s[0]~I .oe_sync_reset = "none";
defparam \Mux_1s[0]~I .operation_mode = "input";
defparam \Mux_1s[0]~I .output_async_reset = "none";
defparam \Mux_1s[0]~I .output_power_up = "low";
defparam \Mux_1s[0]~I .output_register_mode = "none";
defparam \Mux_1s[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[0]));
// synopsys translate_off
defparam \RI1_in[0]~I .input_async_reset = "none";
defparam \RI1_in[0]~I .input_power_up = "low";
defparam \RI1_in[0]~I .input_register_mode = "none";
defparam \RI1_in[0]~I .input_sync_reset = "none";
defparam \RI1_in[0]~I .oe_async_reset = "none";
defparam \RI1_in[0]~I .oe_power_up = "low";
defparam \RI1_in[0]~I .oe_register_mode = "none";
defparam \RI1_in[0]~I .oe_sync_reset = "none";
defparam \RI1_in[0]~I .operation_mode = "input";
defparam \RI1_in[0]~I .output_async_reset = "none";
defparam \RI1_in[0]~I .output_power_up = "low";
defparam \RI1_in[0]~I .output_register_mode = "none";
defparam \RI1_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_ld));
// synopsys translate_off
defparam \RI1_ld~I .input_async_reset = "none";
defparam \RI1_ld~I .input_power_up = "low";
defparam \RI1_ld~I .input_register_mode = "none";
defparam \RI1_ld~I .input_sync_reset = "none";
defparam \RI1_ld~I .oe_async_reset = "none";
defparam \RI1_ld~I .oe_power_up = "low";
defparam \RI1_ld~I .oe_register_mode = "none";
defparam \RI1_ld~I .oe_sync_reset = "none";
defparam \RI1_ld~I .operation_mode = "input";
defparam \RI1_ld~I .output_async_reset = "none";
defparam \RI1_ld~I .output_power_up = "low";
defparam \RI1_ld~I .output_register_mode = "none";
defparam \RI1_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y31_N29
cycloneii_lcell_ff \RI1|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI1_in~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [0]));

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALU_s[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALU_s~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_s[3]));
// synopsys translate_off
defparam \ALU_s[3]~I .input_async_reset = "none";
defparam \ALU_s[3]~I .input_power_up = "low";
defparam \ALU_s[3]~I .input_register_mode = "none";
defparam \ALU_s[3]~I .input_sync_reset = "none";
defparam \ALU_s[3]~I .oe_async_reset = "none";
defparam \ALU_s[3]~I .oe_power_up = "low";
defparam \ALU_s[3]~I .oe_register_mode = "none";
defparam \ALU_s[3]~I .oe_sync_reset = "none";
defparam \ALU_s[3]~I .operation_mode = "input";
defparam \ALU_s[3]~I .output_async_reset = "none";
defparam \ALU_s[3]~I .output_power_up = "low";
defparam \ALU_s[3]~I .output_register_mode = "none";
defparam \ALU_s[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALU_s[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALU_s~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_s[1]));
// synopsys translate_off
defparam \ALU_s[1]~I .input_async_reset = "none";
defparam \ALU_s[1]~I .input_power_up = "low";
defparam \ALU_s[1]~I .input_register_mode = "none";
defparam \ALU_s[1]~I .input_sync_reset = "none";
defparam \ALU_s[1]~I .oe_async_reset = "none";
defparam \ALU_s[1]~I .oe_power_up = "low";
defparam \ALU_s[1]~I .oe_register_mode = "none";
defparam \ALU_s[1]~I .oe_sync_reset = "none";
defparam \ALU_s[1]~I .operation_mode = "input";
defparam \ALU_s[1]~I .output_async_reset = "none";
defparam \ALU_s[1]~I .output_power_up = "low";
defparam \ALU_s[1]~I .output_register_mode = "none";
defparam \ALU_s[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R3_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3_ld));
// synopsys translate_off
defparam \R3_ld~I .input_async_reset = "none";
defparam \R3_ld~I .input_power_up = "low";
defparam \R3_ld~I .input_register_mode = "none";
defparam \R3_ld~I .input_sync_reset = "none";
defparam \R3_ld~I .oe_async_reset = "none";
defparam \R3_ld~I .oe_power_up = "low";
defparam \R3_ld~I .oe_register_mode = "none";
defparam \R3_ld~I .oe_sync_reset = "none";
defparam \R3_ld~I .operation_mode = "input";
defparam \R3_ld~I .output_async_reset = "none";
defparam \R3_ld~I .output_power_up = "low";
defparam \R3_ld~I .output_register_mode = "none";
defparam \R3_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y31_N9
cycloneii_lcell_ff \R3|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [0]));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_2s[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_2s~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_2s[0]));
// synopsys translate_off
defparam \Mux_2s[0]~I .input_async_reset = "none";
defparam \Mux_2s[0]~I .input_power_up = "low";
defparam \Mux_2s[0]~I .input_register_mode = "none";
defparam \Mux_2s[0]~I .input_sync_reset = "none";
defparam \Mux_2s[0]~I .oe_async_reset = "none";
defparam \Mux_2s[0]~I .oe_power_up = "low";
defparam \Mux_2s[0]~I .oe_register_mode = "none";
defparam \Mux_2s[0]~I .oe_sync_reset = "none";
defparam \Mux_2s[0]~I .operation_mode = "input";
defparam \Mux_2s[0]~I .output_async_reset = "none";
defparam \Mux_2s[0]~I .output_power_up = "low";
defparam \Mux_2s[0]~I .output_register_mode = "none";
defparam \Mux_2s[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1_ld));
// synopsys translate_off
defparam \R1_ld~I .input_async_reset = "none";
defparam \R1_ld~I .input_power_up = "low";
defparam \R1_ld~I .input_register_mode = "none";
defparam \R1_ld~I .input_sync_reset = "none";
defparam \R1_ld~I .oe_async_reset = "none";
defparam \R1_ld~I .oe_power_up = "low";
defparam \R1_ld~I .oe_register_mode = "none";
defparam \R1_ld~I .oe_sync_reset = "none";
defparam \R1_ld~I .operation_mode = "input";
defparam \R1_ld~I .output_async_reset = "none";
defparam \R1_ld~I .output_power_up = "low";
defparam \R1_ld~I .output_register_mode = "none";
defparam \R1_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y31_N15
cycloneii_lcell_ff \R1|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [0]));

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IR_clr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IR_clr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_clr));
// synopsys translate_off
defparam \IR_clr~I .input_async_reset = "none";
defparam \IR_clr~I .input_power_up = "low";
defparam \IR_clr~I .input_register_mode = "none";
defparam \IR_clr~I .input_sync_reset = "none";
defparam \IR_clr~I .oe_async_reset = "none";
defparam \IR_clr~I .oe_power_up = "low";
defparam \IR_clr~I .oe_register_mode = "none";
defparam \IR_clr~I .oe_sync_reset = "none";
defparam \IR_clr~I .operation_mode = "input";
defparam \IR_clr~I .output_async_reset = "none";
defparam \IR_clr~I .output_power_up = "low";
defparam \IR_clr~I .output_register_mode = "none";
defparam \IR_clr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneii_lcell_comb \PC1|address_prog[0]~11 (
// Equation(s):
// \PC1|address_prog[0]~11_combout  = (\PC1|Add0~0_combout  & (\PC1|address_prog [0] $ (VCC))) # (!\PC1|Add0~0_combout  & (\PC1|address_prog [0] & VCC))
// \PC1|address_prog[0]~12  = CARRY((\PC1|Add0~0_combout  & \PC1|address_prog [0]))

	.dataa(\PC1|Add0~0_combout ),
	.datab(\PC1|address_prog [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC1|address_prog[0]~11_combout ),
	.cout(\PC1|address_prog[0]~12 ));
// synopsys translate_off
defparam \PC1|address_prog[0]~11 .lut_mask = 16'h6688;
defparam \PC1|address_prog[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_clr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_clr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_clr));
// synopsys translate_off
defparam \PC_clr~I .input_async_reset = "none";
defparam \PC_clr~I .input_power_up = "low";
defparam \PC_clr~I .input_register_mode = "none";
defparam \PC_clr~I .input_sync_reset = "none";
defparam \PC_clr~I .oe_async_reset = "none";
defparam \PC_clr~I .oe_power_up = "low";
defparam \PC_clr~I .oe_register_mode = "none";
defparam \PC_clr~I .oe_sync_reset = "none";
defparam \PC_clr~I .operation_mode = "input";
defparam \PC_clr~I .output_async_reset = "none";
defparam \PC_clr~I .output_power_up = "low";
defparam \PC_clr~I .output_register_mode = "none";
defparam \PC_clr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_ld));
// synopsys translate_off
defparam \PC_ld~I .input_async_reset = "none";
defparam \PC_ld~I .input_power_up = "low";
defparam \PC_ld~I .input_register_mode = "none";
defparam \PC_ld~I .input_sync_reset = "none";
defparam \PC_ld~I .oe_async_reset = "none";
defparam \PC_ld~I .oe_power_up = "low";
defparam \PC_ld~I .oe_register_mode = "none";
defparam \PC_ld~I .oe_sync_reset = "none";
defparam \PC_ld~I .operation_mode = "input";
defparam \PC_ld~I .output_async_reset = "none";
defparam \PC_ld~I .output_power_up = "low";
defparam \PC_ld~I .output_register_mode = "none";
defparam \PC_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneii_lcell_comb \PC1|address_prog[10]~13 (
// Equation(s):
// \PC1|address_prog[10]~13_combout  = (\PC_clr~combout ) # (\PC_ld~combout )

	.dataa(\PC_clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_ld~combout ),
	.cin(gnd),
	.combout(\PC1|address_prog[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|address_prog[10]~13 .lut_mask = 16'hFFAA;
defparam \PC1|address_prog[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N5
cycloneii_lcell_ff \PC1|address_prog[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [0]));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_f~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_f~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_f));
// synopsys translate_off
defparam \PC_f~I .input_async_reset = "none";
defparam \PC_f~I .input_power_up = "low";
defparam \PC_f~I .input_register_mode = "none";
defparam \PC_f~I .input_sync_reset = "none";
defparam \PC_f~I .oe_async_reset = "none";
defparam \PC_f~I .oe_power_up = "low";
defparam \PC_f~I .oe_register_mode = "none";
defparam \PC_f~I .oe_sync_reset = "none";
defparam \PC_f~I .operation_mode = "input";
defparam \PC_f~I .output_async_reset = "none";
defparam \PC_f~I .output_power_up = "low";
defparam \PC_f~I .output_register_mode = "none";
defparam \PC_f~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneii_lcell_comb \PC1|address_prog[1]~14 (
// Equation(s):
// \PC1|address_prog[1]~14_combout  = (\PC1|address_prog [1] & ((\PC1|Add0~1_combout  & (\PC1|address_prog[0]~12  & VCC)) # (!\PC1|Add0~1_combout  & (!\PC1|address_prog[0]~12 )))) # (!\PC1|address_prog [1] & ((\PC1|Add0~1_combout  & (!\PC1|address_prog[0]~12 
// )) # (!\PC1|Add0~1_combout  & ((\PC1|address_prog[0]~12 ) # (GND)))))
// \PC1|address_prog[1]~15  = CARRY((\PC1|address_prog [1] & (!\PC1|Add0~1_combout  & !\PC1|address_prog[0]~12 )) # (!\PC1|address_prog [1] & ((!\PC1|address_prog[0]~12 ) # (!\PC1|Add0~1_combout ))))

	.dataa(\PC1|address_prog [1]),
	.datab(\PC1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[0]~12 ),
	.combout(\PC1|address_prog[1]~14_combout ),
	.cout(\PC1|address_prog[1]~15 ));
// synopsys translate_off
defparam \PC1|address_prog[1]~14 .lut_mask = 16'h9617;
defparam \PC1|address_prog[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneii_lcell_comb \PC1|address_prog[2]~16 (
// Equation(s):
// \PC1|address_prog[2]~16_combout  = ((\PC1|address_prog [2] $ (\PC1|Add0~2_combout  $ (!\PC1|address_prog[1]~15 )))) # (GND)
// \PC1|address_prog[2]~17  = CARRY((\PC1|address_prog [2] & ((\PC1|Add0~2_combout ) # (!\PC1|address_prog[1]~15 ))) # (!\PC1|address_prog [2] & (\PC1|Add0~2_combout  & !\PC1|address_prog[1]~15 )))

	.dataa(\PC1|address_prog [2]),
	.datab(\PC1|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[1]~15 ),
	.combout(\PC1|address_prog[2]~16_combout ),
	.cout(\PC1|address_prog[2]~17 ));
// synopsys translate_off
defparam \PC1|address_prog[2]~16 .lut_mask = 16'h698E;
defparam \PC1|address_prog[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneii_lcell_comb \PC1|address_prog[3]~18 (
// Equation(s):
// \PC1|address_prog[3]~18_combout  = (\PC1|address_prog [3] & ((\PC1|Add0~3_combout  & (\PC1|address_prog[2]~17  & VCC)) # (!\PC1|Add0~3_combout  & (!\PC1|address_prog[2]~17 )))) # (!\PC1|address_prog [3] & ((\PC1|Add0~3_combout  & (!\PC1|address_prog[2]~17 
// )) # (!\PC1|Add0~3_combout  & ((\PC1|address_prog[2]~17 ) # (GND)))))
// \PC1|address_prog[3]~19  = CARRY((\PC1|address_prog [3] & (!\PC1|Add0~3_combout  & !\PC1|address_prog[2]~17 )) # (!\PC1|address_prog [3] & ((!\PC1|address_prog[2]~17 ) # (!\PC1|Add0~3_combout ))))

	.dataa(\PC1|address_prog [3]),
	.datab(\PC1|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[2]~17 ),
	.combout(\PC1|address_prog[3]~18_combout ),
	.cout(\PC1|address_prog[3]~19 ));
// synopsys translate_off
defparam \PC1|address_prog[3]~18 .lut_mask = 16'h9617;
defparam \PC1|address_prog[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneii_lcell_comb \PC1|address_prog[4]~20 (
// Equation(s):
// \PC1|address_prog[4]~20_combout  = ((\PC1|address_prog [4] $ (\PC1|Add0~4_combout  $ (!\PC1|address_prog[3]~19 )))) # (GND)
// \PC1|address_prog[4]~21  = CARRY((\PC1|address_prog [4] & ((\PC1|Add0~4_combout ) # (!\PC1|address_prog[3]~19 ))) # (!\PC1|address_prog [4] & (\PC1|Add0~4_combout  & !\PC1|address_prog[3]~19 )))

	.dataa(\PC1|address_prog [4]),
	.datab(\PC1|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[3]~19 ),
	.combout(\PC1|address_prog[4]~20_combout ),
	.cout(\PC1|address_prog[4]~21 ));
// synopsys translate_off
defparam \PC1|address_prog[4]~20 .lut_mask = 16'h698E;
defparam \PC1|address_prog[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneii_lcell_comb \PC1|address_prog[5]~22 (
// Equation(s):
// \PC1|address_prog[5]~22_combout  = (\PC1|address_prog [5] & ((\PC1|Add0~5_combout  & (\PC1|address_prog[4]~21  & VCC)) # (!\PC1|Add0~5_combout  & (!\PC1|address_prog[4]~21 )))) # (!\PC1|address_prog [5] & ((\PC1|Add0~5_combout  & (!\PC1|address_prog[4]~21 
// )) # (!\PC1|Add0~5_combout  & ((\PC1|address_prog[4]~21 ) # (GND)))))
// \PC1|address_prog[5]~23  = CARRY((\PC1|address_prog [5] & (!\PC1|Add0~5_combout  & !\PC1|address_prog[4]~21 )) # (!\PC1|address_prog [5] & ((!\PC1|address_prog[4]~21 ) # (!\PC1|Add0~5_combout ))))

	.dataa(\PC1|address_prog [5]),
	.datab(\PC1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[4]~21 ),
	.combout(\PC1|address_prog[5]~22_combout ),
	.cout(\PC1|address_prog[5]~23 ));
// synopsys translate_off
defparam \PC1|address_prog[5]~22 .lut_mask = 16'h9617;
defparam \PC1|address_prog[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneii_lcell_comb \PC1|address_prog[6]~24 (
// Equation(s):
// \PC1|address_prog[6]~24_combout  = ((\PC1|address_prog [6] $ (\PC1|Add0~6_combout  $ (!\PC1|address_prog[5]~23 )))) # (GND)
// \PC1|address_prog[6]~25  = CARRY((\PC1|address_prog [6] & ((\PC1|Add0~6_combout ) # (!\PC1|address_prog[5]~23 ))) # (!\PC1|address_prog [6] & (\PC1|Add0~6_combout  & !\PC1|address_prog[5]~23 )))

	.dataa(\PC1|address_prog [6]),
	.datab(\PC1|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[5]~23 ),
	.combout(\PC1|address_prog[6]~24_combout ),
	.cout(\PC1|address_prog[6]~25 ));
// synopsys translate_off
defparam \PC1|address_prog[6]~24 .lut_mask = 16'h698E;
defparam \PC1|address_prog[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneii_lcell_comb \PC1|address_prog[7]~26 (
// Equation(s):
// \PC1|address_prog[7]~26_combout  = (\PC1|address_prog [7] & ((\PC1|Add0~7_combout  & (\PC1|address_prog[6]~25  & VCC)) # (!\PC1|Add0~7_combout  & (!\PC1|address_prog[6]~25 )))) # (!\PC1|address_prog [7] & ((\PC1|Add0~7_combout  & (!\PC1|address_prog[6]~25 
// )) # (!\PC1|Add0~7_combout  & ((\PC1|address_prog[6]~25 ) # (GND)))))
// \PC1|address_prog[7]~27  = CARRY((\PC1|address_prog [7] & (!\PC1|Add0~7_combout  & !\PC1|address_prog[6]~25 )) # (!\PC1|address_prog [7] & ((!\PC1|address_prog[6]~25 ) # (!\PC1|Add0~7_combout ))))

	.dataa(\PC1|address_prog [7]),
	.datab(\PC1|Add0~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[6]~25 ),
	.combout(\PC1|address_prog[7]~26_combout ),
	.cout(\PC1|address_prog[7]~27 ));
// synopsys translate_off
defparam \PC1|address_prog[7]~26 .lut_mask = 16'h9617;
defparam \PC1|address_prog[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneii_lcell_comb \PC1|address_prog[8]~28 (
// Equation(s):
// \PC1|address_prog[8]~28_combout  = ((\PC1|address_prog [8] $ (\PC1|Add0~8_combout  $ (!\PC1|address_prog[7]~27 )))) # (GND)
// \PC1|address_prog[8]~29  = CARRY((\PC1|address_prog [8] & ((\PC1|Add0~8_combout ) # (!\PC1|address_prog[7]~27 ))) # (!\PC1|address_prog [8] & (\PC1|Add0~8_combout  & !\PC1|address_prog[7]~27 )))

	.dataa(\PC1|address_prog [8]),
	.datab(\PC1|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[7]~27 ),
	.combout(\PC1|address_prog[8]~28_combout ),
	.cout(\PC1|address_prog[8]~29 ));
// synopsys translate_off
defparam \PC1|address_prog[8]~28 .lut_mask = 16'h698E;
defparam \PC1|address_prog[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneii_lcell_comb \PC1|address_prog[9]~30 (
// Equation(s):
// \PC1|address_prog[9]~30_combout  = (\PC1|Add0~9_combout  & ((\PC1|address_prog [9] & (\PC1|address_prog[8]~29  & VCC)) # (!\PC1|address_prog [9] & (!\PC1|address_prog[8]~29 )))) # (!\PC1|Add0~9_combout  & ((\PC1|address_prog [9] & 
// (!\PC1|address_prog[8]~29 )) # (!\PC1|address_prog [9] & ((\PC1|address_prog[8]~29 ) # (GND)))))
// \PC1|address_prog[9]~31  = CARRY((\PC1|Add0~9_combout  & (!\PC1|address_prog [9] & !\PC1|address_prog[8]~29 )) # (!\PC1|Add0~9_combout  & ((!\PC1|address_prog[8]~29 ) # (!\PC1|address_prog [9]))))

	.dataa(\PC1|Add0~9_combout ),
	.datab(\PC1|address_prog [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC1|address_prog[8]~29 ),
	.combout(\PC1|address_prog[9]~30_combout ),
	.cout(\PC1|address_prog[9]~31 ));
// synopsys translate_off
defparam \PC1|address_prog[9]~30 .lut_mask = 16'h9617;
defparam \PC1|address_prog[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y31_N23
cycloneii_lcell_ff \PC1|address_prog[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[9]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [9]));

// Location: M4K_X52_Y30
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
cycloneii_lcell_comb \IR|reg_var~11 (
// Equation(s):
// \IR|reg_var~11_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\IR|reg_var~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~11 .lut_mask = 16'h0F00;
defparam \IR|reg_var~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IR_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IR_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_ld));
// synopsys translate_off
defparam \IR_ld~I .input_async_reset = "none";
defparam \IR_ld~I .input_power_up = "low";
defparam \IR_ld~I .input_register_mode = "none";
defparam \IR_ld~I .input_sync_reset = "none";
defparam \IR_ld~I .oe_async_reset = "none";
defparam \IR_ld~I .oe_power_up = "low";
defparam \IR_ld~I .oe_register_mode = "none";
defparam \IR_ld~I .oe_sync_reset = "none";
defparam \IR_ld~I .operation_mode = "input";
defparam \IR_ld~I .output_async_reset = "none";
defparam \IR_ld~I .output_power_up = "low";
defparam \IR_ld~I .output_register_mode = "none";
defparam \IR_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \IR|reg_var[11]~1 (
// Equation(s):
// \IR|reg_var[11]~1_combout  = (\IR_clr~combout ) # (\IR_ld~combout )

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\IR_ld~combout ),
	.cin(gnd),
	.combout(\IR|reg_var[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var[11]~1 .lut_mask = 16'hFFCC;
defparam \IR|reg_var[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N23
cycloneii_lcell_ff \IR|reg_var[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [10]));

// Location: LCCOMB_X44_Y31_N4
cycloneii_lcell_comb \PC1|Add0~10 (
// Equation(s):
// \PC1|Add0~10_combout  = (\PC_f~combout  & \IR|reg_var [10])

	.dataa(vcc),
	.datab(\PC_f~combout ),
	.datac(vcc),
	.datad(\IR|reg_var [10]),
	.cin(gnd),
	.combout(\PC1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~10 .lut_mask = 16'hCC00;
defparam \PC1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneii_lcell_comb \PC1|address_prog[10]~32 (
// Equation(s):
// \PC1|address_prog[10]~32_combout  = \PC1|address_prog [10] $ (\PC1|address_prog[9]~31  $ (!\PC1|Add0~10_combout ))

	.dataa(\PC1|address_prog [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC1|Add0~10_combout ),
	.cin(\PC1|address_prog[9]~31 ),
	.combout(\PC1|address_prog[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|address_prog[10]~32 .lut_mask = 16'h5AA5;
defparam \PC1|address_prog[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y31_N25
cycloneii_lcell_ff \PC1|address_prog[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[10]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [10]));

// Location: M4K_X52_Y31
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
cycloneii_lcell_comb \IR|reg_var~9 (
// Equation(s):
// \IR|reg_var~9_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IR|reg_var~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~9 .lut_mask = 16'h0F00;
defparam \IR|reg_var~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N27
cycloneii_lcell_ff \IR|reg_var[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [8]));

// Location: LCCOMB_X44_Y31_N8
cycloneii_lcell_comb \PC1|Add0~8 (
// Equation(s):
// \PC1|Add0~8_combout  = (\PC_f~combout  & \IR|reg_var [8])

	.dataa(vcc),
	.datab(\PC_f~combout ),
	.datac(vcc),
	.datad(\IR|reg_var [8]),
	.cin(gnd),
	.combout(\PC1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~8 .lut_mask = 16'hCC00;
defparam \PC1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N21
cycloneii_lcell_ff \PC1|address_prog[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[8]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [8]));

// Location: M4K_X26_Y32
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneii_lcell_comb \IR|reg_var~8 (
// Equation(s):
// \IR|reg_var~8_combout  = (\MemPro|altsyncram_component|auto_generated|q_a [7] & !\IR_clr~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MemPro|altsyncram_component|auto_generated|q_a [7]),
	.datad(\IR_clr~combout ),
	.cin(gnd),
	.combout(\IR|reg_var~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~8 .lut_mask = 16'h00F0;
defparam \IR|reg_var~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N11
cycloneii_lcell_ff \IR|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [7]));

// Location: LCCOMB_X44_Y31_N10
cycloneii_lcell_comb \PC1|Add0~7 (
// Equation(s):
// \PC1|Add0~7_combout  = (\IR|reg_var [7] & \PC_f~combout )

	.dataa(vcc),
	.datab(\IR|reg_var [7]),
	.datac(vcc),
	.datad(\PC_f~combout ),
	.cin(gnd),
	.combout(\PC1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~7 .lut_mask = 16'hCC00;
defparam \PC1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N19
cycloneii_lcell_ff \PC1|address_prog[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[7]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [7]));

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \IR|reg_var~7 (
// Equation(s):
// \IR|reg_var~7_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [6])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\IR|reg_var~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~7 .lut_mask = 16'h3300;
defparam \IR|reg_var~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N21
cycloneii_lcell_ff \IR|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [6]));

// Location: LCCOMB_X44_Y31_N24
cycloneii_lcell_comb \PC1|Add0~6 (
// Equation(s):
// \PC1|Add0~6_combout  = (\IR|reg_var [6] & \PC_f~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR|reg_var [6]),
	.datad(\PC_f~combout ),
	.cin(gnd),
	.combout(\PC1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~6 .lut_mask = 16'hF000;
defparam \PC1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N17
cycloneii_lcell_ff \PC1|address_prog[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[6]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [6]));

// Location: M4K_X26_Y33
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \IR|reg_var~6 (
// Equation(s):
// \IR|reg_var~6_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\IR|reg_var~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~6 .lut_mask = 16'h0F00;
defparam \IR|reg_var~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N25
cycloneii_lcell_ff \IR|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [5]));

// Location: LCCOMB_X43_Y31_N26
cycloneii_lcell_comb \PC1|Add0~5 (
// Equation(s):
// \PC1|Add0~5_combout  = (\PC_f~combout  & \IR|reg_var [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_f~combout ),
	.datad(\IR|reg_var [5]),
	.cin(gnd),
	.combout(\PC1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~5 .lut_mask = 16'hF000;
defparam \PC1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N15
cycloneii_lcell_ff \PC1|address_prog[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[5]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [5]));

// Location: LCCOMB_X42_Y33_N22
cycloneii_lcell_comb \IR|reg_var~5 (
// Equation(s):
// \IR|reg_var~5_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\IR|reg_var~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~5 .lut_mask = 16'h0F00;
defparam \IR|reg_var~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N23
cycloneii_lcell_ff \IR|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [4]));

// Location: LCCOMB_X43_Y31_N28
cycloneii_lcell_comb \PC1|Add0~4 (
// Equation(s):
// \PC1|Add0~4_combout  = (\PC_f~combout  & \IR|reg_var [4])

	.dataa(\PC_f~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IR|reg_var [4]),
	.cin(gnd),
	.combout(\PC1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~4 .lut_mask = 16'hAA00;
defparam \PC1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N13
cycloneii_lcell_ff \PC1|address_prog[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [4]));

// Location: M4K_X26_Y31
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \IR|reg_var~4 (
// Equation(s):
// \IR|reg_var~4_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\IR|reg_var~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~4 .lut_mask = 16'h0F00;
defparam \IR|reg_var~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N29
cycloneii_lcell_ff \IR|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [3]));

// Location: LCCOMB_X43_Y31_N2
cycloneii_lcell_comb \PC1|Add0~3 (
// Equation(s):
// \PC1|Add0~3_combout  = (\PC_f~combout  & \IR|reg_var [3])

	.dataa(\PC_f~combout ),
	.datab(vcc),
	.datac(\IR|reg_var [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~3 .lut_mask = 16'hA0A0;
defparam \PC1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N11
cycloneii_lcell_ff \PC1|address_prog[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [3]));

// Location: LCCOMB_X44_Y32_N14
cycloneii_lcell_comb \IR|reg_var~3 (
// Equation(s):
// \IR|reg_var~3_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [2])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\IR|reg_var~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~3 .lut_mask = 16'h3300;
defparam \IR|reg_var~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N15
cycloneii_lcell_ff \IR|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [2]));

// Location: LCCOMB_X44_Y31_N14
cycloneii_lcell_comb \PC1|Add0~2 (
// Equation(s):
// \PC1|Add0~2_combout  = (\IR|reg_var [2] & \PC_f~combout )

	.dataa(vcc),
	.datab(\IR|reg_var [2]),
	.datac(vcc),
	.datad(\PC_f~combout ),
	.cin(gnd),
	.combout(\PC1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~2 .lut_mask = 16'hCC00;
defparam \PC1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N9
cycloneii_lcell_ff \PC1|address_prog[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [2]));

// Location: M4K_X52_Y34
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
cycloneii_lcell_comb \IR|reg_var~2 (
// Equation(s):
// \IR|reg_var~2_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [1])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\IR|reg_var~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~2 .lut_mask = 16'h3300;
defparam \IR|reg_var~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N5
cycloneii_lcell_ff \IR|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [1]));

// Location: LCCOMB_X43_Y31_N30
cycloneii_lcell_comb \PC1|Add0~1 (
// Equation(s):
// \PC1|Add0~1_combout  = (\PC_f~combout  & \IR|reg_var [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_f~combout ),
	.datad(\IR|reg_var [1]),
	.cin(gnd),
	.combout(\PC1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|Add0~1 .lut_mask = 16'hF000;
defparam \PC1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N7
cycloneii_lcell_ff \PC1|address_prog[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC1|address_prog[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\PC_clr~combout ),
	.sload(gnd),
	.ena(\PC1|address_prog[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC1|address_prog [1]));

// Location: LCCOMB_X44_Y31_N12
cycloneii_lcell_comb \IR|reg_var~0 (
// Equation(s):
// \IR|reg_var~0_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\IR|reg_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~0 .lut_mask = 16'h0F00;
defparam \IR|reg_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N13
cycloneii_lcell_ff \IR|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [0]));

// Location: LCCOMB_X45_Y31_N26
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Mux_2s~combout [1] & (\Mux_2s~combout [0])) # (!\Mux_2s~combout [1] & ((\Mux_2s~combout [0] & (\R1|reg_var [0])) # (!\Mux_2s~combout [0] & ((\IR|reg_var [0])))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\R1|reg_var [0]),
	.datad(\IR|reg_var [0]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hD9C8;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux_2s~combout [1] & ((\Mux15~0_combout  & (\R3|reg_var [0])) # (!\Mux15~0_combout  & ((\R2|reg_var [0]))))) # (!\Mux_2s~combout [1] & (((\Mux15~0_combout ))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\R3|reg_var [0]),
	.datac(\R2|reg_var [0]),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hDDA0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneii_lcell_comb \ALU1|Mux7~12 (
// Equation(s):
// \ALU1|Mux7~12_combout  = (\ALU_s~combout [1] & (\ALU1|Mux7~11_combout )) # (!\ALU_s~combout [1] & ((\Mux23~1_combout  & ((!\Mux15~1_combout ) # (!\ALU1|Mux7~11_combout ))) # (!\Mux23~1_combout  & ((\Mux15~1_combout )))))

	.dataa(\ALU1|Mux7~11_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~12 .lut_mask = 16'hA7AC;
defparam \ALU1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[7]));
// synopsys translate_off
defparam \RI1_in[7]~I .input_async_reset = "none";
defparam \RI1_in[7]~I .input_power_up = "low";
defparam \RI1_in[7]~I .input_register_mode = "none";
defparam \RI1_in[7]~I .input_sync_reset = "none";
defparam \RI1_in[7]~I .oe_async_reset = "none";
defparam \RI1_in[7]~I .oe_power_up = "low";
defparam \RI1_in[7]~I .oe_register_mode = "none";
defparam \RI1_in[7]~I .oe_sync_reset = "none";
defparam \RI1_in[7]~I .operation_mode = "input";
defparam \RI1_in[7]~I .output_async_reset = "none";
defparam \RI1_in[7]~I .output_power_up = "low";
defparam \RI1_in[7]~I .output_register_mode = "none";
defparam \RI1_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \RI1|reg_var[7]~feeder (
// Equation(s):
// \RI1|reg_var[7]~feeder_combout  = \RI1_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI1_in~combout [7]),
	.cin(gnd),
	.combout(\RI1|reg_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI1|reg_var[7]~feeder .lut_mask = 16'hFF00;
defparam \RI1|reg_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \RI1|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI1|reg_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [7]));

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[7]));
// synopsys translate_off
defparam \RI2_in[7]~I .input_async_reset = "none";
defparam \RI2_in[7]~I .input_power_up = "low";
defparam \RI2_in[7]~I .input_register_mode = "none";
defparam \RI2_in[7]~I .input_sync_reset = "none";
defparam \RI2_in[7]~I .oe_async_reset = "none";
defparam \RI2_in[7]~I .oe_power_up = "low";
defparam \RI2_in[7]~I .oe_register_mode = "none";
defparam \RI2_in[7]~I .oe_sync_reset = "none";
defparam \RI2_in[7]~I .operation_mode = "input";
defparam \RI2_in[7]~I .output_async_reset = "none";
defparam \RI2_in[7]~I .output_power_up = "low";
defparam \RI2_in[7]~I .output_register_mode = "none";
defparam \RI2_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y32_N1
cycloneii_lcell_ff \RI2|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [7]));

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALU_s[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALU_s~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_s[2]));
// synopsys translate_off
defparam \ALU_s[2]~I .input_async_reset = "none";
defparam \ALU_s[2]~I .input_power_up = "low";
defparam \ALU_s[2]~I .input_register_mode = "none";
defparam \ALU_s[2]~I .input_sync_reset = "none";
defparam \ALU_s[2]~I .oe_async_reset = "none";
defparam \ALU_s[2]~I .oe_power_up = "low";
defparam \ALU_s[2]~I .oe_register_mode = "none";
defparam \ALU_s[2]~I .oe_sync_reset = "none";
defparam \ALU_s[2]~I .operation_mode = "input";
defparam \ALU_s[2]~I .output_async_reset = "none";
defparam \ALU_s[2]~I .output_power_up = "low";
defparam \ALU_s[2]~I .output_register_mode = "none";
defparam \ALU_s[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y31_N3
cycloneii_lcell_ff \R1|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [7]));

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \R3|reg_var[7]~feeder (
// Equation(s):
// \R3|reg_var[7]~feeder_combout  = \Mux0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\R3|reg_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|reg_var[7]~feeder .lut_mask = 16'hFF00;
defparam \R3|reg_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N17
cycloneii_lcell_ff \R3|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R3|reg_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [7]));

// Location: LCCOMB_X45_Y31_N2
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [7]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [7]))))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R1|reg_var [7]),
	.datad(\R3|reg_var [7]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hC840;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [7])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [7]),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hFF20;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALU_s[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALU_s~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_s[0]));
// synopsys translate_off
defparam \ALU_s[0]~I .input_async_reset = "none";
defparam \ALU_s[0]~I .input_power_up = "low";
defparam \ALU_s[0]~I .input_register_mode = "none";
defparam \ALU_s[0]~I .input_sync_reset = "none";
defparam \ALU_s[0]~I .oe_async_reset = "none";
defparam \ALU_s[0]~I .oe_power_up = "low";
defparam \ALU_s[0]~I .oe_register_mode = "none";
defparam \ALU_s[0]~I .oe_sync_reset = "none";
defparam \ALU_s[0]~I .operation_mode = "input";
defparam \ALU_s[0]~I .output_async_reset = "none";
defparam \ALU_s[0]~I .output_power_up = "low";
defparam \ALU_s[0]~I .output_register_mode = "none";
defparam \ALU_s[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \ALU1|Mux0~1 (
// Equation(s):
// \ALU1|Mux0~1_combout  = (\ALU_s~combout [2] & (!\ALU_s~combout [1] & !\ALU_s~combout [3]))

	.dataa(\ALU_s~combout [2]),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\ALU_s~combout [3]),
	.cin(gnd),
	.combout(\ALU1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~1 .lut_mask = 16'h0022;
defparam \ALU1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \ALU1|Mux0~2 (
// Equation(s):
// \ALU1|Mux0~2_combout  = (\ALU1|Mux0~1_combout  & ((\Mux8~1_combout  & ((!\ALU_s~combout [0]) # (!\Mux16~1_combout ))) # (!\Mux8~1_combout  & (\Mux16~1_combout ))))

	.dataa(\Mux8~1_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~2 .lut_mask = 16'h6E00;
defparam \ALU1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneii_lcell_comb \ALU1|Mux5~10 (
// Equation(s):
// \ALU1|Mux5~10_combout  = (\ALU_s~combout [3] & (!\ALU_s~combout [1] & !\ALU_s~combout [2]))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~10 .lut_mask = 16'h0202;
defparam \ALU1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[2]));
// synopsys translate_off
defparam \RI2_in[2]~I .input_async_reset = "none";
defparam \RI2_in[2]~I .input_power_up = "low";
defparam \RI2_in[2]~I .input_register_mode = "none";
defparam \RI2_in[2]~I .input_sync_reset = "none";
defparam \RI2_in[2]~I .oe_async_reset = "none";
defparam \RI2_in[2]~I .oe_power_up = "low";
defparam \RI2_in[2]~I .oe_register_mode = "none";
defparam \RI2_in[2]~I .oe_sync_reset = "none";
defparam \RI2_in[2]~I .operation_mode = "input";
defparam \RI2_in[2]~I .output_async_reset = "none";
defparam \RI2_in[2]~I .output_power_up = "low";
defparam \RI2_in[2]~I .output_register_mode = "none";
defparam \RI2_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \RI2|reg_var[2]~feeder (
// Equation(s):
// \RI2|reg_var[2]~feeder_combout  = \RI2_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI2_in~combout [2]),
	.cin(gnd),
	.combout(\RI2|reg_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI2|reg_var[2]~feeder .lut_mask = 16'hFF00;
defparam \RI2|reg_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N31
cycloneii_lcell_ff \RI2|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI2|reg_var[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [2]));

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[3]));
// synopsys translate_off
defparam \RI1_in[3]~I .input_async_reset = "none";
defparam \RI1_in[3]~I .input_power_up = "low";
defparam \RI1_in[3]~I .input_register_mode = "none";
defparam \RI1_in[3]~I .input_sync_reset = "none";
defparam \RI1_in[3]~I .oe_async_reset = "none";
defparam \RI1_in[3]~I .oe_power_up = "low";
defparam \RI1_in[3]~I .oe_register_mode = "none";
defparam \RI1_in[3]~I .oe_sync_reset = "none";
defparam \RI1_in[3]~I .operation_mode = "input";
defparam \RI1_in[3]~I .output_async_reset = "none";
defparam \RI1_in[3]~I .output_power_up = "low";
defparam \RI1_in[3]~I .output_register_mode = "none";
defparam \RI1_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \RI1|reg_var[3]~feeder (
// Equation(s):
// \RI1|reg_var[3]~feeder_combout  = \RI1_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI1_in~combout [3]),
	.cin(gnd),
	.combout(\RI1|reg_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI1|reg_var[3]~feeder .lut_mask = 16'hFF00;
defparam \RI1|reg_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N23
cycloneii_lcell_ff \RI1|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI1|reg_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [3]));

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux_1s~combout [1] & ((\RI2|reg_var [3]) # ((\Mux_1s~combout [0])))) # (!\Mux_1s~combout [1] & (((!\Mux_1s~combout [0] & \ALU1|Mux4~15_combout ))))

	.dataa(\RI2|reg_var [3]),
	.datab(\Mux_1s~combout [1]),
	.datac(\Mux_1s~combout [0]),
	.datad(\ALU1|Mux4~15_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hCBC8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux_1s~combout [0] & ((\Mux4~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [3])) # (!\Mux4~0_combout  & ((\RI1|reg_var [3]))))) # (!\Mux_1s~combout [0] & (((\Mux4~0_combout ))))

	.dataa(\MemData|altsyncram_component|auto_generated|q_a [3]),
	.datab(\RI1|reg_var [3]),
	.datac(\Mux_1s~combout [0]),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hAFC0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \R3|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [3]));

// Location: LCFF_X45_Y33_N15
cycloneii_lcell_ff \R1|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [3]));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_2s[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_2s~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_2s[1]));
// synopsys translate_off
defparam \Mux_2s[1]~I .input_async_reset = "none";
defparam \Mux_2s[1]~I .input_power_up = "low";
defparam \Mux_2s[1]~I .input_register_mode = "none";
defparam \Mux_2s[1]~I .input_sync_reset = "none";
defparam \Mux_2s[1]~I .oe_async_reset = "none";
defparam \Mux_2s[1]~I .oe_power_up = "low";
defparam \Mux_2s[1]~I .oe_register_mode = "none";
defparam \Mux_2s[1]~I .oe_sync_reset = "none";
defparam \Mux_2s[1]~I .operation_mode = "input";
defparam \Mux_2s[1]~I .output_async_reset = "none";
defparam \Mux_2s[1]~I .output_power_up = "low";
defparam \Mux_2s[1]~I .output_register_mode = "none";
defparam \Mux_2s[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \R2|reg_var[3]~feeder (
// Equation(s):
// \R2|reg_var[3]~feeder_combout  = \Mux4~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\R2|reg_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|reg_var[3]~feeder .lut_mask = 16'hFF00;
defparam \R2|reg_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2_ld));
// synopsys translate_off
defparam \R2_ld~I .input_async_reset = "none";
defparam \R2_ld~I .input_power_up = "low";
defparam \R2_ld~I .input_register_mode = "none";
defparam \R2_ld~I .input_sync_reset = "none";
defparam \R2_ld~I .oe_async_reset = "none";
defparam \R2_ld~I .oe_power_up = "low";
defparam \R2_ld~I .oe_register_mode = "none";
defparam \R2_ld~I .oe_sync_reset = "none";
defparam \R2_ld~I .operation_mode = "input";
defparam \R2_ld~I .output_async_reset = "none";
defparam \R2_ld~I .output_power_up = "low";
defparam \R2_ld~I .output_register_mode = "none";
defparam \R2_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y33_N21
cycloneii_lcell_ff \R2|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R2|reg_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [3]));

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Mux_2s~combout [0] & (\Mux_2s~combout [1])) # (!\Mux_2s~combout [0] & ((\Mux_2s~combout [1] & (\R2|reg_var [3])) # (!\Mux_2s~combout [1] & ((\IR|reg_var [3])))))

	.dataa(\Mux_2s~combout [0]),
	.datab(\Mux_2s~combout [1]),
	.datac(\R2|reg_var [3]),
	.datad(\IR|reg_var [3]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hD9C8;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux_2s~combout [0] & ((\Mux12~0_combout  & (\R3|reg_var [3])) # (!\Mux12~0_combout  & ((\R1|reg_var [3]))))) # (!\Mux_2s~combout [0] & (((\Mux12~0_combout ))))

	.dataa(\Mux_2s~combout [0]),
	.datab(\R3|reg_var [3]),
	.datac(\R1|reg_var [3]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hDDA0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Mux_3s[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mux_3s~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mux_3s[1]));
// synopsys translate_off
defparam \Mux_3s[1]~I .input_async_reset = "none";
defparam \Mux_3s[1]~I .input_power_up = "low";
defparam \Mux_3s[1]~I .input_register_mode = "none";
defparam \Mux_3s[1]~I .input_sync_reset = "none";
defparam \Mux_3s[1]~I .oe_async_reset = "none";
defparam \Mux_3s[1]~I .oe_power_up = "low";
defparam \Mux_3s[1]~I .oe_register_mode = "none";
defparam \Mux_3s[1]~I .oe_sync_reset = "none";
defparam \Mux_3s[1]~I .operation_mode = "input";
defparam \Mux_3s[1]~I .output_async_reset = "none";
defparam \Mux_3s[1]~I .output_power_up = "low";
defparam \Mux_3s[1]~I .output_register_mode = "none";
defparam \Mux_3s[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [3]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [3]))))

	.dataa(\Mux_3s~combout [0]),
	.datab(\Mux_3s~combout [1]),
	.datac(\R1|reg_var [3]),
	.datad(\R3|reg_var [3]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hA820;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneii_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [3])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [3]),
	.datad(\Mux20~0_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hFF20;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneii_lcell_comb \ALU1|Mux4~9 (
// Equation(s):
// \ALU1|Mux4~9_combout  = (\ALU1|Mux0~1_combout  & ((\Mux12~1_combout  & ((!\Mux20~1_combout ) # (!\ALU_s~combout [0]))) # (!\Mux12~1_combout  & ((\Mux20~1_combout )))))

	.dataa(\ALU1|Mux0~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux12~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~9 .lut_mask = 16'h2AA0;
defparam \ALU1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \ALU1|sub_sig|Add1~11 (
// Equation(s):
// \ALU1|sub_sig|Add1~11_combout  = \ALU_s~combout [1] $ (\Mux13~1_combout )

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~11 .lut_mask = 16'h33CC;
defparam \ALU1|sub_sig|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N29
cycloneii_lcell_ff \R1|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [1]));

// Location: LCFF_X46_Y32_N29
cycloneii_lcell_ff \R3|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [1]));

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Mux_2s~combout [1] & ((\Mux_2s~combout [0]) # ((\R2|reg_var [1])))) # (!\Mux_2s~combout [1] & (!\Mux_2s~combout [0] & (\IR|reg_var [1])))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\IR|reg_var [1]),
	.datad(\R2|reg_var [1]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hBA98;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux_2s~combout [0] & ((\Mux14~0_combout  & ((\R3|reg_var [1]))) # (!\Mux14~0_combout  & (\R1|reg_var [1])))) # (!\Mux_2s~combout [0] & (((\Mux14~0_combout ))))

	.dataa(\Mux_2s~combout [0]),
	.datab(\R1|reg_var [1]),
	.datac(\R3|reg_var [1]),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF588;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \ALU1|sub_sig|Add1~8 (
// Equation(s):
// \ALU1|sub_sig|Add1~8_combout  = \ALU_s~combout [1] $ (\Mux14~1_combout )

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~8 .lut_mask = 16'h33CC;
defparam \ALU1|sub_sig|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \ALU1|sub_sig|Add1~5 (
// Equation(s):
// \ALU1|sub_sig|Add1~5_cout  = CARRY(!\ALU_s~combout [0])

	.dataa(vcc),
	.datab(\ALU_s~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU1|sub_sig|Add1~5_cout ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~5 .lut_mask = 16'h0033;
defparam \ALU1|sub_sig|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \ALU1|sub_sig|Add1~9 (
// Equation(s):
// \ALU1|sub_sig|Add1~9_combout  = ((\Mux22~1_combout  $ (\ALU1|sub_sig|Add1~8_combout  $ (!\ALU1|sub_sig|Add1~7 )))) # (GND)
// \ALU1|sub_sig|Add1~10  = CARRY((\Mux22~1_combout  & ((\ALU1|sub_sig|Add1~8_combout ) # (!\ALU1|sub_sig|Add1~7 ))) # (!\Mux22~1_combout  & (\ALU1|sub_sig|Add1~8_combout  & !\ALU1|sub_sig|Add1~7 )))

	.dataa(\Mux22~1_combout ),
	.datab(\ALU1|sub_sig|Add1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~7 ),
	.combout(\ALU1|sub_sig|Add1~9_combout ),
	.cout(\ALU1|sub_sig|Add1~10 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~9 .lut_mask = 16'h698E;
defparam \ALU1|sub_sig|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \ALU1|sub_sig|Add1~12 (
// Equation(s):
// \ALU1|sub_sig|Add1~12_combout  = (\Mux21~1_combout  & ((\ALU1|sub_sig|Add1~11_combout  & (\ALU1|sub_sig|Add1~10  & VCC)) # (!\ALU1|sub_sig|Add1~11_combout  & (!\ALU1|sub_sig|Add1~10 )))) # (!\Mux21~1_combout  & ((\ALU1|sub_sig|Add1~11_combout  & 
// (!\ALU1|sub_sig|Add1~10 )) # (!\ALU1|sub_sig|Add1~11_combout  & ((\ALU1|sub_sig|Add1~10 ) # (GND)))))
// \ALU1|sub_sig|Add1~13  = CARRY((\Mux21~1_combout  & (!\ALU1|sub_sig|Add1~11_combout  & !\ALU1|sub_sig|Add1~10 )) # (!\Mux21~1_combout  & ((!\ALU1|sub_sig|Add1~10 ) # (!\ALU1|sub_sig|Add1~11_combout ))))

	.dataa(\Mux21~1_combout ),
	.datab(\ALU1|sub_sig|Add1~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~10 ),
	.combout(\ALU1|sub_sig|Add1~12_combout ),
	.cout(\ALU1|sub_sig|Add1~13 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~12 .lut_mask = 16'h9617;
defparam \ALU1|sub_sig|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \ALU1|sub_sig|Add1~15 (
// Equation(s):
// \ALU1|sub_sig|Add1~15_combout  = ((\ALU1|sub_sig|Add1~14_combout  $ (\Mux20~1_combout  $ (!\ALU1|sub_sig|Add1~13 )))) # (GND)
// \ALU1|sub_sig|Add1~16  = CARRY((\ALU1|sub_sig|Add1~14_combout  & ((\Mux20~1_combout ) # (!\ALU1|sub_sig|Add1~13 ))) # (!\ALU1|sub_sig|Add1~14_combout  & (\Mux20~1_combout  & !\ALU1|sub_sig|Add1~13 )))

	.dataa(\ALU1|sub_sig|Add1~14_combout ),
	.datab(\Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~13 ),
	.combout(\ALU1|sub_sig|Add1~15_combout ),
	.cout(\ALU1|sub_sig|Add1~16 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~15 .lut_mask = 16'h698E;
defparam \ALU1|sub_sig|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneii_lcell_comb \ALU1|Mux4~16 (
// Equation(s):
// \ALU1|Mux4~16_combout  = (\ALU_s~combout [1] & (\ALU_s~combout [0] & (\Mux12~1_combout  & \Mux20~1_combout )))

	.dataa(\ALU_s~combout [1]),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux12~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~16 .lut_mask = 16'h8000;
defparam \ALU1|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneii_lcell_comb \ALU1|Mux4~17 (
// Equation(s):
// \ALU1|Mux4~17_combout  = (\ALU1|Mux4~16_combout ) # ((\ALU1|sub_sig|Add1~15_combout  & (\ALU_s~combout [1] $ (\ALU_s~combout [0]))))

	.dataa(\ALU_s~combout [1]),
	.datab(\ALU1|sub_sig|Add1~15_combout ),
	.datac(\ALU1|Mux4~16_combout ),
	.datad(\ALU_s~combout [0]),
	.cin(gnd),
	.combout(\ALU1|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~17 .lut_mask = 16'hF4F8;
defparam \ALU1|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneii_lcell_comb \ALU1|Mux4~10 (
// Equation(s):
// \ALU1|Mux4~10_combout  = (\ALU1|Mux4~9_combout ) # ((!\ALU_s~combout [3] & (!\ALU_s~combout [2] & \ALU1|Mux4~17_combout )))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|Mux4~9_combout ),
	.datad(\ALU1|Mux4~17_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~10 .lut_mask = 16'hF1F0;
defparam \ALU1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneii_lcell_comb \ALU1|Mux2~2 (
// Equation(s):
// \ALU1|Mux2~2_combout  = (!\ALU_s~combout [2] & \ALU_s~combout [3])

	.dataa(\ALU_s~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU_s~combout [3]),
	.cin(gnd),
	.combout(\ALU1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~2 .lut_mask = 16'h5500;
defparam \ALU1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \R2|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [4]));

// Location: LCFF_X45_Y33_N17
cycloneii_lcell_ff \R1|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [4]));

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [4]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [4]))))

	.dataa(\Mux_3s~combout [0]),
	.datab(\Mux_3s~combout [1]),
	.datac(\R1|reg_var [4]),
	.datad(\R3|reg_var [4]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hA820;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout ) # ((!\Mux_3s~combout [0] & (\Mux_3s~combout [1] & \R2|reg_var [4])))

	.dataa(\Mux_3s~combout [0]),
	.datab(\Mux_3s~combout [1]),
	.datac(\R2|reg_var [4]),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hFF40;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[6]));
// synopsys translate_off
defparam \RI2_in[6]~I .input_async_reset = "none";
defparam \RI2_in[6]~I .input_power_up = "low";
defparam \RI2_in[6]~I .input_register_mode = "none";
defparam \RI2_in[6]~I .input_sync_reset = "none";
defparam \RI2_in[6]~I .oe_async_reset = "none";
defparam \RI2_in[6]~I .oe_power_up = "low";
defparam \RI2_in[6]~I .oe_register_mode = "none";
defparam \RI2_in[6]~I .oe_sync_reset = "none";
defparam \RI2_in[6]~I .operation_mode = "input";
defparam \RI2_in[6]~I .output_async_reset = "none";
defparam \RI2_in[6]~I .output_power_up = "low";
defparam \RI2_in[6]~I .output_register_mode = "none";
defparam \RI2_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \RI2|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [6]));

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \R1|reg_var[6]~feeder (
// Equation(s):
// \R1|reg_var[6]~feeder_combout  = \Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\R1|reg_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|reg_var[6]~feeder .lut_mask = 16'hFF00;
defparam \R1|reg_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \R1|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R1|reg_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [6]));

// Location: LCCOMB_X45_Y32_N2
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Mux_2s~combout [1] & (\Mux_2s~combout [0])) # (!\Mux_2s~combout [1] & ((\Mux_2s~combout [0] & ((\R1|reg_var [6]))) # (!\Mux_2s~combout [0] & (\IR|reg_var [6]))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\IR|reg_var [6]),
	.datad(\R1|reg_var [6]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hDC98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux_2s~combout [1] & ((\Mux9~0_combout  & (\R3|reg_var [6])) # (!\Mux9~0_combout  & ((\R2|reg_var [6]))))) # (!\Mux_2s~combout [1] & (((\Mux9~0_combout ))))

	.dataa(\R3|reg_var [6]),
	.datab(\Mux_2s~combout [1]),
	.datac(\R2|reg_var [6]),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hBBC0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \ALU1|Mux1~9 (
// Equation(s):
// \ALU1|Mux1~9_combout  = (\ALU1|Mux0~0_combout  & ((\Mux17~1_combout  & ((!\Mux9~1_combout ) # (!\ALU_s~combout [0]))) # (!\Mux17~1_combout  & ((\Mux9~1_combout )))))

	.dataa(\ALU1|Mux0~0_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux17~1_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~9 .lut_mask = 16'h2AA0;
defparam \ALU1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \ALU1|sub_sig|Add1~23 (
// Equation(s):
// \ALU1|sub_sig|Add1~23_combout  = \ALU_s~combout [1] $ (\Mux9~1_combout )

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~23 .lut_mask = 16'h33CC;
defparam \ALU1|sub_sig|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[5]));
// synopsys translate_off
defparam \RI1_in[5]~I .input_async_reset = "none";
defparam \RI1_in[5]~I .input_power_up = "low";
defparam \RI1_in[5]~I .input_register_mode = "none";
defparam \RI1_in[5]~I .input_sync_reset = "none";
defparam \RI1_in[5]~I .oe_async_reset = "none";
defparam \RI1_in[5]~I .oe_power_up = "low";
defparam \RI1_in[5]~I .oe_register_mode = "none";
defparam \RI1_in[5]~I .oe_sync_reset = "none";
defparam \RI1_in[5]~I .operation_mode = "input";
defparam \RI1_in[5]~I .output_async_reset = "none";
defparam \RI1_in[5]~I .output_power_up = "low";
defparam \RI1_in[5]~I .output_register_mode = "none";
defparam \RI1_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \RI1|reg_var[5]~feeder (
// Equation(s):
// \RI1|reg_var[5]~feeder_combout  = \RI1_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI1_in~combout [5]),
	.cin(gnd),
	.combout(\RI1|reg_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI1|reg_var[5]~feeder .lut_mask = 16'hFF00;
defparam \RI1|reg_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \RI1|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI1|reg_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [5]));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[5]));
// synopsys translate_off
defparam \RI2_in[5]~I .input_async_reset = "none";
defparam \RI2_in[5]~I .input_power_up = "low";
defparam \RI2_in[5]~I .input_register_mode = "none";
defparam \RI2_in[5]~I .input_sync_reset = "none";
defparam \RI2_in[5]~I .oe_async_reset = "none";
defparam \RI2_in[5]~I .oe_power_up = "low";
defparam \RI2_in[5]~I .oe_register_mode = "none";
defparam \RI2_in[5]~I .oe_sync_reset = "none";
defparam \RI2_in[5]~I .operation_mode = "input";
defparam \RI2_in[5]~I .output_async_reset = "none";
defparam \RI2_in[5]~I .output_power_up = "low";
defparam \RI2_in[5]~I .output_register_mode = "none";
defparam \RI2_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y34_N11
cycloneii_lcell_ff \RI2|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [5]));

// Location: LCFF_X45_Y33_N19
cycloneii_lcell_ff \R1|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [5]));

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \R3|reg_var[5]~feeder (
// Equation(s):
// \R3|reg_var[5]~feeder_combout  = \Mux2~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\R3|reg_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|reg_var[5]~feeder .lut_mask = 16'hFF00;
defparam \R3|reg_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N15
cycloneii_lcell_ff \R3|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R3|reg_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [5]));

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Mux_2s~combout [1] & ((\Mux_2s~combout [0]) # ((\R2|reg_var [5])))) # (!\Mux_2s~combout [1] & (!\Mux_2s~combout [0] & ((\IR|reg_var [5]))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\R2|reg_var [5]),
	.datad(\IR|reg_var [5]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hB9A8;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux_2s~combout [0] & ((\Mux10~0_combout  & ((\R3|reg_var [5]))) # (!\Mux10~0_combout  & (\R1|reg_var [5])))) # (!\Mux_2s~combout [0] & (((\Mux10~0_combout ))))

	.dataa(\Mux_2s~combout [0]),
	.datab(\R1|reg_var [5]),
	.datac(\R3|reg_var [5]),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hF588;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \ALU1|Mux2~10 (
// Equation(s):
// \ALU1|Mux2~10_combout  = (\ALU1|Mux0~0_combout  & ((\Mux18~1_combout  & ((!\Mux10~1_combout ) # (!\ALU_s~combout [0]))) # (!\Mux18~1_combout  & ((\Mux10~1_combout )))))

	.dataa(\ALU1|Mux0~0_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux18~1_combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~10 .lut_mask = 16'h2AA0;
defparam \ALU1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneii_lcell_comb \ALU1|sub_sig|Add1~18 (
// Equation(s):
// \ALU1|sub_sig|Add1~18_combout  = (\ALU1|sub_sig|Add1~17_combout  & ((\Mux19~1_combout  & (\ALU1|sub_sig|Add1~16  & VCC)) # (!\Mux19~1_combout  & (!\ALU1|sub_sig|Add1~16 )))) # (!\ALU1|sub_sig|Add1~17_combout  & ((\Mux19~1_combout  & 
// (!\ALU1|sub_sig|Add1~16 )) # (!\Mux19~1_combout  & ((\ALU1|sub_sig|Add1~16 ) # (GND)))))
// \ALU1|sub_sig|Add1~19  = CARRY((\ALU1|sub_sig|Add1~17_combout  & (!\Mux19~1_combout  & !\ALU1|sub_sig|Add1~16 )) # (!\ALU1|sub_sig|Add1~17_combout  & ((!\ALU1|sub_sig|Add1~16 ) # (!\Mux19~1_combout ))))

	.dataa(\ALU1|sub_sig|Add1~17_combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~16 ),
	.combout(\ALU1|sub_sig|Add1~18_combout ),
	.cout(\ALU1|sub_sig|Add1~19 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~18 .lut_mask = 16'h9617;
defparam \ALU1|sub_sig|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \ALU1|sub_sig|Add1~21 (
// Equation(s):
// \ALU1|sub_sig|Add1~21_combout  = ((\ALU1|sub_sig|Add1~20_combout  $ (\Mux18~1_combout  $ (!\ALU1|sub_sig|Add1~19 )))) # (GND)
// \ALU1|sub_sig|Add1~22  = CARRY((\ALU1|sub_sig|Add1~20_combout  & ((\Mux18~1_combout ) # (!\ALU1|sub_sig|Add1~19 ))) # (!\ALU1|sub_sig|Add1~20_combout  & (\Mux18~1_combout  & !\ALU1|sub_sig|Add1~19 )))

	.dataa(\ALU1|sub_sig|Add1~20_combout ),
	.datab(\Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~19 ),
	.combout(\ALU1|sub_sig|Add1~21_combout ),
	.cout(\ALU1|sub_sig|Add1~22 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~21 .lut_mask = 16'h698E;
defparam \ALU1|sub_sig|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneii_lcell_comb \ALU1|Mux2~13 (
// Equation(s):
// \ALU1|Mux2~13_combout  = (\Mux18~1_combout  & (\ALU_s~combout [1] & (\Mux10~1_combout  & \ALU_s~combout [0])))

	.dataa(\Mux18~1_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\Mux10~1_combout ),
	.datad(\ALU_s~combout [0]),
	.cin(gnd),
	.combout(\ALU1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~13 .lut_mask = 16'h8000;
defparam \ALU1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneii_lcell_comb \ALU1|Mux2~11 (
// Equation(s):
// \ALU1|Mux2~11_combout  = (!\ALU_s~combout [2] & ((\ALU1|Mux2~13_combout ) # ((\ALU1|sub_sig|Add1~2_combout  & \ALU1|sub_sig|Add1~21_combout ))))

	.dataa(\ALU1|sub_sig|Add1~2_combout ),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|sub_sig|Add1~21_combout ),
	.datad(\ALU1|Mux2~13_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~11 .lut_mask = 16'h3320;
defparam \ALU1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \ALU1|Mux6~11 (
// Equation(s):
// \ALU1|Mux6~11_combout  = (\Mux14~1_combout  & (!\Mux15~1_combout  & \Mux16~1_combout ))

	.dataa(\Mux14~1_combout ),
	.datab(vcc),
	.datac(\Mux15~1_combout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~11 .lut_mask = 16'h0A00;
defparam \ALU1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \ALU1|Mux4~6 (
// Equation(s):
// \ALU1|Mux4~6_combout  = (\ALU_s~combout [0] & !\ALU_s~combout [1])

	.dataa(vcc),
	.datab(\ALU_s~combout [0]),
	.datac(vcc),
	.datad(\ALU_s~combout [1]),
	.cin(gnd),
	.combout(\ALU1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~6 .lut_mask = 16'h00CC;
defparam \ALU1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneii_lcell_comb \ALU1|Mux4~13 (
// Equation(s):
// \ALU1|Mux4~13_combout  = (!\Mux13~1_combout  & (\ALU1|Mux4~6_combout  & (!\Mux8~1_combout  & !\ALU1|ShiftLeft0~0_combout )))

	.dataa(\Mux13~1_combout ),
	.datab(\ALU1|Mux4~6_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~13 .lut_mask = 16'h0004;
defparam \ALU1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \ALU1|ShiftRight0~2 (
// Equation(s):
// \ALU1|ShiftRight0~2_combout  = (!\Mux14~1_combout  & ((\Mux15~1_combout  & ((\Mux17~1_combout ))) # (!\Mux15~1_combout  & (\Mux18~1_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~2 .lut_mask = 16'h5404;
defparam \ALU1|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneii_lcell_comb \ALU1|Mux2~3 (
// Equation(s):
// \ALU1|Mux2~3_combout  = (\ALU1|Mux4~13_combout  & ((\ALU1|Mux6~11_combout ) # (\ALU1|ShiftRight0~2_combout )))

	.dataa(vcc),
	.datab(\ALU1|Mux6~11_combout ),
	.datac(\ALU1|Mux4~13_combout ),
	.datad(\ALU1|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~3 .lut_mask = 16'hF0C0;
defparam \ALU1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneii_lcell_comb \ALU1|Mux2~4 (
// Equation(s):
// \ALU1|Mux2~4_combout  = (\Mux15~1_combout  & (\Mux17~1_combout )) # (!\Mux15~1_combout  & ((\Mux18~1_combout )))

	.dataa(vcc),
	.datab(\Mux17~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~4 .lut_mask = 16'hCFC0;
defparam \ALU1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneii_lcell_comb \ALU1|Mux4~7 (
// Equation(s):
// \ALU1|Mux4~7_combout  = (!\Mux13~1_combout  & (!\Mux8~1_combout  & !\ALU1|ShiftLeft0~0_combout ))

	.dataa(vcc),
	.datab(\Mux13~1_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~7 .lut_mask = 16'h0003;
defparam \ALU1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \ALU1|Mux2~5 (
// Equation(s):
// \ALU1|Mux2~5_combout  = (\Mux14~1_combout  & (\Mux16~1_combout )) # (!\Mux14~1_combout  & ((\ALU1|Mux4~7_combout  & ((\ALU1|Mux2~4_combout ))) # (!\ALU1|Mux4~7_combout  & (\Mux16~1_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\ALU1|Mux2~4_combout ),
	.datad(\ALU1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~5 .lut_mask = 16'hD8CC;
defparam \ALU1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneii_lcell_comb \ALU1|ShiftLeft0~3 (
// Equation(s):
// \ALU1|ShiftLeft0~3_combout  = (\Mux15~1_combout  & ((\Mux23~1_combout ))) # (!\Mux15~1_combout  & (\Mux22~1_combout ))

	.dataa(\Mux22~1_combout ),
	.datab(vcc),
	.datac(\Mux15~1_combout ),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~3 .lut_mask = 16'hFA0A;
defparam \ALU1|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneii_lcell_comb \ALU1|ShiftLeft0~8 (
// Equation(s):
// \ALU1|ShiftLeft0~8_combout  = (\Mux15~1_combout  & (\Mux19~1_combout )) # (!\Mux15~1_combout  & ((\Mux18~1_combout )))

	.dataa(vcc),
	.datab(\Mux19~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~8 .lut_mask = 16'hCFC0;
defparam \ALU1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneii_lcell_comb \ALU1|ShiftLeft0~6 (
// Equation(s):
// \ALU1|ShiftLeft0~6_combout  = (\Mux15~1_combout  & (\Mux21~1_combout )) # (!\Mux15~1_combout  & ((\Mux20~1_combout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~6 .lut_mask = 16'hBB88;
defparam \ALU1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneii_lcell_comb \ALU1|Mux2~6 (
// Equation(s):
// \ALU1|Mux2~6_combout  = (!\Mux13~1_combout  & ((\Mux14~1_combout  & ((\ALU1|ShiftLeft0~6_combout ))) # (!\Mux14~1_combout  & (\ALU1|ShiftLeft0~8_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\ALU1|ShiftLeft0~8_combout ),
	.datad(\ALU1|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~6 .lut_mask = 16'h5410;
defparam \ALU1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneii_lcell_comb \ALU1|Mux2~7 (
// Equation(s):
// \ALU1|Mux2~7_combout  = (\ALU1|Mux2~6_combout ) # ((!\Mux14~1_combout  & (\ALU1|ShiftLeft0~3_combout  & \Mux13~1_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(\ALU1|ShiftLeft0~3_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\ALU1|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~7 .lut_mask = 16'hFF40;
defparam \ALU1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneii_lcell_comb \ALU1|Mux2~8 (
// Equation(s):
// \ALU1|Mux2~8_combout  = (\ALU_s~combout [1] & (((\ALU1|Mux2~5_combout )))) # (!\ALU_s~combout [1] & (!\ALU1|ShiftLeft0~1_combout  & ((\ALU1|Mux2~7_combout ))))

	.dataa(\ALU_s~combout [1]),
	.datab(\ALU1|ShiftLeft0~1_combout ),
	.datac(\ALU1|Mux2~5_combout ),
	.datad(\ALU1|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~8 .lut_mask = 16'hB1A0;
defparam \ALU1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneii_lcell_comb \ALU1|Mux2~9 (
// Equation(s):
// \ALU1|Mux2~9_combout  = (\ALU1|Mux2~2_combout  & ((\ALU1|Mux2~3_combout ) # ((!\ALU_s~combout [0] & \ALU1|Mux2~8_combout ))))

	.dataa(\ALU1|Mux2~2_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU1|Mux2~3_combout ),
	.datad(\ALU1|Mux2~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~9 .lut_mask = 16'hA2A0;
defparam \ALU1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneii_lcell_comb \ALU1|Mux2~12 (
// Equation(s):
// \ALU1|Mux2~12_combout  = (\ALU1|Mux2~9_combout ) # ((!\ALU_s~combout [3] & ((\ALU1|Mux2~10_combout ) # (\ALU1|Mux2~11_combout ))))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU1|Mux2~10_combout ),
	.datac(\ALU1|Mux2~11_combout ),
	.datad(\ALU1|Mux2~9_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~12 .lut_mask = 16'hFF54;
defparam \ALU1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux_1s~combout [1] & ((\Mux_1s~combout [0]) # ((\RI2|reg_var [5])))) # (!\Mux_1s~combout [1] & (!\Mux_1s~combout [0] & ((\ALU1|Mux2~12_combout ))))

	.dataa(\Mux_1s~combout [1]),
	.datab(\Mux_1s~combout [0]),
	.datac(\RI2|reg_var [5]),
	.datad(\ALU1|Mux2~12_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hB9A8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux_1s~combout [0] & ((\Mux2~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [5])) # (!\Mux2~0_combout  & ((\RI1|reg_var [5]))))) # (!\Mux_1s~combout [0] & (((\Mux2~0_combout ))))

	.dataa(\MemData|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Mux_1s~combout [0]),
	.datac(\RI1|reg_var [5]),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBBC0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \R2|reg_var[5]~feeder (
// Equation(s):
// \R2|reg_var[5]~feeder_combout  = \Mux2~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\R2|reg_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|reg_var[5]~feeder .lut_mask = 16'hFF00;
defparam \R2|reg_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \R2|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R2|reg_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [5]));

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [5]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [5]))))

	.dataa(\Mux_3s~combout [0]),
	.datab(\Mux_3s~combout [1]),
	.datac(\R1|reg_var [5]),
	.datad(\R3|reg_var [5]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hA820;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [5])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [5]),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hFF20;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \ALU1|sub_sig|Add1~24 (
// Equation(s):
// \ALU1|sub_sig|Add1~24_combout  = (\Mux17~1_combout  & ((\ALU1|sub_sig|Add1~23_combout  & (\ALU1|sub_sig|Add1~22  & VCC)) # (!\ALU1|sub_sig|Add1~23_combout  & (!\ALU1|sub_sig|Add1~22 )))) # (!\Mux17~1_combout  & ((\ALU1|sub_sig|Add1~23_combout  & 
// (!\ALU1|sub_sig|Add1~22 )) # (!\ALU1|sub_sig|Add1~23_combout  & ((\ALU1|sub_sig|Add1~22 ) # (GND)))))
// \ALU1|sub_sig|Add1~25  = CARRY((\Mux17~1_combout  & (!\ALU1|sub_sig|Add1~23_combout  & !\ALU1|sub_sig|Add1~22 )) # (!\Mux17~1_combout  & ((!\ALU1|sub_sig|Add1~22 ) # (!\ALU1|sub_sig|Add1~23_combout ))))

	.dataa(\Mux17~1_combout ),
	.datab(\ALU1|sub_sig|Add1~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU1|sub_sig|Add1~22 ),
	.combout(\ALU1|sub_sig|Add1~24_combout ),
	.cout(\ALU1|sub_sig|Add1~25 ));
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~24 .lut_mask = 16'h9617;
defparam \ALU1|sub_sig|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \ALU1|Mux1~12 (
// Equation(s):
// \ALU1|Mux1~12_combout  = (\ALU_s~combout [1] & (\ALU_s~combout [0] & (\Mux17~1_combout  & \Mux9~1_combout )))

	.dataa(\ALU_s~combout [1]),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux17~1_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~12 .lut_mask = 16'h8000;
defparam \ALU1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \ALU1|Mux1~10 (
// Equation(s):
// \ALU1|Mux1~10_combout  = (!\ALU_s~combout [2] & ((\ALU1|Mux1~12_combout ) # ((\ALU1|sub_sig|Add1~2_combout  & \ALU1|sub_sig|Add1~24_combout ))))

	.dataa(\ALU1|sub_sig|Add1~2_combout ),
	.datab(\ALU1|sub_sig|Add1~24_combout ),
	.datac(\ALU_s~combout [2]),
	.datad(\ALU1|Mux1~12_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~10 .lut_mask = 16'h0F08;
defparam \ALU1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \ALU1|Mux5~2 (
// Equation(s):
// \ALU1|Mux5~2_combout  = (\ALU_s~combout [1] & !\ALU_s~combout [0])

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(vcc),
	.datad(\ALU_s~combout [0]),
	.cin(gnd),
	.combout(\ALU1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~2 .lut_mask = 16'h00CC;
defparam \ALU1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneii_lcell_comb \ALU1|ShiftLeft0~2 (
// Equation(s):
// \ALU1|ShiftLeft0~2_combout  = (\Mux14~1_combout ) # ((\Mux13~1_combout ) # ((\Mux15~1_combout ) # (\ALU1|ShiftLeft0~1_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\ALU1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \ALU1|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneii_lcell_comb \ALU1|Mux1~2 (
// Equation(s):
// \ALU1|Mux1~2_combout  = (\ALU1|Mux5~2_combout  & ((\ALU1|ShiftLeft0~2_combout  & ((\Mux16~1_combout ))) # (!\ALU1|ShiftLeft0~2_combout  & (\Mux17~1_combout ))))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\ALU1|Mux5~2_combout ),
	.datad(\ALU1|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~2 .lut_mask = 16'hC0A0;
defparam \ALU1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneii_lcell_comb \R1|reg_var[2]~feeder (
// Equation(s):
// \R1|reg_var[2]~feeder_combout  = \Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\R1|reg_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|reg_var[2]~feeder .lut_mask = 16'hFF00;
defparam \R1|reg_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N15
cycloneii_lcell_ff \R1|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R1|reg_var[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|reg_var [2]));

// Location: LCFF_X46_Y33_N1
cycloneii_lcell_ff \R3|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [2]));

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [2]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [2]))))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R1|reg_var [2]),
	.datad(\R3|reg_var [2]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hC840;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneii_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [2])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [2]),
	.datad(\Mux21~0_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hFF20;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneii_lcell_comb \ALU1|ShiftLeft0~4 (
// Equation(s):
// \ALU1|ShiftLeft0~4_combout  = (!\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux23~1_combout )) # (!\Mux14~1_combout  & ((\Mux21~1_combout )))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~4 .lut_mask = 16'h0D08;
defparam \ALU1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneii_lcell_comb \ALU1|ShiftLeft0~5 (
// Equation(s):
// \ALU1|ShiftLeft0~5_combout  = (\ALU1|ShiftLeft0~4_combout ) # ((!\Mux14~1_combout  & (\Mux15~1_combout  & \Mux22~1_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(\Mux22~1_combout ),
	.datad(\ALU1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~5 .lut_mask = 16'hFF40;
defparam \ALU1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneii_lcell_comb \ALU1|Mux1~5 (
// Equation(s):
// \ALU1|Mux1~5_combout  = (!\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux19~1_combout )) # (!\Mux14~1_combout  & ((\Mux17~1_combout )))))

	.dataa(\Mux19~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~5 .lut_mask = 16'h2320;
defparam \ALU1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneii_lcell_comb \ALU1|Mux1~6 (
// Equation(s):
// \ALU1|Mux1~6_combout  = (\Mux13~1_combout  & (((\ALU1|ShiftLeft0~5_combout )))) # (!\Mux13~1_combout  & ((\ALU1|Mux1~4_combout ) # ((\ALU1|Mux1~5_combout ))))

	.dataa(\ALU1|Mux1~4_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\ALU1|ShiftLeft0~5_combout ),
	.datad(\ALU1|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~6 .lut_mask = 16'hF3E2;
defparam \ALU1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneii_lcell_comb \ALU1|Mux1~3 (
// Equation(s):
// \ALU1|Mux1~3_combout  = (\ALU1|ShiftRight1~0_combout  & (\ALU_s~combout [0] & (!\Mux14~1_combout  & \ALU1|Mux4~7_combout )))

	.dataa(\ALU1|ShiftRight1~0_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux14~1_combout ),
	.datad(\ALU1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~3 .lut_mask = 16'h0800;
defparam \ALU1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneii_lcell_comb \ALU1|Mux1~7 (
// Equation(s):
// \ALU1|Mux1~7_combout  = (\ALU1|Mux1~3_combout ) # ((!\ALU_s~combout [0] & (!\ALU1|ShiftLeft0~1_combout  & \ALU1|Mux1~6_combout )))

	.dataa(\ALU_s~combout [0]),
	.datab(\ALU1|ShiftLeft0~1_combout ),
	.datac(\ALU1|Mux1~6_combout ),
	.datad(\ALU1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~7 .lut_mask = 16'hFF10;
defparam \ALU1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneii_lcell_comb \ALU1|Mux1~8 (
// Equation(s):
// \ALU1|Mux1~8_combout  = (\ALU1|Mux2~2_combout  & ((\ALU1|Mux1~2_combout ) # ((!\ALU_s~combout [1] & \ALU1|Mux1~7_combout ))))

	.dataa(\ALU1|Mux2~2_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU1|Mux1~2_combout ),
	.datad(\ALU1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~8 .lut_mask = 16'hA2A0;
defparam \ALU1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \ALU1|Mux1~11 (
// Equation(s):
// \ALU1|Mux1~11_combout  = (\ALU1|Mux1~8_combout ) # ((!\ALU_s~combout [3] & ((\ALU1|Mux1~9_combout ) # (\ALU1|Mux1~10_combout ))))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU1|Mux1~9_combout ),
	.datac(\ALU1|Mux1~10_combout ),
	.datad(\ALU1|Mux1~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~11 .lut_mask = 16'hFF54;
defparam \ALU1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mux_1s~combout [1] & (((\Mux_1s~combout [0])))) # (!\Mux_1s~combout [1] & ((\Mux_1s~combout [0] & (\RI1|reg_var [6])) # (!\Mux_1s~combout [0] & ((\ALU1|Mux1~11_combout )))))

	.dataa(\RI1|reg_var [6]),
	.datab(\Mux_1s~combout [1]),
	.datac(\Mux_1s~combout [0]),
	.datad(\ALU1|Mux1~11_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hE3E0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux_1s~combout [1] & ((\Mux1~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [6])) # (!\Mux1~0_combout  & ((\RI2|reg_var [6]))))) # (!\Mux_1s~combout [1] & (((\Mux1~0_combout ))))

	.dataa(\MemData|altsyncram_component|auto_generated|q_a [6]),
	.datab(\RI2|reg_var [6]),
	.datac(\Mux_1s~combout [1]),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hAFC0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \R2|reg_var[6]~feeder (
// Equation(s):
// \R2|reg_var[6]~feeder_combout  = \Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\R2|reg_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|reg_var[6]~feeder .lut_mask = 16'hFF00;
defparam \R2|reg_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \R2|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R2|reg_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [6]));

// Location: LCFF_X46_Y33_N29
cycloneii_lcell_ff \R3|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [6]));

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & ((\R3|reg_var [6]))) # (!\Mux_3s~combout [1] & (\R1|reg_var [6]))))

	.dataa(\Mux_3s~combout [0]),
	.datab(\R1|reg_var [6]),
	.datac(\Mux_3s~combout [1]),
	.datad(\R3|reg_var [6]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hA808;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [6])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [6]),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hFF20;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneii_lcell_comb \ALU1|ShiftRight1~5 (
// Equation(s):
// \ALU1|ShiftRight1~5_combout  = (\Mux15~1_combout  & ((\Mux14~1_combout  & ((\Mux17~1_combout ))) # (!\Mux14~1_combout  & (\Mux19~1_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Mux17~1_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~5 .lut_mask = 16'hE400;
defparam \ALU1|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \ALU1|ShiftRight1~6 (
// Equation(s):
// \ALU1|ShiftRight1~6_combout  = (\ALU1|ShiftRight1~5_combout ) # ((\ALU1|ShiftRight1~3_combout  & !\Mux15~1_combout ))

	.dataa(\ALU1|ShiftRight1~3_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(\ALU1|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~6 .lut_mask = 16'hFF22;
defparam \ALU1|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneii_lcell_comb \ALU1|Mux5~12 (
// Equation(s):
// \ALU1|Mux5~12_combout  = (!\Mux13~1_combout  & (!\ALU_s~combout [0] & (!\Mux8~1_combout  & !\ALU1|ShiftLeft0~0_combout )))

	.dataa(\Mux13~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~12 .lut_mask = 16'h0001;
defparam \ALU1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneii_lcell_comb \ALU1|Mux4~12 (
// Equation(s):
// \ALU1|Mux4~12_combout  = (\ALU1|Mux5~12_combout  & ((\ALU_s~combout [1] & ((\ALU1|ShiftRight1~6_combout ))) # (!\ALU_s~combout [1] & (\ALU1|ShiftLeft0~7_combout ))))

	.dataa(\ALU1|ShiftLeft0~7_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU1|Mux5~12_combout ),
	.datad(\ALU1|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~12 .lut_mask = 16'hE020;
defparam \ALU1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneii_lcell_comb \ALU1|Mux4~14 (
// Equation(s):
// \ALU1|Mux4~14_combout  = (\ALU1|Mux4~18_combout ) # ((\ALU1|Mux4~12_combout ) # ((\ALU1|ShiftRight1~6_combout  & \ALU1|Mux4~13_combout )))

	.dataa(\ALU1|Mux4~18_combout ),
	.datab(\ALU1|ShiftRight1~6_combout ),
	.datac(\ALU1|Mux4~12_combout ),
	.datad(\ALU1|Mux4~13_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~14 .lut_mask = 16'hFEFA;
defparam \ALU1|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneii_lcell_comb \ALU1|Mux4~15 (
// Equation(s):
// \ALU1|Mux4~15_combout  = (\ALU1|Mux4~10_combout ) # ((\ALU1|Mux2~2_combout  & ((\ALU1|Mux4~11_combout ) # (\ALU1|Mux4~14_combout ))))

	.dataa(\ALU1|Mux4~11_combout ),
	.datab(\ALU1|Mux4~10_combout ),
	.datac(\ALU1|Mux2~2_combout ),
	.datad(\ALU1|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~15 .lut_mask = 16'hFCEC;
defparam \ALU1|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \ALU1|Mux3~2 (
// Equation(s):
// \ALU1|Mux3~2_combout  = (\ALU1|Mux0~1_combout  & ((\Mux19~1_combout  & ((!\Mux11~1_combout ) # (!\ALU_s~combout [0]))) # (!\Mux19~1_combout  & ((\Mux11~1_combout )))))

	.dataa(\ALU_s~combout [0]),
	.datab(\Mux19~1_combout ),
	.datac(\ALU1|Mux0~1_combout ),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~2 .lut_mask = 16'h70C0;
defparam \ALU1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \ALU1|ShiftRight0~0 (
// Equation(s):
// \ALU1|ShiftRight0~0_combout  = (!\Mux14~1_combout  & ((\Mux15~1_combout  & ((\Mux18~1_combout ))) # (!\Mux15~1_combout  & (\Mux19~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Mux18~1_combout ),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~0 .lut_mask = 16'h00E4;
defparam \ALU1|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneii_lcell_comb \ALU1|ShiftRight1~0 (
// Equation(s):
// \ALU1|ShiftRight1~0_combout  = (\Mux15~1_combout  & (\Mux16~1_combout )) # (!\Mux15~1_combout  & ((\Mux17~1_combout )))

	.dataa(vcc),
	.datab(\Mux16~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~0 .lut_mask = 16'hCFC0;
defparam \ALU1|ShiftRight1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \ALU1|ShiftRight0~1 (
// Equation(s):
// \ALU1|ShiftRight0~1_combout  = (\ALU1|ShiftRight0~0_combout ) # ((\Mux14~1_combout  & \ALU1|ShiftRight1~0_combout ))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\ALU1|ShiftRight0~0_combout ),
	.datad(\ALU1|ShiftRight1~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~1 .lut_mask = 16'hFCF0;
defparam \ALU1|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \ALU1|Mux3~12 (
// Equation(s):
// \ALU1|Mux3~12_combout  = (\ALU1|Mux3~9_combout  & ((\ALU1|sub_sig|Add1~18_combout ) # (\ALU_s~combout [1] $ (!\ALU_s~combout [0])))) # (!\ALU1|Mux3~9_combout  & (\ALU1|sub_sig|Add1~18_combout  & (\ALU_s~combout [1] $ (\ALU_s~combout [0]))))

	.dataa(\ALU1|Mux3~9_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU1|sub_sig|Add1~18_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~12 .lut_mask = 16'hBE82;
defparam \ALU1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \ALU1|Mux3~10 (
// Equation(s):
// \ALU1|Mux3~10_combout  = (\ALU_s~combout [3] & (\ALU1|ShiftRight0~1_combout  & (\ALU1|Mux4~13_combout ))) # (!\ALU_s~combout [3] & (((\ALU1|Mux3~12_combout ))))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU1|ShiftRight0~1_combout ),
	.datac(\ALU1|Mux4~13_combout ),
	.datad(\ALU1|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~10 .lut_mask = 16'hD580;
defparam \ALU1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \ALU1|Mux3~4 (
// Equation(s):
// \ALU1|Mux3~4_combout  = (\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux22~1_combout )) # (!\Mux14~1_combout  & ((\Mux20~1_combout ))))) # (!\Mux15~1_combout  & (((\Mux14~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux22~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~4 .lut_mask = 16'hDAD0;
defparam \ALU1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \ALU1|Mux3~5 (
// Equation(s):
// \ALU1|Mux3~5_combout  = (\ALU1|Mux3~4_combout  & (((\Mux13~1_combout )))) # (!\ALU1|Mux3~4_combout  & ((\Mux13~1_combout  & ((\Mux23~1_combout ))) # (!\Mux13~1_combout  & (\Mux19~1_combout ))))

	.dataa(\ALU1|Mux3~4_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~5 .lut_mask = 16'hF4A4;
defparam \ALU1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \ALU1|Mux3~6 (
// Equation(s):
// \ALU1|Mux3~6_combout  = (\ALU1|Mux3~4_combout  & (!\ALU1|Mux3~5_combout  & ((\Mux15~1_combout ) # (\Mux21~1_combout )))) # (!\ALU1|Mux3~4_combout  & (!\Mux15~1_combout  & ((\ALU1|Mux3~5_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux21~1_combout ),
	.datac(\ALU1|Mux3~4_combout ),
	.datad(\ALU1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~6 .lut_mask = 16'h05E0;
defparam \ALU1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \ALU1|Mux3~3 (
// Equation(s):
// \ALU1|Mux3~3_combout  = (\Mux13~1_combout  & (\Mux16~1_combout )) # (!\Mux13~1_combout  & ((\ALU1|ShiftLeft0~1_combout  & (\Mux16~1_combout )) # (!\ALU1|ShiftLeft0~1_combout  & ((\ALU1|ShiftRight0~1_combout )))))

	.dataa(\Mux13~1_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\ALU1|ShiftRight0~1_combout ),
	.datad(\ALU1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~3 .lut_mask = 16'hCCD8;
defparam \ALU1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \ALU1|Mux3~7 (
// Equation(s):
// \ALU1|Mux3~7_combout  = (\ALU_s~combout [1] & (((\ALU1|Mux3~3_combout )))) # (!\ALU_s~combout [1] & (!\ALU1|ShiftLeft0~1_combout  & (\ALU1|Mux3~6_combout )))

	.dataa(\ALU1|ShiftLeft0~1_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU1|Mux3~6_combout ),
	.datad(\ALU1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~7 .lut_mask = 16'hDC10;
defparam \ALU1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \ALU1|Mux3~8 (
// Equation(s):
// \ALU1|Mux3~8_combout  = (!\ALU_s~combout [0] & (\ALU_s~combout [3] & \ALU1|Mux3~7_combout ))

	.dataa(vcc),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU_s~combout [3]),
	.datad(\ALU1|Mux3~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~8 .lut_mask = 16'h3000;
defparam \ALU1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \ALU1|Mux3~11 (
// Equation(s):
// \ALU1|Mux3~11_combout  = (\ALU1|Mux3~2_combout ) # ((!\ALU_s~combout [2] & ((\ALU1|Mux3~10_combout ) # (\ALU1|Mux3~8_combout ))))

	.dataa(\ALU_s~combout [2]),
	.datab(\ALU1|Mux3~2_combout ),
	.datac(\ALU1|Mux3~10_combout ),
	.datad(\ALU1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~11 .lut_mask = 16'hDDDC;
defparam \ALU1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[2]));
// synopsys translate_off
defparam \RI1_in[2]~I .input_async_reset = "none";
defparam \RI1_in[2]~I .input_power_up = "low";
defparam \RI1_in[2]~I .input_register_mode = "none";
defparam \RI1_in[2]~I .input_sync_reset = "none";
defparam \RI1_in[2]~I .oe_async_reset = "none";
defparam \RI1_in[2]~I .oe_power_up = "low";
defparam \RI1_in[2]~I .oe_register_mode = "none";
defparam \RI1_in[2]~I .oe_sync_reset = "none";
defparam \RI1_in[2]~I .operation_mode = "input";
defparam \RI1_in[2]~I .output_async_reset = "none";
defparam \RI1_in[2]~I .output_power_up = "low";
defparam \RI1_in[2]~I .output_register_mode = "none";
defparam \RI1_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y34_N9
cycloneii_lcell_ff \RI1|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI1_in~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [2]));

// Location: LCCOMB_X45_Y34_N8
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux_1s~combout [1] & (\Mux_1s~combout [0])) # (!\Mux_1s~combout [1] & ((\Mux_1s~combout [0] & (\RI1|reg_var [2])) # (!\Mux_1s~combout [0] & ((\ALU1|Mux5~11_combout )))))

	.dataa(\Mux_1s~combout [1]),
	.datab(\Mux_1s~combout [0]),
	.datac(\RI1|reg_var [2]),
	.datad(\ALU1|Mux5~11_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hD9C8;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux_1s~combout [1] & ((\Mux5~0_combout  & ((\MemData|altsyncram_component|auto_generated|q_a [2]))) # (!\Mux5~0_combout  & (\RI2|reg_var [2])))) # (!\Mux_1s~combout [1] & (((\Mux5~0_combout ))))

	.dataa(\Mux_1s~combout [1]),
	.datab(\RI2|reg_var [2]),
	.datac(\MemData|altsyncram_component|auto_generated|q_a [2]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF588;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N27
cycloneii_lcell_ff \R2|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [2]));

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Mux_2s~combout [1] & (\Mux_2s~combout [0])) # (!\Mux_2s~combout [1] & ((\Mux_2s~combout [0] & (\R1|reg_var [2])) # (!\Mux_2s~combout [0] & ((\IR|reg_var [2])))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\R1|reg_var [2]),
	.datad(\IR|reg_var [2]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hD9C8;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux_2s~combout [1] & ((\Mux13~0_combout  & ((\R3|reg_var [2]))) # (!\Mux13~0_combout  & (\R2|reg_var [2])))) # (!\Mux_2s~combout [1] & (((\Mux13~0_combout ))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\R2|reg_var [2]),
	.datac(\R3|reg_var [2]),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hF588;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \ALU1|Mux0~0 (
// Equation(s):
// \ALU1|Mux0~0_combout  = (!\ALU_s~combout [1] & \ALU_s~combout [2])

	.dataa(\ALU_s~combout [1]),
	.datab(\ALU_s~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~0 .lut_mask = 16'h4444;
defparam \ALU1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneii_lcell_comb \ALU1|Mux5~4 (
// Equation(s):
// \ALU1|Mux5~4_combout  = (\ALU1|Mux0~0_combout  & ((\Mux13~1_combout  & ((!\Mux21~1_combout ) # (!\ALU_s~combout [0]))) # (!\Mux13~1_combout  & ((\Mux21~1_combout )))))

	.dataa(\ALU_s~combout [0]),
	.datab(\Mux13~1_combout ),
	.datac(\ALU1|Mux0~0_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~4 .lut_mask = 16'h70C0;
defparam \ALU1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \ALU1|Mux5~13 (
// Equation(s):
// \ALU1|Mux5~13_combout  = (\ALU_s~combout [0] & (\Mux13~1_combout  & (\ALU_s~combout [1] & \Mux21~1_combout )))

	.dataa(\ALU_s~combout [0]),
	.datab(\Mux13~1_combout ),
	.datac(\ALU_s~combout [1]),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~13 .lut_mask = 16'h8000;
defparam \ALU1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \ALU1|Mux5~5 (
// Equation(s):
// \ALU1|Mux5~5_combout  = (!\ALU_s~combout [2] & ((\ALU1|Mux5~13_combout ) # ((\ALU1|sub_sig|Add1~2_combout  & \ALU1|sub_sig|Add1~12_combout ))))

	.dataa(\ALU1|sub_sig|Add1~2_combout ),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|sub_sig|Add1~12_combout ),
	.datad(\ALU1|Mux5~13_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~5 .lut_mask = 16'h3320;
defparam \ALU1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneii_lcell_comb \ALU1|Mux5~6 (
// Equation(s):
// \ALU1|Mux5~6_combout  = (!\ALU_s~combout [3] & ((\ALU1|Mux5~4_combout ) # (\ALU1|Mux5~5_combout )))

	.dataa(\ALU_s~combout [3]),
	.datab(vcc),
	.datac(\ALU1|Mux5~4_combout ),
	.datad(\ALU1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~6 .lut_mask = 16'h5550;
defparam \ALU1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneii_lcell_comb \ALU1|ShiftRight1~1 (
// Equation(s):
// \ALU1|ShiftRight1~1_combout  = (\Mux13~1_combout  & ((\Mux15~1_combout ) # (\Mux14~1_combout )))

	.dataa(vcc),
	.datab(\Mux15~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~1 .lut_mask = 16'hF0C0;
defparam \ALU1|ShiftRight1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \ALU1|ShiftRight1~2 (
// Equation(s):
// \ALU1|ShiftRight1~2_combout  = (\Mux16~1_combout  & ((\ALU1|ShiftLeft0~0_combout ) # ((\ALU1|ShiftRight1~1_combout ) # (\Mux8~1_combout ))))

	.dataa(\ALU1|ShiftLeft0~0_combout ),
	.datab(\ALU1|ShiftRight1~1_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~2 .lut_mask = 16'hFE00;
defparam \ALU1|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneii_lcell_comb \ALU1|Mux4~8 (
// Equation(s):
// \ALU1|Mux4~8_combout  = (\Mux13~1_combout  & (!\Mux14~1_combout  & !\Mux15~1_combout ))

	.dataa(vcc),
	.datab(\Mux13~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~8 .lut_mask = 16'h000C;
defparam \ALU1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \ALU1|ShiftRight1~3 (
// Equation(s):
// \ALU1|ShiftRight1~3_combout  = (\Mux14~1_combout  & (\Mux18~1_combout )) # (!\Mux14~1_combout  & ((\Mux20~1_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(vcc),
	.datac(\Mux18~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~3 .lut_mask = 16'hF5A0;
defparam \ALU1|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneii_lcell_comb \ALU1|ShiftRight0~3 (
// Equation(s):
// \ALU1|ShiftRight0~3_combout  = (!\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux19~1_combout )) # (!\Mux14~1_combout  & ((\Mux21~1_combout )))))

	.dataa(\Mux19~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~3 .lut_mask = 16'h2320;
defparam \ALU1|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneii_lcell_comb \ALU1|ShiftRight0~4 (
// Equation(s):
// \ALU1|ShiftRight0~4_combout  = (!\Mux13~1_combout  & ((\ALU1|ShiftRight0~3_combout ) # ((\Mux15~1_combout  & \ALU1|ShiftRight1~3_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\ALU1|ShiftRight1~3_combout ),
	.datad(\ALU1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~4 .lut_mask = 16'h3320;
defparam \ALU1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \ALU1|ShiftRight1~4 (
// Equation(s):
// \ALU1|ShiftRight1~4_combout  = (!\ALU1|ShiftLeft0~1_combout  & ((\ALU1|ShiftRight0~4_combout ) # ((\Mux17~1_combout  & \ALU1|Mux4~8_combout ))))

	.dataa(\Mux17~1_combout ),
	.datab(\ALU1|Mux4~8_combout ),
	.datac(\ALU1|ShiftRight0~4_combout ),
	.datad(\ALU1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight1~4 .lut_mask = 16'h00F8;
defparam \ALU1|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneii_lcell_comb \ALU1|Mux5~3 (
// Equation(s):
// \ALU1|Mux5~3_combout  = (\ALU1|Mux5~2_combout  & (\ALU1|Mux2~2_combout  & ((\ALU1|ShiftRight1~2_combout ) # (\ALU1|ShiftRight1~4_combout ))))

	.dataa(\ALU1|Mux5~2_combout ),
	.datab(\ALU1|Mux2~2_combout ),
	.datac(\ALU1|ShiftRight1~2_combout ),
	.datad(\ALU1|ShiftRight1~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~3 .lut_mask = 16'h8880;
defparam \ALU1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \ALU1|Mux5~11 (
// Equation(s):
// \ALU1|Mux5~11_combout  = (\ALU1|Mux5~6_combout ) # ((\ALU1|Mux5~3_combout ) # ((\ALU1|Mux5~9_combout  & \ALU1|Mux5~10_combout )))

	.dataa(\ALU1|Mux5~9_combout ),
	.datab(\ALU1|Mux5~10_combout ),
	.datac(\ALU1|Mux5~6_combout ),
	.datad(\ALU1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~11 .lut_mask = 16'hFFF8;
defparam \ALU1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI1_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI1_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI1_in[1]));
// synopsys translate_off
defparam \RI1_in[1]~I .input_async_reset = "none";
defparam \RI1_in[1]~I .input_power_up = "low";
defparam \RI1_in[1]~I .input_register_mode = "none";
defparam \RI1_in[1]~I .input_sync_reset = "none";
defparam \RI1_in[1]~I .oe_async_reset = "none";
defparam \RI1_in[1]~I .oe_power_up = "low";
defparam \RI1_in[1]~I .oe_register_mode = "none";
defparam \RI1_in[1]~I .oe_sync_reset = "none";
defparam \RI1_in[1]~I .operation_mode = "input";
defparam \RI1_in[1]~I .output_async_reset = "none";
defparam \RI1_in[1]~I .output_power_up = "low";
defparam \RI1_in[1]~I .output_register_mode = "none";
defparam \RI1_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \RI1|reg_var[1]~feeder (
// Equation(s):
// \RI1|reg_var[1]~feeder_combout  = \RI1_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RI1_in~combout [1]),
	.cin(gnd),
	.combout(\RI1|reg_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI1|reg_var[1]~feeder .lut_mask = 16'hFF00;
defparam \RI1|reg_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N25
cycloneii_lcell_ff \RI1|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RI1|reg_var[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RI1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI1|reg_var [1]));

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RI2_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RI2_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RI2_in[1]));
// synopsys translate_off
defparam \RI2_in[1]~I .input_async_reset = "none";
defparam \RI2_in[1]~I .input_power_up = "low";
defparam \RI2_in[1]~I .input_register_mode = "none";
defparam \RI2_in[1]~I .input_sync_reset = "none";
defparam \RI2_in[1]~I .oe_async_reset = "none";
defparam \RI2_in[1]~I .oe_power_up = "low";
defparam \RI2_in[1]~I .oe_register_mode = "none";
defparam \RI2_in[1]~I .oe_sync_reset = "none";
defparam \RI2_in[1]~I .operation_mode = "input";
defparam \RI2_in[1]~I .output_async_reset = "none";
defparam \RI2_in[1]~I .output_power_up = "low";
defparam \RI2_in[1]~I .output_register_mode = "none";
defparam \RI2_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y32_N27
cycloneii_lcell_ff \RI2|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RI2_in~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RI2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RI2|reg_var [1]));

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Mux_1s~combout [0] & (\Mux_1s~combout [1])) # (!\Mux_1s~combout [0] & ((\Mux_1s~combout [1] & (\RI2|reg_var [1])) # (!\Mux_1s~combout [1] & ((\ALU1|Mux6~23_combout )))))

	.dataa(\Mux_1s~combout [0]),
	.datab(\Mux_1s~combout [1]),
	.datac(\RI2|reg_var [1]),
	.datad(\ALU1|Mux6~23_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hD9C8;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux_1s~combout [0] & ((\Mux6~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [1])) # (!\Mux6~0_combout  & ((\RI1|reg_var [1]))))) # (!\Mux_1s~combout [0] & (((\Mux6~0_combout ))))

	.dataa(\Mux_1s~combout [0]),
	.datab(\MemData|altsyncram_component|auto_generated|q_a [1]),
	.datac(\RI1|reg_var [1]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDDA0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \R2|reg_var[1]~feeder (
// Equation(s):
// \R2|reg_var[1]~feeder_combout  = \Mux6~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\R2|reg_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|reg_var[1]~feeder .lut_mask = 16'hFF00;
defparam \R2|reg_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N3
cycloneii_lcell_ff \R2|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R2|reg_var[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [1]));

// Location: LCCOMB_X46_Y32_N18
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & (\R3|reg_var [1])) # (!\Mux_3s~combout [1] & ((\R1|reg_var [1])))))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R3|reg_var [1]),
	.datad(\R1|reg_var [1]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hC480;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneii_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [1])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [1]),
	.datad(\Mux22~0_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hFF20;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \ALU1|Mux6~22 (
// Equation(s):
// \ALU1|Mux6~22_combout  = (\Mux14~1_combout  & (\ALU_s~combout [1] & (\ALU_s~combout [0] & \Mux22~1_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~22 .lut_mask = 16'h8000;
defparam \ALU1|Mux6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \ALU1|Mux6~21 (
// Equation(s):
// \ALU1|Mux6~21_combout  = (\ALU1|sub_sig|Add1~9_combout  & (\ALU_s~combout [1] $ (\ALU_s~combout [0])))

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU1|sub_sig|Add1~9_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~21 .lut_mask = 16'h3C00;
defparam \ALU1|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \ALU1|Mux6~19 (
// Equation(s):
// \ALU1|Mux6~19_combout  = (\ALU_s~combout [2] & (\ALU1|Mux6~18_combout )) # (!\ALU_s~combout [2] & (((\ALU1|Mux6~22_combout ) # (\ALU1|Mux6~21_combout ))))

	.dataa(\ALU1|Mux6~18_combout ),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|Mux6~22_combout ),
	.datad(\ALU1|Mux6~21_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~19 .lut_mask = 16'hBBB8;
defparam \ALU1|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \ALU1|Mux6~12 (
// Equation(s):
// \ALU1|Mux6~12_combout  = (!\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux20~1_combout )) # (!\Mux14~1_combout  & ((\Mux22~1_combout )))))

	.dataa(\Mux20~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(\Mux22~1_combout ),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~12 .lut_mask = 16'h2230;
defparam \ALU1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneii_lcell_comb \ALU1|Mux6~13 (
// Equation(s):
// \ALU1|Mux6~13_combout  = (\Mux15~1_combout  & ((\Mux14~1_combout  & (\Mux19~1_combout )) # (!\Mux14~1_combout  & ((\Mux21~1_combout )))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~13 .lut_mask = 16'h8A80;
defparam \ALU1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \ALU1|Mux6~14 (
// Equation(s):
// \ALU1|Mux6~14_combout  = (\Mux13~1_combout  & (((\ALU1|ShiftRight0~2_combout )))) # (!\Mux13~1_combout  & ((\ALU1|Mux6~12_combout ) # ((\ALU1|Mux6~13_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\ALU1|Mux6~12_combout ),
	.datac(\ALU1|ShiftRight0~2_combout ),
	.datad(\ALU1|Mux6~13_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~14 .lut_mask = 16'hF5E4;
defparam \ALU1|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \ALU1|Mux6~20 (
// Equation(s):
// \ALU1|Mux6~20_combout  = (\Mux13~1_combout  & (!\ALU_s~combout [1] & (\ALU_s~combout [0] & \ALU1|Mux6~11_combout )))

	.dataa(\Mux13~1_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\ALU_s~combout [0]),
	.datad(\ALU1|Mux6~11_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~20 .lut_mask = 16'h2000;
defparam \ALU1|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \ALU1|Mux6~15 (
// Equation(s):
// \ALU1|Mux6~15_combout  = (\ALU1|Mux6~20_combout ) # ((\ALU1|Mux6~14_combout  & ((\ALU1|Mux4~6_combout ) # (\ALU1|Mux5~2_combout ))))

	.dataa(\ALU1|Mux4~6_combout ),
	.datab(\ALU1|Mux5~2_combout ),
	.datac(\ALU1|Mux6~14_combout ),
	.datad(\ALU1|Mux6~20_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~15 .lut_mask = 16'hFFE0;
defparam \ALU1|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \ALU1|Mux6~9 (
// Equation(s):
// \ALU1|Mux6~9_combout  = (\Mux8~1_combout ) # ((\ALU1|ShiftLeft0~0_combout ) # ((\Mux14~1_combout  & \Mux13~1_combout )))

	.dataa(\Mux8~1_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~9 .lut_mask = 16'hFFEA;
defparam \ALU1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \ALU1|Mux6~8 (
// Equation(s):
// \ALU1|Mux6~8_combout  = (\ALU1|ShiftLeft0~3_combout  & (!\Mux14~1_combout  & (!\ALU_s~combout [1] & \ALU1|Mux4~7_combout )))

	.dataa(\ALU1|ShiftLeft0~3_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\ALU_s~combout [1]),
	.datad(\ALU1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~8 .lut_mask = 16'h0200;
defparam \ALU1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \ALU1|Mux6~10 (
// Equation(s):
// \ALU1|Mux6~10_combout  = (\ALU1|Mux6~8_combout ) # ((\Mux16~1_combout  & (\ALU1|Mux6~9_combout  & \ALU_s~combout [1])))

	.dataa(\Mux16~1_combout ),
	.datab(\ALU1|Mux6~9_combout ),
	.datac(\ALU_s~combout [1]),
	.datad(\ALU1|Mux6~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~10 .lut_mask = 16'hFF80;
defparam \ALU1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \ALU1|Mux6~16 (
// Equation(s):
// \ALU1|Mux6~16_combout  = (\ALU1|ShiftLeft0~1_combout  & (!\ALU_s~combout [0] & ((\ALU1|Mux6~10_combout )))) # (!\ALU1|ShiftLeft0~1_combout  & ((\ALU1|Mux6~15_combout ) # ((!\ALU_s~combout [0] & \ALU1|Mux6~10_combout ))))

	.dataa(\ALU1|ShiftLeft0~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU1|Mux6~15_combout ),
	.datad(\ALU1|Mux6~10_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~16 .lut_mask = 16'h7350;
defparam \ALU1|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \ALU1|Mux6~23 (
// Equation(s):
// \ALU1|Mux6~23_combout  = (\ALU_s~combout [3] & (!\ALU_s~combout [2] & ((\ALU1|Mux6~16_combout )))) # (!\ALU_s~combout [3] & (((\ALU1|Mux6~19_combout ))))

	.dataa(\ALU_s~combout [3]),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|Mux6~19_combout ),
	.datad(\ALU1|Mux6~16_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~23 .lut_mask = 16'h7250;
defparam \ALU1|Mux6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mux_1s~combout [1] & (((\Mux_1s~combout [0])))) # (!\Mux_1s~combout [1] & ((\Mux_1s~combout [0] & (\RI1|reg_var [4])) # (!\Mux_1s~combout [0] & ((\ALU1|Mux3~11_combout )))))

	.dataa(\RI1|reg_var [4]),
	.datab(\Mux_1s~combout [1]),
	.datac(\Mux_1s~combout [0]),
	.datad(\ALU1|Mux3~11_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hE3E0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux_1s~combout [1] & ((\Mux3~0_combout  & ((\MemData|altsyncram_component|auto_generated|q_a [4]))) # (!\Mux3~0_combout  & (\RI2|reg_var [4])))) # (!\Mux_1s~combout [1] & (((\Mux3~0_combout ))))

	.dataa(\RI2|reg_var [4]),
	.datab(\Mux_1s~combout [1]),
	.datac(\MemData|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF388;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \R3|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|reg_var [4]));

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Mux_2s~combout [1] & (\Mux_2s~combout [0])) # (!\Mux_2s~combout [1] & ((\Mux_2s~combout [0] & (\R1|reg_var [4])) # (!\Mux_2s~combout [0] & ((\IR|reg_var [4])))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\Mux_2s~combout [0]),
	.datac(\R1|reg_var [4]),
	.datad(\IR|reg_var [4]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hD9C8;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux_2s~combout [1] & ((\Mux11~0_combout  & (\R3|reg_var [4])) # (!\Mux11~0_combout  & ((\R2|reg_var [4]))))) # (!\Mux_2s~combout [1] & (((\Mux11~0_combout ))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\R3|reg_var [4]),
	.datac(\R2|reg_var [4]),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hDDA0;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneii_lcell_comb \ALU1|ShiftLeft0~0 (
// Equation(s):
// \ALU1|ShiftLeft0~0_combout  = (\Mux10~1_combout ) # ((\Mux11~1_combout ) # ((\Mux9~1_combout ) # (\Mux12~1_combout )))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux11~1_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~0 .lut_mask = 16'hFFFE;
defparam \ALU1|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneii_lcell_comb \ALU1|ShiftLeft0~7 (
// Equation(s):
// \ALU1|ShiftLeft0~7_combout  = (\Mux14~1_combout  & (\ALU1|ShiftLeft0~3_combout )) # (!\Mux14~1_combout  & ((\ALU1|ShiftLeft0~6_combout )))

	.dataa(\Mux14~1_combout ),
	.datab(vcc),
	.datac(\ALU1|ShiftLeft0~3_combout ),
	.datad(\ALU1|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~7 .lut_mask = 16'hF5A0;
defparam \ALU1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneii_lcell_comb \ALU1|sub_sig|Add1~26 (
// Equation(s):
// \ALU1|sub_sig|Add1~26_combout  = (\Mux15~1_combout  & (!\ALU_s~combout [0] & ((\Mux17~1_combout )))) # (!\Mux15~1_combout  & (((\Mux16~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux16~1_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~26 .lut_mask = 16'h7250;
defparam \ALU1|sub_sig|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneii_lcell_comb \ALU1|sub_sig|Add1~27 (
// Equation(s):
// \ALU1|sub_sig|Add1~27_combout  = (\Mux14~1_combout  & (!\ALU_s~combout [0] & (\ALU1|ShiftLeft0~8_combout ))) # (!\Mux14~1_combout  & (((\ALU1|sub_sig|Add1~26_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU1|ShiftLeft0~8_combout ),
	.datad(\ALU1|sub_sig|Add1~26_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~27 .lut_mask = 16'h7520;
defparam \ALU1|sub_sig|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneii_lcell_comb \ALU1|sub_sig|Add1~28 (
// Equation(s):
// \ALU1|sub_sig|Add1~28_combout  = (\Mux13~1_combout  & (!\ALU_s~combout [0] & (\ALU1|ShiftLeft0~7_combout ))) # (!\Mux13~1_combout  & (((\ALU1|sub_sig|Add1~27_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\ALU1|ShiftLeft0~7_combout ),
	.datad(\ALU1|sub_sig|Add1~27_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~28 .lut_mask = 16'h7520;
defparam \ALU1|sub_sig|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \ALU1|sub_sig|Add1~34 (
// Equation(s):
// \ALU1|sub_sig|Add1~34_combout  = (!\ALU1|ShiftLeft0~0_combout  & (!\Mux8~1_combout  & \ALU1|sub_sig|Add1~28_combout ))

	.dataa(vcc),
	.datab(\ALU1|ShiftLeft0~0_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|sub_sig|Add1~28_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~34 .lut_mask = 16'h0300;
defparam \ALU1|sub_sig|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \ALU1|sub_sig|Add1~30 (
// Equation(s):
// \ALU1|sub_sig|Add1~30_combout  = \ALU_s~combout [1] $ (\Mux8~1_combout )

	.dataa(\ALU_s~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~30 .lut_mask = 16'h55AA;
defparam \ALU1|sub_sig|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \ALU1|sub_sig|Add1~29 (
// Equation(s):
// \ALU1|sub_sig|Add1~29_combout  = (\ALU1|sub_sig|Add1~2_combout  & (!\ALU_s~combout [2] & (!\ALU_s~combout [3] & \Mux16~1_combout )))

	.dataa(\ALU1|sub_sig|Add1~2_combout ),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU_s~combout [3]),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU1|sub_sig|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~29 .lut_mask = 16'h0200;
defparam \ALU1|sub_sig|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \ALU1|sub_sig|Add1~31 (
// Equation(s):
// \ALU1|sub_sig|Add1~31_combout  = \ALU1|sub_sig|Add1~30_combout  $ (\ALU1|sub_sig|Add1~25  $ (!\ALU1|sub_sig|Add1~29_combout ))

	.dataa(vcc),
	.datab(\ALU1|sub_sig|Add1~30_combout ),
	.datac(vcc),
	.datad(\ALU1|sub_sig|Add1~29_combout ),
	.cin(\ALU1|sub_sig|Add1~25 ),
	.combout(\ALU1|sub_sig|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|sub_sig|Add1~31 .lut_mask = 16'h3CC3;
defparam \ALU1|sub_sig|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \ALU1|Mux0~3 (
// Equation(s):
// \ALU1|Mux0~3_combout  = (\ALU_s~combout [0] & (((\Mux8~1_combout  & \Mux16~1_combout )) # (!\ALU_s~combout [1]))) # (!\ALU_s~combout [0] & (((\ALU_s~combout [1]))))

	.dataa(\Mux8~1_combout ),
	.datab(\ALU_s~combout [0]),
	.datac(\Mux16~1_combout ),
	.datad(\ALU_s~combout [1]),
	.cin(gnd),
	.combout(\ALU1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~3 .lut_mask = 16'hB3CC;
defparam \ALU1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \ALU1|Mux0~5 (
// Equation(s):
// \ALU1|Mux0~5_combout  = (\ALU_s~combout [3] & (\ALU1|Mux0~4_combout )) # (!\ALU_s~combout [3] & (\ALU1|Mux0~3_combout  & ((\ALU1|Mux0~4_combout ) # (\ALU1|sub_sig|Add1~31_combout ))))

	.dataa(\ALU1|Mux0~4_combout ),
	.datab(\ALU_s~combout [3]),
	.datac(\ALU1|sub_sig|Add1~31_combout ),
	.datad(\ALU1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~5 .lut_mask = 16'hBA88;
defparam \ALU1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \ALU1|Mux0~6 (
// Equation(s):
// \ALU1|Mux0~6_combout  = (\ALU_s~combout [3] & ((\ALU1|Mux0~5_combout  & (\ALU1|sub_sig|Add1~33_combout )) # (!\ALU1|Mux0~5_combout  & ((\ALU1|sub_sig|Add1~34_combout ))))) # (!\ALU_s~combout [3] & (((\ALU1|Mux0~5_combout ))))

	.dataa(\ALU1|sub_sig|Add1~33_combout ),
	.datab(\ALU_s~combout [3]),
	.datac(\ALU1|sub_sig|Add1~34_combout ),
	.datad(\ALU1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~6 .lut_mask = 16'hBBC0;
defparam \ALU1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneii_lcell_comb \ALU1|Mux0~7 (
// Equation(s):
// \ALU1|Mux0~7_combout  = (\ALU1|Mux0~2_combout ) # ((!\ALU_s~combout [2] & \ALU1|Mux0~6_combout ))

	.dataa(vcc),
	.datab(\ALU_s~combout [2]),
	.datac(\ALU1|Mux0~2_combout ),
	.datad(\ALU1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~7 .lut_mask = 16'hF3F0;
defparam \ALU1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Mux_1s~combout [0] & (\Mux_1s~combout [1])) # (!\Mux_1s~combout [0] & ((\Mux_1s~combout [1] & (\RI2|reg_var [7])) # (!\Mux_1s~combout [1] & ((\ALU1|Mux0~7_combout )))))

	.dataa(\Mux_1s~combout [0]),
	.datab(\Mux_1s~combout [1]),
	.datac(\RI2|reg_var [7]),
	.datad(\ALU1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hD9C8;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux_1s~combout [0] & ((\Mux0~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [7])) # (!\Mux0~0_combout  & ((\RI1|reg_var [7]))))) # (!\Mux_1s~combout [0] & (((\Mux0~0_combout ))))

	.dataa(\MemData|altsyncram_component|auto_generated|q_a [7]),
	.datab(\RI1|reg_var [7]),
	.datac(\Mux_1s~combout [0]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hAFC0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \R2|reg_var[7]~feeder (
// Equation(s):
// \R2|reg_var[7]~feeder_combout  = \Mux0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\R2|reg_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|reg_var[7]~feeder .lut_mask = 16'hFF00;
defparam \R2|reg_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N27
cycloneii_lcell_ff \R2|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\R2|reg_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [7]));

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Mux_2s~combout [1] & ((\R2|reg_var [7]) # ((\Mux_2s~combout [0])))) # (!\Mux_2s~combout [1] & (((!\Mux_2s~combout [0] & \IR|reg_var [7]))))

	.dataa(\Mux_2s~combout [1]),
	.datab(\R2|reg_var [7]),
	.datac(\Mux_2s~combout [0]),
	.datad(\IR|reg_var [7]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hADA8;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux_2s~combout [0] & ((\Mux8~0_combout  & (\R3|reg_var [7])) # (!\Mux8~0_combout  & ((\R1|reg_var [7]))))) # (!\Mux_2s~combout [0] & (((\Mux8~0_combout ))))

	.dataa(\R3|reg_var [7]),
	.datab(\Mux_2s~combout [0]),
	.datac(\Mux8~0_combout ),
	.datad(\R1|reg_var [7]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hBCB0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneii_lcell_comb \ALU1|ShiftLeft0~1 (
// Equation(s):
// \ALU1|ShiftLeft0~1_combout  = (\Mux8~1_combout ) # (\ALU1|ShiftLeft0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~1 .lut_mask = 16'hFFF0;
defparam \ALU1|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneii_lcell_comb \ALU1|Mux7~7 (
// Equation(s):
// \ALU1|Mux7~7_combout  = (\Mux15~1_combout  & ((\Mux14~1_combout  & ((\Mux20~1_combout ))) # (!\Mux14~1_combout  & (\Mux22~1_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux22~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~7 .lut_mask = 16'hE040;
defparam \ALU1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneii_lcell_comb \ALU1|Mux7~8 (
// Equation(s):
// \ALU1|Mux7~8_combout  = (\Mux13~1_combout  & (((\ALU1|ShiftRight0~1_combout )))) # (!\Mux13~1_combout  & ((\ALU1|Mux7~6_combout ) # ((\ALU1|Mux7~7_combout ))))

	.dataa(\ALU1|Mux7~6_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\ALU1|Mux7~7_combout ),
	.datad(\ALU1|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~8 .lut_mask = 16'hFE32;
defparam \ALU1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneii_lcell_comb \ALU1|Mux7~9 (
// Equation(s):
// \ALU1|Mux7~9_combout  = (!\ALU1|ShiftLeft0~1_combout  & (\ALU1|Mux7~8_combout  & ((\ALU1|Mux4~6_combout ) # (\ALU1|Mux5~2_combout ))))

	.dataa(\ALU1|Mux4~6_combout ),
	.datab(\ALU1|ShiftLeft0~1_combout ),
	.datac(\ALU1|Mux5~2_combout ),
	.datad(\ALU1|Mux7~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~9 .lut_mask = 16'h3200;
defparam \ALU1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneii_lcell_comb \ALU1|Mux7~3 (
// Equation(s):
// \ALU1|Mux7~3_combout  = (\Mux16~1_combout  & (\ALU_s~combout [1] & ((\Mux8~1_combout ) # (\ALU1|ShiftLeft0~0_combout ))))

	.dataa(\Mux16~1_combout ),
	.datab(\ALU_s~combout [1]),
	.datac(\Mux8~1_combout ),
	.datad(\ALU1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~3 .lut_mask = 16'h8880;
defparam \ALU1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneii_lcell_comb \ALU1|Mux7~4 (
// Equation(s):
// \ALU1|Mux7~4_combout  = (!\ALU_s~combout [1] & \Mux23~1_combout )

	.dataa(vcc),
	.datab(\ALU_s~combout [1]),
	.datac(\Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~4 .lut_mask = 16'h3030;
defparam \ALU1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneii_lcell_comb \ALU1|Mux7~5 (
// Equation(s):
// \ALU1|Mux7~5_combout  = (!\ALU_s~combout [0] & ((\ALU1|Mux7~3_combout ) # ((!\ALU1|ShiftLeft0~2_combout  & \ALU1|Mux7~4_combout ))))

	.dataa(\ALU_s~combout [0]),
	.datab(\ALU1|Mux7~3_combout ),
	.datac(\ALU1|ShiftLeft0~2_combout ),
	.datad(\ALU1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~5 .lut_mask = 16'h4544;
defparam \ALU1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneii_lcell_comb \ALU1|Mux7~10 (
// Equation(s):
// \ALU1|Mux7~10_combout  = (\ALU1|Mux7~2_combout ) # ((\ALU_s~combout [3] & ((\ALU1|Mux7~9_combout ) # (\ALU1|Mux7~5_combout ))))

	.dataa(\ALU1|Mux7~2_combout ),
	.datab(\ALU_s~combout [3]),
	.datac(\ALU1|Mux7~9_combout ),
	.datad(\ALU1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~10 .lut_mask = 16'hEEEA;
defparam \ALU1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneii_lcell_comb \ALU1|Mux7~13 (
// Equation(s):
// \ALU1|Mux7~13_combout  = (\ALU_s~combout [2] & (!\ALU_s~combout [3] & (\ALU1|Mux7~12_combout ))) # (!\ALU_s~combout [2] & (((\ALU1|Mux7~10_combout ))))

	.dataa(\ALU_s~combout [2]),
	.datab(\ALU_s~combout [3]),
	.datac(\ALU1|Mux7~12_combout ),
	.datad(\ALU1|Mux7~10_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~13 .lut_mask = 16'h7520;
defparam \ALU1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Mux_1s~combout [1] & (\Mux_1s~combout [0])) # (!\Mux_1s~combout [1] & ((\Mux_1s~combout [0] & (\RI1|reg_var [0])) # (!\Mux_1s~combout [0] & ((\ALU1|Mux7~13_combout )))))

	.dataa(\Mux_1s~combout [1]),
	.datab(\Mux_1s~combout [0]),
	.datac(\RI1|reg_var [0]),
	.datad(\ALU1|Mux7~13_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hD9C8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux_1s~combout [1] & ((\Mux7~0_combout  & (\MemData|altsyncram_component|auto_generated|q_a [0])) # (!\Mux7~0_combout  & ((\RI2|reg_var [0]))))) # (!\Mux_1s~combout [1] & (((\Mux7~0_combout ))))

	.dataa(\MemData|altsyncram_component|auto_generated|q_a [0]),
	.datab(\Mux_1s~combout [1]),
	.datac(\RI2|reg_var [0]),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hBBC0;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y31_N15
cycloneii_lcell_ff \R2|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|reg_var [0]));

// Location: LCCOMB_X45_Y31_N28
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\Mux_3s~combout [0] & ((\Mux_3s~combout [1] & (\R3|reg_var [0])) # (!\Mux_3s~combout [1] & ((\R1|reg_var [0])))))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R3|reg_var [0]),
	.datad(\R1|reg_var [0]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hC480;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneii_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout ) # ((\Mux_3s~combout [1] & (!\Mux_3s~combout [0] & \R2|reg_var [0])))

	.dataa(\Mux_3s~combout [1]),
	.datab(\Mux_3s~combout [0]),
	.datac(\R2|reg_var [0]),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hFF20;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RO1_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RO1_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_ld));
// synopsys translate_off
defparam \RO1_ld~I .input_async_reset = "none";
defparam \RO1_ld~I .input_power_up = "low";
defparam \RO1_ld~I .input_register_mode = "none";
defparam \RO1_ld~I .input_sync_reset = "none";
defparam \RO1_ld~I .oe_async_reset = "none";
defparam \RO1_ld~I .oe_power_up = "low";
defparam \RO1_ld~I .oe_register_mode = "none";
defparam \RO1_ld~I .oe_sync_reset = "none";
defparam \RO1_ld~I .operation_mode = "input";
defparam \RO1_ld~I .output_async_reset = "none";
defparam \RO1_ld~I .output_power_up = "low";
defparam \RO1_ld~I .output_register_mode = "none";
defparam \RO1_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y32_N21
cycloneii_lcell_ff \RO1|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [0]));

// Location: LCFF_X53_Y32_N31
cycloneii_lcell_ff \RO1|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [1]));

// Location: LCFF_X53_Y32_N25
cycloneii_lcell_ff \RO1|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [2]));

// Location: LCCOMB_X53_Y32_N2
cycloneii_lcell_comb \RO1|reg_var[3]~feeder (
// Equation(s):
// \RO1|reg_var[3]~feeder_combout  = \Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\RO1|reg_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO1|reg_var[3]~feeder .lut_mask = 16'hFF00;
defparam \RO1|reg_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N3
cycloneii_lcell_ff \RO1|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO1|reg_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [3]));

// Location: LCCOMB_X53_Y32_N4
cycloneii_lcell_comb \RO1|reg_var[4]~feeder (
// Equation(s):
// \RO1|reg_var[4]~feeder_combout  = \Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\RO1|reg_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO1|reg_var[4]~feeder .lut_mask = 16'hFF00;
defparam \RO1|reg_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N5
cycloneii_lcell_ff \RO1|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO1|reg_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [4]));

// Location: LCCOMB_X53_Y32_N26
cycloneii_lcell_comb \RO1|reg_var[5]~feeder (
// Equation(s):
// \RO1|reg_var[5]~feeder_combout  = \Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\RO1|reg_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO1|reg_var[5]~feeder .lut_mask = 16'hFF00;
defparam \RO1|reg_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N27
cycloneii_lcell_ff \RO1|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO1|reg_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [5]));

// Location: LCCOMB_X53_Y32_N8
cycloneii_lcell_comb \RO1|reg_var[6]~feeder (
// Equation(s):
// \RO1|reg_var[6]~feeder_combout  = \Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\RO1|reg_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO1|reg_var[6]~feeder .lut_mask = 16'hFF00;
defparam \RO1|reg_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N9
cycloneii_lcell_ff \RO1|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO1|reg_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [6]));

// Location: LCCOMB_X53_Y32_N10
cycloneii_lcell_comb \RO1|reg_var[7]~feeder (
// Equation(s):
// \RO1|reg_var[7]~feeder_combout  = \Mux16~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\RO1|reg_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO1|reg_var[7]~feeder .lut_mask = 16'hFF00;
defparam \RO1|reg_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N11
cycloneii_lcell_ff \RO1|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO1|reg_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO1|reg_var [7]));

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RO2_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RO2_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_ld));
// synopsys translate_off
defparam \RO2_ld~I .input_async_reset = "none";
defparam \RO2_ld~I .input_power_up = "low";
defparam \RO2_ld~I .input_register_mode = "none";
defparam \RO2_ld~I .input_sync_reset = "none";
defparam \RO2_ld~I .oe_async_reset = "none";
defparam \RO2_ld~I .oe_power_up = "low";
defparam \RO2_ld~I .oe_register_mode = "none";
defparam \RO2_ld~I .oe_sync_reset = "none";
defparam \RO2_ld~I .operation_mode = "input";
defparam \RO2_ld~I .output_async_reset = "none";
defparam \RO2_ld~I .output_power_up = "low";
defparam \RO2_ld~I .output_register_mode = "none";
defparam \RO2_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y32_N13
cycloneii_lcell_ff \RO2|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [0]));

// Location: LCFF_X53_Y32_N15
cycloneii_lcell_ff \RO2|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [1]));

// Location: LCFF_X53_Y32_N29
cycloneii_lcell_ff \RO2|reg_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [2]));

// Location: LCCOMB_X53_Y32_N22
cycloneii_lcell_comb \RO2|reg_var[3]~feeder (
// Equation(s):
// \RO2|reg_var[3]~feeder_combout  = \Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\RO2|reg_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO2|reg_var[3]~feeder .lut_mask = 16'hFF00;
defparam \RO2|reg_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N23
cycloneii_lcell_ff \RO2|reg_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO2|reg_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [3]));

// Location: LCCOMB_X53_Y32_N0
cycloneii_lcell_comb \RO2|reg_var[4]~feeder (
// Equation(s):
// \RO2|reg_var[4]~feeder_combout  = \Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\RO2|reg_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO2|reg_var[4]~feeder .lut_mask = 16'hFF00;
defparam \RO2|reg_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N1
cycloneii_lcell_ff \RO2|reg_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO2|reg_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [4]));

// Location: LCCOMB_X53_Y32_N18
cycloneii_lcell_comb \RO2|reg_var[5]~feeder (
// Equation(s):
// \RO2|reg_var[5]~feeder_combout  = \Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\RO2|reg_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO2|reg_var[5]~feeder .lut_mask = 16'hFF00;
defparam \RO2|reg_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N19
cycloneii_lcell_ff \RO2|reg_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO2|reg_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [5]));

// Location: LCFF_X46_Y31_N29
cycloneii_lcell_ff \RO2|reg_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [6]));

// Location: LCCOMB_X53_Y32_N16
cycloneii_lcell_comb \RO2|reg_var[7]~feeder (
// Equation(s):
// \RO2|reg_var[7]~feeder_combout  = \Mux16~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\RO2|reg_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RO2|reg_var[7]~feeder .lut_mask = 16'hFF00;
defparam \RO2|reg_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N17
cycloneii_lcell_ff \RO2|reg_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RO2|reg_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RO2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RO2|reg_var [7]));

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \flg_ld~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\flg_ld~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flg_ld));
// synopsys translate_off
defparam \flg_ld~I .input_async_reset = "none";
defparam \flg_ld~I .input_power_up = "low";
defparam \flg_ld~I .input_register_mode = "none";
defparam \flg_ld~I .input_sync_reset = "none";
defparam \flg_ld~I .oe_async_reset = "none";
defparam \flg_ld~I .oe_power_up = "low";
defparam \flg_ld~I .oe_register_mode = "none";
defparam \flg_ld~I .oe_sync_reset = "none";
defparam \flg_ld~I .operation_mode = "input";
defparam \flg_ld~I .output_async_reset = "none";
defparam \flg_ld~I .output_power_up = "low";
defparam \flg_ld~I .output_register_mode = "none";
defparam \flg_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y31_N13
cycloneii_lcell_ff \flag|reg_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ALU1|Mux7~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flg_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\flag|reg_var [0]));

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \flag|reg_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ALU1|Mux6~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flg_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\flag|reg_var [1]));

// Location: LCCOMB_X44_Y31_N28
cycloneii_lcell_comb \IR|reg_var~10 (
// Equation(s):
// \IR|reg_var~10_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_clr~combout ),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IR|reg_var~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~10 .lut_mask = 16'h0F00;
defparam \IR|reg_var~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N29
cycloneii_lcell_ff \IR|reg_var[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [9]));

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \IR|reg_var~12 (
// Equation(s):
// \IR|reg_var~12_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [11])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\IR|reg_var~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~12 .lut_mask = 16'h3300;
defparam \IR|reg_var~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N25
cycloneii_lcell_ff \IR|reg_var[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [11]));

// Location: M4K_X26_Y34
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \IR|reg_var~13 (
// Equation(s):
// \IR|reg_var~13_combout  = (\MemPro|altsyncram_component|auto_generated|q_a [12] & !\IR_clr~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MemPro|altsyncram_component|auto_generated|q_a [12]),
	.datad(\IR_clr~combout ),
	.cin(gnd),
	.combout(\IR|reg_var~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~13 .lut_mask = 16'h00F0;
defparam \IR|reg_var~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N1
cycloneii_lcell_ff \IR|reg_var[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [12]));

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \IR|reg_var~14 (
// Equation(s):
// \IR|reg_var~14_combout  = (\MemPro|altsyncram_component|auto_generated|q_a [13] & !\IR_clr~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MemPro|altsyncram_component|auto_generated|q_a [13]),
	.datad(\IR_clr~combout ),
	.cin(gnd),
	.combout(\IR|reg_var~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~14 .lut_mask = 16'h00F0;
defparam \IR|reg_var~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N11
cycloneii_lcell_ff \IR|reg_var[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [13]));

// Location: M4K_X52_Y32
cycloneii_ram_block \MemPro|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\PC1|address_prog [10],\PC1|address_prog [9],\PC1|address_prog [8],\PC1|address_prog [7],\PC1|address_prog [6],\PC1|address_prog [5],\PC1|address_prog [4],\PC1|address_prog [3],\PC1|address_prog [2],\PC1|address_prog [1],\PC1|address_prog [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemPro|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .init_file = "mif_memprog.mif";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memprog:MemPro|altsyncram:altsyncram_component|altsyncram_7f81:auto_generated|ALTSYNCRAM";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemPro|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \IR|reg_var~15 (
// Equation(s):
// \IR|reg_var~15_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [14])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\IR|reg_var~15_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~15 .lut_mask = 16'h3300;
defparam \IR|reg_var~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \IR|reg_var[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [14]));

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \IR|reg_var~16 (
// Equation(s):
// \IR|reg_var~16_combout  = (!\IR_clr~combout  & \MemPro|altsyncram_component|auto_generated|q_a [15])

	.dataa(vcc),
	.datab(\IR_clr~combout ),
	.datac(vcc),
	.datad(\MemPro|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\IR|reg_var~16_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_var~16 .lut_mask = 16'h3300;
defparam \IR|reg_var~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N9
cycloneii_lcell_ff \IR|reg_var[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\IR|reg_var~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|reg_var[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_var [15]));

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \compExt|LessThan1~1 (
// Equation(s):
// \compExt|LessThan1~1_cout  = CARRY((!\Mux23~1_combout  & \Mux15~1_combout ))

	.dataa(\Mux23~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\compExt|LessThan1~1_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~1 .lut_mask = 16'h0044;
defparam \compExt|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneii_lcell_comb \compExt|LessThan1~3 (
// Equation(s):
// \compExt|LessThan1~3_cout  = CARRY((\Mux22~1_combout  & ((!\compExt|LessThan1~1_cout ) # (!\Mux14~1_combout ))) # (!\Mux22~1_combout  & (!\Mux14~1_combout  & !\compExt|LessThan1~1_cout )))

	.dataa(\Mux22~1_combout ),
	.datab(\Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~1_cout ),
	.combout(),
	.cout(\compExt|LessThan1~3_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~3 .lut_mask = 16'h002B;
defparam \compExt|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneii_lcell_comb \compExt|LessThan1~5 (
// Equation(s):
// \compExt|LessThan1~5_cout  = CARRY((\Mux21~1_combout  & (\Mux13~1_combout  & !\compExt|LessThan1~3_cout )) # (!\Mux21~1_combout  & ((\Mux13~1_combout ) # (!\compExt|LessThan1~3_cout ))))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~3_cout ),
	.combout(),
	.cout(\compExt|LessThan1~5_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~5 .lut_mask = 16'h004D;
defparam \compExt|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneii_lcell_comb \compExt|LessThan1~7 (
// Equation(s):
// \compExt|LessThan1~7_cout  = CARRY((\Mux20~1_combout  & ((!\compExt|LessThan1~5_cout ) # (!\Mux12~1_combout ))) # (!\Mux20~1_combout  & (!\Mux12~1_combout  & !\compExt|LessThan1~5_cout )))

	.dataa(\Mux20~1_combout ),
	.datab(\Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~5_cout ),
	.combout(),
	.cout(\compExt|LessThan1~7_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~7 .lut_mask = 16'h002B;
defparam \compExt|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneii_lcell_comb \compExt|LessThan1~9 (
// Equation(s):
// \compExt|LessThan1~9_cout  = CARRY((\Mux11~1_combout  & ((!\compExt|LessThan1~7_cout ) # (!\Mux19~1_combout ))) # (!\Mux11~1_combout  & (!\Mux19~1_combout  & !\compExt|LessThan1~7_cout )))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~7_cout ),
	.combout(),
	.cout(\compExt|LessThan1~9_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~9 .lut_mask = 16'h002B;
defparam \compExt|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneii_lcell_comb \compExt|LessThan1~11 (
// Equation(s):
// \compExt|LessThan1~11_cout  = CARRY((\Mux10~1_combout  & (\Mux18~1_combout  & !\compExt|LessThan1~9_cout )) # (!\Mux10~1_combout  & ((\Mux18~1_combout ) # (!\compExt|LessThan1~9_cout ))))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~9_cout ),
	.combout(),
	.cout(\compExt|LessThan1~11_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~11 .lut_mask = 16'h004D;
defparam \compExt|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneii_lcell_comb \compExt|LessThan1~13 (
// Equation(s):
// \compExt|LessThan1~13_cout  = CARRY((\Mux17~1_combout  & (\Mux9~1_combout  & !\compExt|LessThan1~11_cout )) # (!\Mux17~1_combout  & ((\Mux9~1_combout ) # (!\compExt|LessThan1~11_cout ))))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan1~11_cout ),
	.combout(),
	.cout(\compExt|LessThan1~13_cout ));
// synopsys translate_off
defparam \compExt|LessThan1~13 .lut_mask = 16'h004D;
defparam \compExt|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneii_lcell_comb \compExt|LessThan1~14 (
// Equation(s):
// \compExt|LessThan1~14_combout  = (\Mux16~1_combout  & ((\compExt|LessThan1~13_cout ) # (!\Mux8~1_combout ))) # (!\Mux16~1_combout  & (\compExt|LessThan1~13_cout  & !\Mux8~1_combout ))

	.dataa(\Mux16~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~1_combout ),
	.cin(\compExt|LessThan1~13_cout ),
	.combout(\compExt|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|LessThan1~14 .lut_mask = 16'hA0FA;
defparam \compExt|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneii_lcell_comb \compExt|comb~1 (
// Equation(s):
// \compExt|comb~1_combout  = (\compExt|Equal0~4_combout  & !\compExt|LessThan1~14_combout )

	.dataa(\compExt|Equal0~4_combout ),
	.datab(vcc),
	.datac(\compExt|LessThan1~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\compExt|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|comb~1 .lut_mask = 16'h0A0A;
defparam \compExt|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \compExt|Equal0~3 (
// Equation(s):
// \compExt|Equal0~3_combout  = (\Mux16~1_combout  & (\Mux8~1_combout  & (\Mux9~1_combout  $ (!\Mux17~1_combout )))) # (!\Mux16~1_combout  & (!\Mux8~1_combout  & (\Mux9~1_combout  $ (!\Mux17~1_combout ))))

	.dataa(\Mux16~1_combout ),
	.datab(\Mux8~1_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\compExt|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|Equal0~3 .lut_mask = 16'h9009;
defparam \compExt|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \compExt|Equal0~2 (
// Equation(s):
// \compExt|Equal0~2_combout  = (\Mux11~1_combout  & (\Mux19~1_combout  & (\Mux10~1_combout  $ (!\Mux18~1_combout )))) # (!\Mux11~1_combout  & (!\Mux19~1_combout  & (\Mux10~1_combout  $ (!\Mux18~1_combout ))))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\Mux19~1_combout ),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\compExt|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|Equal0~2 .lut_mask = 16'h8421;
defparam \compExt|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \compExt|Equal0~0 (
// Equation(s):
// \compExt|Equal0~0_combout  = (\Mux15~1_combout  & (\Mux23~1_combout  & (\Mux14~1_combout  $ (!\Mux22~1_combout )))) # (!\Mux15~1_combout  & (!\Mux23~1_combout  & (\Mux14~1_combout  $ (!\Mux22~1_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\compExt|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|Equal0~0 .lut_mask = 16'h9009;
defparam \compExt|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \compExt|Equal0~4 (
// Equation(s):
// \compExt|Equal0~4_combout  = (\compExt|Equal0~1_combout  & (\compExt|Equal0~3_combout  & (\compExt|Equal0~2_combout  & \compExt|Equal0~0_combout )))

	.dataa(\compExt|Equal0~1_combout ),
	.datab(\compExt|Equal0~3_combout ),
	.datac(\compExt|Equal0~2_combout ),
	.datad(\compExt|Equal0~0_combout ),
	.cin(gnd),
	.combout(\compExt|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|Equal0~4 .lut_mask = 16'h8000;
defparam \compExt|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \compExt|comb~0 (
// Equation(s):
// \compExt|comb~0_combout  = (\compExt|LessThan1~14_combout ) # ((\compExt|LessThan0~14_combout  & !\compExt|Equal0~4_combout ))

	.dataa(\compExt|LessThan0~14_combout ),
	.datab(\compExt|LessThan1~14_combout ),
	.datac(\compExt|Equal0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\compExt|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|comb~0 .lut_mask = 16'hCECE;
defparam \compExt|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneii_lcell_comb \compExt|result[0] (
// Equation(s):
// \compExt|result [0] = (!\compExt|comb~0_combout  & ((\compExt|comb~1_combout ) # (\compExt|result [0])))

	.dataa(\compExt|comb~1_combout ),
	.datab(\compExt|comb~0_combout ),
	.datac(vcc),
	.datad(\compExt|result [0]),
	.cin(gnd),
	.combout(\compExt|result [0]),
	.cout());
// synopsys translate_off
defparam \compExt|result[0] .lut_mask = 16'h3322;
defparam \compExt|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \compExt|comb~2 (
// Equation(s):
// \compExt|comb~2_combout  = (\compExt|Equal0~4_combout ) # (\compExt|LessThan1~14_combout )

	.dataa(\compExt|Equal0~4_combout ),
	.datab(vcc),
	.datac(\compExt|LessThan1~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\compExt|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|comb~2 .lut_mask = 16'hFAFA;
defparam \compExt|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneii_lcell_comb \compExt|LessThan0~1 (
// Equation(s):
// \compExt|LessThan0~1_cout  = CARRY((\Mux23~1_combout  & !\Mux15~1_combout ))

	.dataa(\Mux23~1_combout ),
	.datab(\Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\compExt|LessThan0~1_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~1 .lut_mask = 16'h0022;
defparam \compExt|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneii_lcell_comb \compExt|LessThan0~3 (
// Equation(s):
// \compExt|LessThan0~3_cout  = CARRY((\Mux22~1_combout  & (\Mux14~1_combout  & !\compExt|LessThan0~1_cout )) # (!\Mux22~1_combout  & ((\Mux14~1_combout ) # (!\compExt|LessThan0~1_cout ))))

	.dataa(\Mux22~1_combout ),
	.datab(\Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~1_cout ),
	.combout(),
	.cout(\compExt|LessThan0~3_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~3 .lut_mask = 16'h004D;
defparam \compExt|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneii_lcell_comb \compExt|LessThan0~5 (
// Equation(s):
// \compExt|LessThan0~5_cout  = CARRY((\Mux21~1_combout  & ((!\compExt|LessThan0~3_cout ) # (!\Mux13~1_combout ))) # (!\Mux21~1_combout  & (!\Mux13~1_combout  & !\compExt|LessThan0~3_cout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~3_cout ),
	.combout(),
	.cout(\compExt|LessThan0~5_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~5 .lut_mask = 16'h002B;
defparam \compExt|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneii_lcell_comb \compExt|LessThan0~7 (
// Equation(s):
// \compExt|LessThan0~7_cout  = CARRY((\Mux20~1_combout  & (\Mux12~1_combout  & !\compExt|LessThan0~5_cout )) # (!\Mux20~1_combout  & ((\Mux12~1_combout ) # (!\compExt|LessThan0~5_cout ))))

	.dataa(\Mux20~1_combout ),
	.datab(\Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~5_cout ),
	.combout(),
	.cout(\compExt|LessThan0~7_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~7 .lut_mask = 16'h004D;
defparam \compExt|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \compExt|LessThan0~9 (
// Equation(s):
// \compExt|LessThan0~9_cout  = CARRY((\Mux11~1_combout  & (\Mux19~1_combout  & !\compExt|LessThan0~7_cout )) # (!\Mux11~1_combout  & ((\Mux19~1_combout ) # (!\compExt|LessThan0~7_cout ))))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~7_cout ),
	.combout(),
	.cout(\compExt|LessThan0~9_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~9 .lut_mask = 16'h004D;
defparam \compExt|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneii_lcell_comb \compExt|LessThan0~11 (
// Equation(s):
// \compExt|LessThan0~11_cout  = CARRY((\Mux10~1_combout  & ((!\compExt|LessThan0~9_cout ) # (!\Mux18~1_combout ))) # (!\Mux10~1_combout  & (!\Mux18~1_combout  & !\compExt|LessThan0~9_cout )))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~9_cout ),
	.combout(),
	.cout(\compExt|LessThan0~11_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~11 .lut_mask = 16'h002B;
defparam \compExt|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneii_lcell_comb \compExt|LessThan0~13 (
// Equation(s):
// \compExt|LessThan0~13_cout  = CARRY((\Mux17~1_combout  & ((!\compExt|LessThan0~11_cout ) # (!\Mux9~1_combout ))) # (!\Mux17~1_combout  & (!\Mux9~1_combout  & !\compExt|LessThan0~11_cout )))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\compExt|LessThan0~11_cout ),
	.combout(),
	.cout(\compExt|LessThan0~13_cout ));
// synopsys translate_off
defparam \compExt|LessThan0~13 .lut_mask = 16'h002B;
defparam \compExt|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneii_lcell_comb \compExt|LessThan0~14 (
// Equation(s):
// \compExt|LessThan0~14_combout  = (\Mux16~1_combout  & (\compExt|LessThan0~13_cout  & \Mux8~1_combout )) # (!\Mux16~1_combout  & ((\compExt|LessThan0~13_cout ) # (\Mux8~1_combout )))

	.dataa(\Mux16~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~1_combout ),
	.cin(\compExt|LessThan0~13_cout ),
	.combout(\compExt|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \compExt|LessThan0~14 .lut_mask = 16'hF550;
defparam \compExt|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneii_lcell_comb \compExt|result[1] (
// Equation(s):
// \compExt|result [1] = (!\compExt|comb~2_combout  & ((\compExt|LessThan0~14_combout ) # (\compExt|result [1])))

	.dataa(vcc),
	.datab(\compExt|comb~2_combout ),
	.datac(\compExt|LessThan0~14_combout ),
	.datad(\compExt|result [1]),
	.cin(gnd),
	.combout(\compExt|result [1]),
	.cout());
// synopsys translate_off
defparam \compExt|result[1] .lut_mask = 16'h3330;
defparam \compExt|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[0]~I (
	.datain(\RO1|reg_var [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[0]));
// synopsys translate_off
defparam \RO1_out[0]~I .input_async_reset = "none";
defparam \RO1_out[0]~I .input_power_up = "low";
defparam \RO1_out[0]~I .input_register_mode = "none";
defparam \RO1_out[0]~I .input_sync_reset = "none";
defparam \RO1_out[0]~I .oe_async_reset = "none";
defparam \RO1_out[0]~I .oe_power_up = "low";
defparam \RO1_out[0]~I .oe_register_mode = "none";
defparam \RO1_out[0]~I .oe_sync_reset = "none";
defparam \RO1_out[0]~I .operation_mode = "output";
defparam \RO1_out[0]~I .output_async_reset = "none";
defparam \RO1_out[0]~I .output_power_up = "low";
defparam \RO1_out[0]~I .output_register_mode = "none";
defparam \RO1_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[1]~I (
	.datain(\RO1|reg_var [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[1]));
// synopsys translate_off
defparam \RO1_out[1]~I .input_async_reset = "none";
defparam \RO1_out[1]~I .input_power_up = "low";
defparam \RO1_out[1]~I .input_register_mode = "none";
defparam \RO1_out[1]~I .input_sync_reset = "none";
defparam \RO1_out[1]~I .oe_async_reset = "none";
defparam \RO1_out[1]~I .oe_power_up = "low";
defparam \RO1_out[1]~I .oe_register_mode = "none";
defparam \RO1_out[1]~I .oe_sync_reset = "none";
defparam \RO1_out[1]~I .operation_mode = "output";
defparam \RO1_out[1]~I .output_async_reset = "none";
defparam \RO1_out[1]~I .output_power_up = "low";
defparam \RO1_out[1]~I .output_register_mode = "none";
defparam \RO1_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[2]~I (
	.datain(\RO1|reg_var [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[2]));
// synopsys translate_off
defparam \RO1_out[2]~I .input_async_reset = "none";
defparam \RO1_out[2]~I .input_power_up = "low";
defparam \RO1_out[2]~I .input_register_mode = "none";
defparam \RO1_out[2]~I .input_sync_reset = "none";
defparam \RO1_out[2]~I .oe_async_reset = "none";
defparam \RO1_out[2]~I .oe_power_up = "low";
defparam \RO1_out[2]~I .oe_register_mode = "none";
defparam \RO1_out[2]~I .oe_sync_reset = "none";
defparam \RO1_out[2]~I .operation_mode = "output";
defparam \RO1_out[2]~I .output_async_reset = "none";
defparam \RO1_out[2]~I .output_power_up = "low";
defparam \RO1_out[2]~I .output_register_mode = "none";
defparam \RO1_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[3]~I (
	.datain(\RO1|reg_var [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[3]));
// synopsys translate_off
defparam \RO1_out[3]~I .input_async_reset = "none";
defparam \RO1_out[3]~I .input_power_up = "low";
defparam \RO1_out[3]~I .input_register_mode = "none";
defparam \RO1_out[3]~I .input_sync_reset = "none";
defparam \RO1_out[3]~I .oe_async_reset = "none";
defparam \RO1_out[3]~I .oe_power_up = "low";
defparam \RO1_out[3]~I .oe_register_mode = "none";
defparam \RO1_out[3]~I .oe_sync_reset = "none";
defparam \RO1_out[3]~I .operation_mode = "output";
defparam \RO1_out[3]~I .output_async_reset = "none";
defparam \RO1_out[3]~I .output_power_up = "low";
defparam \RO1_out[3]~I .output_register_mode = "none";
defparam \RO1_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[4]~I (
	.datain(\RO1|reg_var [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[4]));
// synopsys translate_off
defparam \RO1_out[4]~I .input_async_reset = "none";
defparam \RO1_out[4]~I .input_power_up = "low";
defparam \RO1_out[4]~I .input_register_mode = "none";
defparam \RO1_out[4]~I .input_sync_reset = "none";
defparam \RO1_out[4]~I .oe_async_reset = "none";
defparam \RO1_out[4]~I .oe_power_up = "low";
defparam \RO1_out[4]~I .oe_register_mode = "none";
defparam \RO1_out[4]~I .oe_sync_reset = "none";
defparam \RO1_out[4]~I .operation_mode = "output";
defparam \RO1_out[4]~I .output_async_reset = "none";
defparam \RO1_out[4]~I .output_power_up = "low";
defparam \RO1_out[4]~I .output_register_mode = "none";
defparam \RO1_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[5]~I (
	.datain(\RO1|reg_var [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[5]));
// synopsys translate_off
defparam \RO1_out[5]~I .input_async_reset = "none";
defparam \RO1_out[5]~I .input_power_up = "low";
defparam \RO1_out[5]~I .input_register_mode = "none";
defparam \RO1_out[5]~I .input_sync_reset = "none";
defparam \RO1_out[5]~I .oe_async_reset = "none";
defparam \RO1_out[5]~I .oe_power_up = "low";
defparam \RO1_out[5]~I .oe_register_mode = "none";
defparam \RO1_out[5]~I .oe_sync_reset = "none";
defparam \RO1_out[5]~I .operation_mode = "output";
defparam \RO1_out[5]~I .output_async_reset = "none";
defparam \RO1_out[5]~I .output_power_up = "low";
defparam \RO1_out[5]~I .output_register_mode = "none";
defparam \RO1_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[6]~I (
	.datain(\RO1|reg_var [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[6]));
// synopsys translate_off
defparam \RO1_out[6]~I .input_async_reset = "none";
defparam \RO1_out[6]~I .input_power_up = "low";
defparam \RO1_out[6]~I .input_register_mode = "none";
defparam \RO1_out[6]~I .input_sync_reset = "none";
defparam \RO1_out[6]~I .oe_async_reset = "none";
defparam \RO1_out[6]~I .oe_power_up = "low";
defparam \RO1_out[6]~I .oe_register_mode = "none";
defparam \RO1_out[6]~I .oe_sync_reset = "none";
defparam \RO1_out[6]~I .operation_mode = "output";
defparam \RO1_out[6]~I .output_async_reset = "none";
defparam \RO1_out[6]~I .output_power_up = "low";
defparam \RO1_out[6]~I .output_register_mode = "none";
defparam \RO1_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO1_out[7]~I (
	.datain(\RO1|reg_var [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO1_out[7]));
// synopsys translate_off
defparam \RO1_out[7]~I .input_async_reset = "none";
defparam \RO1_out[7]~I .input_power_up = "low";
defparam \RO1_out[7]~I .input_register_mode = "none";
defparam \RO1_out[7]~I .input_sync_reset = "none";
defparam \RO1_out[7]~I .oe_async_reset = "none";
defparam \RO1_out[7]~I .oe_power_up = "low";
defparam \RO1_out[7]~I .oe_register_mode = "none";
defparam \RO1_out[7]~I .oe_sync_reset = "none";
defparam \RO1_out[7]~I .operation_mode = "output";
defparam \RO1_out[7]~I .output_async_reset = "none";
defparam \RO1_out[7]~I .output_power_up = "low";
defparam \RO1_out[7]~I .output_register_mode = "none";
defparam \RO1_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[0]~I (
	.datain(\RO2|reg_var [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[0]));
// synopsys translate_off
defparam \RO2_out[0]~I .input_async_reset = "none";
defparam \RO2_out[0]~I .input_power_up = "low";
defparam \RO2_out[0]~I .input_register_mode = "none";
defparam \RO2_out[0]~I .input_sync_reset = "none";
defparam \RO2_out[0]~I .oe_async_reset = "none";
defparam \RO2_out[0]~I .oe_power_up = "low";
defparam \RO2_out[0]~I .oe_register_mode = "none";
defparam \RO2_out[0]~I .oe_sync_reset = "none";
defparam \RO2_out[0]~I .operation_mode = "output";
defparam \RO2_out[0]~I .output_async_reset = "none";
defparam \RO2_out[0]~I .output_power_up = "low";
defparam \RO2_out[0]~I .output_register_mode = "none";
defparam \RO2_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[1]~I (
	.datain(\RO2|reg_var [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[1]));
// synopsys translate_off
defparam \RO2_out[1]~I .input_async_reset = "none";
defparam \RO2_out[1]~I .input_power_up = "low";
defparam \RO2_out[1]~I .input_register_mode = "none";
defparam \RO2_out[1]~I .input_sync_reset = "none";
defparam \RO2_out[1]~I .oe_async_reset = "none";
defparam \RO2_out[1]~I .oe_power_up = "low";
defparam \RO2_out[1]~I .oe_register_mode = "none";
defparam \RO2_out[1]~I .oe_sync_reset = "none";
defparam \RO2_out[1]~I .operation_mode = "output";
defparam \RO2_out[1]~I .output_async_reset = "none";
defparam \RO2_out[1]~I .output_power_up = "low";
defparam \RO2_out[1]~I .output_register_mode = "none";
defparam \RO2_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[2]~I (
	.datain(\RO2|reg_var [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[2]));
// synopsys translate_off
defparam \RO2_out[2]~I .input_async_reset = "none";
defparam \RO2_out[2]~I .input_power_up = "low";
defparam \RO2_out[2]~I .input_register_mode = "none";
defparam \RO2_out[2]~I .input_sync_reset = "none";
defparam \RO2_out[2]~I .oe_async_reset = "none";
defparam \RO2_out[2]~I .oe_power_up = "low";
defparam \RO2_out[2]~I .oe_register_mode = "none";
defparam \RO2_out[2]~I .oe_sync_reset = "none";
defparam \RO2_out[2]~I .operation_mode = "output";
defparam \RO2_out[2]~I .output_async_reset = "none";
defparam \RO2_out[2]~I .output_power_up = "low";
defparam \RO2_out[2]~I .output_register_mode = "none";
defparam \RO2_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[3]~I (
	.datain(\RO2|reg_var [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[3]));
// synopsys translate_off
defparam \RO2_out[3]~I .input_async_reset = "none";
defparam \RO2_out[3]~I .input_power_up = "low";
defparam \RO2_out[3]~I .input_register_mode = "none";
defparam \RO2_out[3]~I .input_sync_reset = "none";
defparam \RO2_out[3]~I .oe_async_reset = "none";
defparam \RO2_out[3]~I .oe_power_up = "low";
defparam \RO2_out[3]~I .oe_register_mode = "none";
defparam \RO2_out[3]~I .oe_sync_reset = "none";
defparam \RO2_out[3]~I .operation_mode = "output";
defparam \RO2_out[3]~I .output_async_reset = "none";
defparam \RO2_out[3]~I .output_power_up = "low";
defparam \RO2_out[3]~I .output_register_mode = "none";
defparam \RO2_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[4]~I (
	.datain(\RO2|reg_var [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[4]));
// synopsys translate_off
defparam \RO2_out[4]~I .input_async_reset = "none";
defparam \RO2_out[4]~I .input_power_up = "low";
defparam \RO2_out[4]~I .input_register_mode = "none";
defparam \RO2_out[4]~I .input_sync_reset = "none";
defparam \RO2_out[4]~I .oe_async_reset = "none";
defparam \RO2_out[4]~I .oe_power_up = "low";
defparam \RO2_out[4]~I .oe_register_mode = "none";
defparam \RO2_out[4]~I .oe_sync_reset = "none";
defparam \RO2_out[4]~I .operation_mode = "output";
defparam \RO2_out[4]~I .output_async_reset = "none";
defparam \RO2_out[4]~I .output_power_up = "low";
defparam \RO2_out[4]~I .output_register_mode = "none";
defparam \RO2_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[5]~I (
	.datain(\RO2|reg_var [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[5]));
// synopsys translate_off
defparam \RO2_out[5]~I .input_async_reset = "none";
defparam \RO2_out[5]~I .input_power_up = "low";
defparam \RO2_out[5]~I .input_register_mode = "none";
defparam \RO2_out[5]~I .input_sync_reset = "none";
defparam \RO2_out[5]~I .oe_async_reset = "none";
defparam \RO2_out[5]~I .oe_power_up = "low";
defparam \RO2_out[5]~I .oe_register_mode = "none";
defparam \RO2_out[5]~I .oe_sync_reset = "none";
defparam \RO2_out[5]~I .operation_mode = "output";
defparam \RO2_out[5]~I .output_async_reset = "none";
defparam \RO2_out[5]~I .output_power_up = "low";
defparam \RO2_out[5]~I .output_register_mode = "none";
defparam \RO2_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[6]~I (
	.datain(\RO2|reg_var [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[6]));
// synopsys translate_off
defparam \RO2_out[6]~I .input_async_reset = "none";
defparam \RO2_out[6]~I .input_power_up = "low";
defparam \RO2_out[6]~I .input_register_mode = "none";
defparam \RO2_out[6]~I .input_sync_reset = "none";
defparam \RO2_out[6]~I .oe_async_reset = "none";
defparam \RO2_out[6]~I .oe_power_up = "low";
defparam \RO2_out[6]~I .oe_register_mode = "none";
defparam \RO2_out[6]~I .oe_sync_reset = "none";
defparam \RO2_out[6]~I .operation_mode = "output";
defparam \RO2_out[6]~I .output_async_reset = "none";
defparam \RO2_out[6]~I .output_power_up = "low";
defparam \RO2_out[6]~I .output_register_mode = "none";
defparam \RO2_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RO2_out[7]~I (
	.datain(\RO2|reg_var [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RO2_out[7]));
// synopsys translate_off
defparam \RO2_out[7]~I .input_async_reset = "none";
defparam \RO2_out[7]~I .input_power_up = "low";
defparam \RO2_out[7]~I .input_register_mode = "none";
defparam \RO2_out[7]~I .input_sync_reset = "none";
defparam \RO2_out[7]~I .oe_async_reset = "none";
defparam \RO2_out[7]~I .oe_power_up = "low";
defparam \RO2_out[7]~I .oe_register_mode = "none";
defparam \RO2_out[7]~I .oe_sync_reset = "none";
defparam \RO2_out[7]~I .operation_mode = "output";
defparam \RO2_out[7]~I .output_async_reset = "none";
defparam \RO2_out[7]~I .output_power_up = "low";
defparam \RO2_out[7]~I .output_register_mode = "none";
defparam \RO2_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag_out[0]~I (
	.datain(\flag|reg_var [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag_out[0]));
// synopsys translate_off
defparam \flag_out[0]~I .input_async_reset = "none";
defparam \flag_out[0]~I .input_power_up = "low";
defparam \flag_out[0]~I .input_register_mode = "none";
defparam \flag_out[0]~I .input_sync_reset = "none";
defparam \flag_out[0]~I .oe_async_reset = "none";
defparam \flag_out[0]~I .oe_power_up = "low";
defparam \flag_out[0]~I .oe_register_mode = "none";
defparam \flag_out[0]~I .oe_sync_reset = "none";
defparam \flag_out[0]~I .operation_mode = "output";
defparam \flag_out[0]~I .output_async_reset = "none";
defparam \flag_out[0]~I .output_power_up = "low";
defparam \flag_out[0]~I .output_register_mode = "none";
defparam \flag_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag_out[1]~I (
	.datain(\flag|reg_var [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag_out[1]));
// synopsys translate_off
defparam \flag_out[1]~I .input_async_reset = "none";
defparam \flag_out[1]~I .input_power_up = "low";
defparam \flag_out[1]~I .input_register_mode = "none";
defparam \flag_out[1]~I .input_sync_reset = "none";
defparam \flag_out[1]~I .oe_async_reset = "none";
defparam \flag_out[1]~I .oe_power_up = "low";
defparam \flag_out[1]~I .oe_register_mode = "none";
defparam \flag_out[1]~I .oe_sync_reset = "none";
defparam \flag_out[1]~I .operation_mode = "output";
defparam \flag_out[1]~I .output_async_reset = "none";
defparam \flag_out[1]~I .output_power_up = "low";
defparam \flag_out[1]~I .output_register_mode = "none";
defparam \flag_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[0]~I (
	.datain(\IR|reg_var [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[0]));
// synopsys translate_off
defparam \Inst[0]~I .input_async_reset = "none";
defparam \Inst[0]~I .input_power_up = "low";
defparam \Inst[0]~I .input_register_mode = "none";
defparam \Inst[0]~I .input_sync_reset = "none";
defparam \Inst[0]~I .oe_async_reset = "none";
defparam \Inst[0]~I .oe_power_up = "low";
defparam \Inst[0]~I .oe_register_mode = "none";
defparam \Inst[0]~I .oe_sync_reset = "none";
defparam \Inst[0]~I .operation_mode = "output";
defparam \Inst[0]~I .output_async_reset = "none";
defparam \Inst[0]~I .output_power_up = "low";
defparam \Inst[0]~I .output_register_mode = "none";
defparam \Inst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[1]~I (
	.datain(\IR|reg_var [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[1]));
// synopsys translate_off
defparam \Inst[1]~I .input_async_reset = "none";
defparam \Inst[1]~I .input_power_up = "low";
defparam \Inst[1]~I .input_register_mode = "none";
defparam \Inst[1]~I .input_sync_reset = "none";
defparam \Inst[1]~I .oe_async_reset = "none";
defparam \Inst[1]~I .oe_power_up = "low";
defparam \Inst[1]~I .oe_register_mode = "none";
defparam \Inst[1]~I .oe_sync_reset = "none";
defparam \Inst[1]~I .operation_mode = "output";
defparam \Inst[1]~I .output_async_reset = "none";
defparam \Inst[1]~I .output_power_up = "low";
defparam \Inst[1]~I .output_register_mode = "none";
defparam \Inst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[2]~I (
	.datain(\IR|reg_var [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[2]));
// synopsys translate_off
defparam \Inst[2]~I .input_async_reset = "none";
defparam \Inst[2]~I .input_power_up = "low";
defparam \Inst[2]~I .input_register_mode = "none";
defparam \Inst[2]~I .input_sync_reset = "none";
defparam \Inst[2]~I .oe_async_reset = "none";
defparam \Inst[2]~I .oe_power_up = "low";
defparam \Inst[2]~I .oe_register_mode = "none";
defparam \Inst[2]~I .oe_sync_reset = "none";
defparam \Inst[2]~I .operation_mode = "output";
defparam \Inst[2]~I .output_async_reset = "none";
defparam \Inst[2]~I .output_power_up = "low";
defparam \Inst[2]~I .output_register_mode = "none";
defparam \Inst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[3]~I (
	.datain(\IR|reg_var [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[3]));
// synopsys translate_off
defparam \Inst[3]~I .input_async_reset = "none";
defparam \Inst[3]~I .input_power_up = "low";
defparam \Inst[3]~I .input_register_mode = "none";
defparam \Inst[3]~I .input_sync_reset = "none";
defparam \Inst[3]~I .oe_async_reset = "none";
defparam \Inst[3]~I .oe_power_up = "low";
defparam \Inst[3]~I .oe_register_mode = "none";
defparam \Inst[3]~I .oe_sync_reset = "none";
defparam \Inst[3]~I .operation_mode = "output";
defparam \Inst[3]~I .output_async_reset = "none";
defparam \Inst[3]~I .output_power_up = "low";
defparam \Inst[3]~I .output_register_mode = "none";
defparam \Inst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[4]~I (
	.datain(\IR|reg_var [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[4]));
// synopsys translate_off
defparam \Inst[4]~I .input_async_reset = "none";
defparam \Inst[4]~I .input_power_up = "low";
defparam \Inst[4]~I .input_register_mode = "none";
defparam \Inst[4]~I .input_sync_reset = "none";
defparam \Inst[4]~I .oe_async_reset = "none";
defparam \Inst[4]~I .oe_power_up = "low";
defparam \Inst[4]~I .oe_register_mode = "none";
defparam \Inst[4]~I .oe_sync_reset = "none";
defparam \Inst[4]~I .operation_mode = "output";
defparam \Inst[4]~I .output_async_reset = "none";
defparam \Inst[4]~I .output_power_up = "low";
defparam \Inst[4]~I .output_register_mode = "none";
defparam \Inst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[5]~I (
	.datain(\IR|reg_var [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[5]));
// synopsys translate_off
defparam \Inst[5]~I .input_async_reset = "none";
defparam \Inst[5]~I .input_power_up = "low";
defparam \Inst[5]~I .input_register_mode = "none";
defparam \Inst[5]~I .input_sync_reset = "none";
defparam \Inst[5]~I .oe_async_reset = "none";
defparam \Inst[5]~I .oe_power_up = "low";
defparam \Inst[5]~I .oe_register_mode = "none";
defparam \Inst[5]~I .oe_sync_reset = "none";
defparam \Inst[5]~I .operation_mode = "output";
defparam \Inst[5]~I .output_async_reset = "none";
defparam \Inst[5]~I .output_power_up = "low";
defparam \Inst[5]~I .output_register_mode = "none";
defparam \Inst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[6]~I (
	.datain(\IR|reg_var [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[6]));
// synopsys translate_off
defparam \Inst[6]~I .input_async_reset = "none";
defparam \Inst[6]~I .input_power_up = "low";
defparam \Inst[6]~I .input_register_mode = "none";
defparam \Inst[6]~I .input_sync_reset = "none";
defparam \Inst[6]~I .oe_async_reset = "none";
defparam \Inst[6]~I .oe_power_up = "low";
defparam \Inst[6]~I .oe_register_mode = "none";
defparam \Inst[6]~I .oe_sync_reset = "none";
defparam \Inst[6]~I .operation_mode = "output";
defparam \Inst[6]~I .output_async_reset = "none";
defparam \Inst[6]~I .output_power_up = "low";
defparam \Inst[6]~I .output_register_mode = "none";
defparam \Inst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[7]~I (
	.datain(\IR|reg_var [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[7]));
// synopsys translate_off
defparam \Inst[7]~I .input_async_reset = "none";
defparam \Inst[7]~I .input_power_up = "low";
defparam \Inst[7]~I .input_register_mode = "none";
defparam \Inst[7]~I .input_sync_reset = "none";
defparam \Inst[7]~I .oe_async_reset = "none";
defparam \Inst[7]~I .oe_power_up = "low";
defparam \Inst[7]~I .oe_register_mode = "none";
defparam \Inst[7]~I .oe_sync_reset = "none";
defparam \Inst[7]~I .operation_mode = "output";
defparam \Inst[7]~I .output_async_reset = "none";
defparam \Inst[7]~I .output_power_up = "low";
defparam \Inst[7]~I .output_register_mode = "none";
defparam \Inst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[8]~I (
	.datain(\IR|reg_var [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[8]));
// synopsys translate_off
defparam \Inst[8]~I .input_async_reset = "none";
defparam \Inst[8]~I .input_power_up = "low";
defparam \Inst[8]~I .input_register_mode = "none";
defparam \Inst[8]~I .input_sync_reset = "none";
defparam \Inst[8]~I .oe_async_reset = "none";
defparam \Inst[8]~I .oe_power_up = "low";
defparam \Inst[8]~I .oe_register_mode = "none";
defparam \Inst[8]~I .oe_sync_reset = "none";
defparam \Inst[8]~I .operation_mode = "output";
defparam \Inst[8]~I .output_async_reset = "none";
defparam \Inst[8]~I .output_power_up = "low";
defparam \Inst[8]~I .output_register_mode = "none";
defparam \Inst[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[9]~I (
	.datain(\IR|reg_var [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[9]));
// synopsys translate_off
defparam \Inst[9]~I .input_async_reset = "none";
defparam \Inst[9]~I .input_power_up = "low";
defparam \Inst[9]~I .input_register_mode = "none";
defparam \Inst[9]~I .input_sync_reset = "none";
defparam \Inst[9]~I .oe_async_reset = "none";
defparam \Inst[9]~I .oe_power_up = "low";
defparam \Inst[9]~I .oe_register_mode = "none";
defparam \Inst[9]~I .oe_sync_reset = "none";
defparam \Inst[9]~I .operation_mode = "output";
defparam \Inst[9]~I .output_async_reset = "none";
defparam \Inst[9]~I .output_power_up = "low";
defparam \Inst[9]~I .output_register_mode = "none";
defparam \Inst[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[10]~I (
	.datain(\IR|reg_var [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[10]));
// synopsys translate_off
defparam \Inst[10]~I .input_async_reset = "none";
defparam \Inst[10]~I .input_power_up = "low";
defparam \Inst[10]~I .input_register_mode = "none";
defparam \Inst[10]~I .input_sync_reset = "none";
defparam \Inst[10]~I .oe_async_reset = "none";
defparam \Inst[10]~I .oe_power_up = "low";
defparam \Inst[10]~I .oe_register_mode = "none";
defparam \Inst[10]~I .oe_sync_reset = "none";
defparam \Inst[10]~I .operation_mode = "output";
defparam \Inst[10]~I .output_async_reset = "none";
defparam \Inst[10]~I .output_power_up = "low";
defparam \Inst[10]~I .output_register_mode = "none";
defparam \Inst[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[11]~I (
	.datain(\IR|reg_var [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[11]));
// synopsys translate_off
defparam \Inst[11]~I .input_async_reset = "none";
defparam \Inst[11]~I .input_power_up = "low";
defparam \Inst[11]~I .input_register_mode = "none";
defparam \Inst[11]~I .input_sync_reset = "none";
defparam \Inst[11]~I .oe_async_reset = "none";
defparam \Inst[11]~I .oe_power_up = "low";
defparam \Inst[11]~I .oe_register_mode = "none";
defparam \Inst[11]~I .oe_sync_reset = "none";
defparam \Inst[11]~I .operation_mode = "output";
defparam \Inst[11]~I .output_async_reset = "none";
defparam \Inst[11]~I .output_power_up = "low";
defparam \Inst[11]~I .output_register_mode = "none";
defparam \Inst[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[12]~I (
	.datain(\IR|reg_var [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[12]));
// synopsys translate_off
defparam \Inst[12]~I .input_async_reset = "none";
defparam \Inst[12]~I .input_power_up = "low";
defparam \Inst[12]~I .input_register_mode = "none";
defparam \Inst[12]~I .input_sync_reset = "none";
defparam \Inst[12]~I .oe_async_reset = "none";
defparam \Inst[12]~I .oe_power_up = "low";
defparam \Inst[12]~I .oe_register_mode = "none";
defparam \Inst[12]~I .oe_sync_reset = "none";
defparam \Inst[12]~I .operation_mode = "output";
defparam \Inst[12]~I .output_async_reset = "none";
defparam \Inst[12]~I .output_power_up = "low";
defparam \Inst[12]~I .output_register_mode = "none";
defparam \Inst[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[13]~I (
	.datain(\IR|reg_var [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[13]));
// synopsys translate_off
defparam \Inst[13]~I .input_async_reset = "none";
defparam \Inst[13]~I .input_power_up = "low";
defparam \Inst[13]~I .input_register_mode = "none";
defparam \Inst[13]~I .input_sync_reset = "none";
defparam \Inst[13]~I .oe_async_reset = "none";
defparam \Inst[13]~I .oe_power_up = "low";
defparam \Inst[13]~I .oe_register_mode = "none";
defparam \Inst[13]~I .oe_sync_reset = "none";
defparam \Inst[13]~I .operation_mode = "output";
defparam \Inst[13]~I .output_async_reset = "none";
defparam \Inst[13]~I .output_power_up = "low";
defparam \Inst[13]~I .output_register_mode = "none";
defparam \Inst[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[14]~I (
	.datain(\IR|reg_var [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[14]));
// synopsys translate_off
defparam \Inst[14]~I .input_async_reset = "none";
defparam \Inst[14]~I .input_power_up = "low";
defparam \Inst[14]~I .input_register_mode = "none";
defparam \Inst[14]~I .input_sync_reset = "none";
defparam \Inst[14]~I .oe_async_reset = "none";
defparam \Inst[14]~I .oe_power_up = "low";
defparam \Inst[14]~I .oe_register_mode = "none";
defparam \Inst[14]~I .oe_sync_reset = "none";
defparam \Inst[14]~I .operation_mode = "output";
defparam \Inst[14]~I .output_async_reset = "none";
defparam \Inst[14]~I .output_power_up = "low";
defparam \Inst[14]~I .output_register_mode = "none";
defparam \Inst[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Inst[15]~I (
	.datain(\IR|reg_var [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[15]));
// synopsys translate_off
defparam \Inst[15]~I .input_async_reset = "none";
defparam \Inst[15]~I .input_power_up = "low";
defparam \Inst[15]~I .input_register_mode = "none";
defparam \Inst[15]~I .input_sync_reset = "none";
defparam \Inst[15]~I .oe_async_reset = "none";
defparam \Inst[15]~I .oe_power_up = "low";
defparam \Inst[15]~I .oe_register_mode = "none";
defparam \Inst[15]~I .oe_sync_reset = "none";
defparam \Inst[15]~I .operation_mode = "output";
defparam \Inst[15]~I .output_async_reset = "none";
defparam \Inst[15]~I .output_power_up = "low";
defparam \Inst[15]~I .output_register_mode = "none";
defparam \Inst[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[0]~I (
	.datain(\compExt|result [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[0]));
// synopsys translate_off
defparam \CompOutExt[0]~I .input_async_reset = "none";
defparam \CompOutExt[0]~I .input_power_up = "low";
defparam \CompOutExt[0]~I .input_register_mode = "none";
defparam \CompOutExt[0]~I .input_sync_reset = "none";
defparam \CompOutExt[0]~I .oe_async_reset = "none";
defparam \CompOutExt[0]~I .oe_power_up = "low";
defparam \CompOutExt[0]~I .oe_register_mode = "none";
defparam \CompOutExt[0]~I .oe_sync_reset = "none";
defparam \CompOutExt[0]~I .operation_mode = "output";
defparam \CompOutExt[0]~I .output_async_reset = "none";
defparam \CompOutExt[0]~I .output_power_up = "low";
defparam \CompOutExt[0]~I .output_register_mode = "none";
defparam \CompOutExt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[1]~I (
	.datain(\compExt|result [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[1]));
// synopsys translate_off
defparam \CompOutExt[1]~I .input_async_reset = "none";
defparam \CompOutExt[1]~I .input_power_up = "low";
defparam \CompOutExt[1]~I .input_register_mode = "none";
defparam \CompOutExt[1]~I .input_sync_reset = "none";
defparam \CompOutExt[1]~I .oe_async_reset = "none";
defparam \CompOutExt[1]~I .oe_power_up = "low";
defparam \CompOutExt[1]~I .oe_register_mode = "none";
defparam \CompOutExt[1]~I .oe_sync_reset = "none";
defparam \CompOutExt[1]~I .operation_mode = "output";
defparam \CompOutExt[1]~I .output_async_reset = "none";
defparam \CompOutExt[1]~I .output_power_up = "low";
defparam \CompOutExt[1]~I .output_register_mode = "none";
defparam \CompOutExt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[2]));
// synopsys translate_off
defparam \CompOutExt[2]~I .input_async_reset = "none";
defparam \CompOutExt[2]~I .input_power_up = "low";
defparam \CompOutExt[2]~I .input_register_mode = "none";
defparam \CompOutExt[2]~I .input_sync_reset = "none";
defparam \CompOutExt[2]~I .oe_async_reset = "none";
defparam \CompOutExt[2]~I .oe_power_up = "low";
defparam \CompOutExt[2]~I .oe_register_mode = "none";
defparam \CompOutExt[2]~I .oe_sync_reset = "none";
defparam \CompOutExt[2]~I .operation_mode = "output";
defparam \CompOutExt[2]~I .output_async_reset = "none";
defparam \CompOutExt[2]~I .output_power_up = "low";
defparam \CompOutExt[2]~I .output_register_mode = "none";
defparam \CompOutExt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[3]));
// synopsys translate_off
defparam \CompOutExt[3]~I .input_async_reset = "none";
defparam \CompOutExt[3]~I .input_power_up = "low";
defparam \CompOutExt[3]~I .input_register_mode = "none";
defparam \CompOutExt[3]~I .input_sync_reset = "none";
defparam \CompOutExt[3]~I .oe_async_reset = "none";
defparam \CompOutExt[3]~I .oe_power_up = "low";
defparam \CompOutExt[3]~I .oe_register_mode = "none";
defparam \CompOutExt[3]~I .oe_sync_reset = "none";
defparam \CompOutExt[3]~I .operation_mode = "output";
defparam \CompOutExt[3]~I .output_async_reset = "none";
defparam \CompOutExt[3]~I .output_power_up = "low";
defparam \CompOutExt[3]~I .output_register_mode = "none";
defparam \CompOutExt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[4]));
// synopsys translate_off
defparam \CompOutExt[4]~I .input_async_reset = "none";
defparam \CompOutExt[4]~I .input_power_up = "low";
defparam \CompOutExt[4]~I .input_register_mode = "none";
defparam \CompOutExt[4]~I .input_sync_reset = "none";
defparam \CompOutExt[4]~I .oe_async_reset = "none";
defparam \CompOutExt[4]~I .oe_power_up = "low";
defparam \CompOutExt[4]~I .oe_register_mode = "none";
defparam \CompOutExt[4]~I .oe_sync_reset = "none";
defparam \CompOutExt[4]~I .operation_mode = "output";
defparam \CompOutExt[4]~I .output_async_reset = "none";
defparam \CompOutExt[4]~I .output_power_up = "low";
defparam \CompOutExt[4]~I .output_register_mode = "none";
defparam \CompOutExt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[5]));
// synopsys translate_off
defparam \CompOutExt[5]~I .input_async_reset = "none";
defparam \CompOutExt[5]~I .input_power_up = "low";
defparam \CompOutExt[5]~I .input_register_mode = "none";
defparam \CompOutExt[5]~I .input_sync_reset = "none";
defparam \CompOutExt[5]~I .oe_async_reset = "none";
defparam \CompOutExt[5]~I .oe_power_up = "low";
defparam \CompOutExt[5]~I .oe_register_mode = "none";
defparam \CompOutExt[5]~I .oe_sync_reset = "none";
defparam \CompOutExt[5]~I .operation_mode = "output";
defparam \CompOutExt[5]~I .output_async_reset = "none";
defparam \CompOutExt[5]~I .output_power_up = "low";
defparam \CompOutExt[5]~I .output_register_mode = "none";
defparam \CompOutExt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[6]));
// synopsys translate_off
defparam \CompOutExt[6]~I .input_async_reset = "none";
defparam \CompOutExt[6]~I .input_power_up = "low";
defparam \CompOutExt[6]~I .input_register_mode = "none";
defparam \CompOutExt[6]~I .input_sync_reset = "none";
defparam \CompOutExt[6]~I .oe_async_reset = "none";
defparam \CompOutExt[6]~I .oe_power_up = "low";
defparam \CompOutExt[6]~I .oe_register_mode = "none";
defparam \CompOutExt[6]~I .oe_sync_reset = "none";
defparam \CompOutExt[6]~I .operation_mode = "output";
defparam \CompOutExt[6]~I .output_async_reset = "none";
defparam \CompOutExt[6]~I .output_power_up = "low";
defparam \CompOutExt[6]~I .output_register_mode = "none";
defparam \CompOutExt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CompOutExt[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CompOutExt[7]));
// synopsys translate_off
defparam \CompOutExt[7]~I .input_async_reset = "none";
defparam \CompOutExt[7]~I .input_power_up = "low";
defparam \CompOutExt[7]~I .input_register_mode = "none";
defparam \CompOutExt[7]~I .input_sync_reset = "none";
defparam \CompOutExt[7]~I .oe_async_reset = "none";
defparam \CompOutExt[7]~I .oe_power_up = "low";
defparam \CompOutExt[7]~I .oe_register_mode = "none";
defparam \CompOutExt[7]~I .oe_sync_reset = "none";
defparam \CompOutExt[7]~I .operation_mode = "output";
defparam \CompOutExt[7]~I .output_async_reset = "none";
defparam \CompOutExt[7]~I .output_power_up = "low";
defparam \CompOutExt[7]~I .output_register_mode = "none";
defparam \CompOutExt[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
