TimeQuest Timing Analyzer report for lcd_dis
Mon Jun 28 19:44:42 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'clk_div:u_clk_div|lcd_pclk'
 14. Slow 1200mV 85C Model Hold: 'sys_clk'
 15. Slow 1200mV 85C Model Hold: 'clk_div:u_clk_div|lcd_pclk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Output Enable Times
 21. Minimum Output Enable Times
 22. Output Disable Times
 23. Minimum Output Disable Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'sys_clk'
 32. Slow 1200mV 0C Model Setup: 'clk_div:u_clk_div|lcd_pclk'
 33. Slow 1200mV 0C Model Hold: 'sys_clk'
 34. Slow 1200mV 0C Model Hold: 'clk_div:u_clk_div|lcd_pclk'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'sys_clk'
 50. Fast 1200mV 0C Model Setup: 'clk_div:u_clk_div|lcd_pclk'
 51. Fast 1200mV 0C Model Hold: 'sys_clk'
 52. Fast 1200mV 0C Model Hold: 'clk_div:u_clk_div|lcd_pclk'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Signal Integrity Metrics (Slow 1200mv 0c Model)
 68. Signal Integrity Metrics (Slow 1200mv 85c Model)
 69. Signal Integrity Metrics (Fast 1200mv 0c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; lcd_dis                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk_div:u_clk_div|lcd_pclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:u_clk_div|lcd_pclk } ;
; sys_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                    ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                        ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                                                          ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
; 264.13 MHz ; 264.13 MHz      ; clk_div:u_clk_div|lcd_pclk ;                                                               ;
; 719.42 MHz ; 250.0 MHz       ; sys_clk                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -4.361 ; -13.324       ;
; clk_div:u_clk_div|lcd_pclk ; -2.786 ; -46.775       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; sys_clk                    ; 0.126 ; 0.000         ;
; clk_div:u_clk_div|lcd_pclk ; 0.488 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -3.000 ; -10.435       ;
; clk_div:u_clk_div|lcd_pclk ; -1.487 ; -35.688       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                              ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -4.361 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.425      ;
; -4.345 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.409      ;
; -4.341 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 5.406      ;
; -4.325 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 5.390      ;
; -4.253 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.317      ;
; -4.253 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.295      ;
; -4.240 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.282      ;
; -4.237 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.301      ;
; -4.228 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.270      ;
; -4.138 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.202      ;
; -4.133 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.197      ;
; -4.123 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.165      ;
; -4.122 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.186      ;
; -4.117 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.181      ;
; -4.113 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.177      ;
; -4.113 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 5.178      ;
; -4.110 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.152      ;
; -4.098 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 5.140      ;
; -4.060 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.605      ;
; -4.056 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.120      ;
; -4.047 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.592      ;
; -4.040 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.104      ;
; -4.035 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.580      ;
; -4.025 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 5.089      ;
; -3.974 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.519      ;
; -3.961 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.506      ;
; -3.949 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.494      ;
; -3.910 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.974      ;
; -3.887 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.432      ;
; -3.885 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.949      ;
; -3.874 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.419      ;
; -3.862 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.446     ; 4.407      ;
; -3.841 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.906      ;
; -3.828 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.893      ;
; -3.816 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.881      ;
; -3.808 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.872      ;
; -3.748 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.812      ;
; -3.671 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.736      ;
; -3.658 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.723      ;
; -3.646 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.711      ;
; -3.623 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.687      ;
; -3.617 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 4.659      ;
; -3.604 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 4.646      ;
; -3.592 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 4.634      ;
; -3.552 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.616      ;
; -3.551 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.615      ;
; -3.547 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.611      ;
; -3.534 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.598      ;
; -3.472 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.537      ;
; -3.459 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.524      ;
; -3.447 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.074      ; 4.512      ;
; -3.440 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.504      ;
; -3.430 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.494      ;
; -3.415 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.479      ;
; -3.068 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.132      ;
; -3.055 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.119      ;
; -3.043 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.073      ; 4.107      ;
; -2.960 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 4.002      ;
; -2.947 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 3.989      ;
; -2.935 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.051      ; 3.977      ;
; -0.390 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 1.000        ; -0.081     ; 1.310      ;
; -0.096 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.500        ; 2.521      ; 3.369      ;
; 0.062  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 1.000        ; -0.081     ; 0.858      ;
; 0.296  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 2.521      ; 3.477      ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.786 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.727      ;
; -2.667 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.579     ; 3.089      ;
; -2.666 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.579     ; 3.088      ;
; -2.666 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.579     ; 3.088      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.664 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.605      ;
; -2.643 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.601     ; 3.043      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.622 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.563      ;
; -2.534 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.104     ; 3.431      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.533 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.474      ;
; -2.524 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.443      ;
; -2.523 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.442      ;
; -2.523 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.442      ;
; -2.501 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.443      ;
; -2.500 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.442      ;
; -2.500 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.442      ;
; -2.469 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.388      ;
; -2.469 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.388      ;
; -2.436 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.104     ; 3.333      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.395 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.336      ;
; -2.386 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.104     ; 3.283      ;
; -2.347 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.266      ;
; -2.347 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.266      ;
; -2.335 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.277      ;
; -2.334 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.276      ;
; -2.334 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.276      ;
; -2.305 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.224      ;
; -2.305 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.224      ;
; -2.295 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.601     ; 2.695      ;
; -2.290 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.104     ; 3.187      ;
; -2.281 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.200      ;
; -2.280 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.199      ;
; -2.280 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.199      ;
; -2.266 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.685      ;
; -2.266 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.685      ;
; -2.266 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.685      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.248 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.189      ;
; -2.243 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.104     ; 3.140      ;
; -2.236 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.155      ;
; -2.188 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.101     ; 3.088      ;
; -2.184 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.080     ; 3.105      ;
; -2.183 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.101     ; 3.083      ;
; -2.176 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.095      ;
; -2.176 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.095      ;
; -2.176 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.082     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.154 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.095      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.152 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.093      ;
; -2.148 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.579     ; 2.570      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.147 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.060     ; 3.088      ;
; -2.144 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.563      ;
; -2.144 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.563      ;
; -2.144 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.418      ; 3.563      ;
; -2.112 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.054      ;
; -2.112 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.054      ;
; -2.112 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.059     ; 3.054      ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                              ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.126 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 2.617      ; 3.246      ;
; 0.465 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.535 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; -0.500       ; 2.617      ; 3.155      ;
; 0.864 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 0.000        ; 0.081      ; 1.157      ;
; 2.093 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.623      ;
; 2.118 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.648      ;
; 2.251 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.781      ;
; 2.253 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.783      ;
; 2.397 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.927      ;
; 2.399 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.929      ;
; 2.424 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.954      ;
; 2.429 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.959      ;
; 2.435 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 2.944      ;
; 2.446 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 2.976      ;
; 2.525 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.055      ;
; 2.560 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.090      ;
; 2.574 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.104      ;
; 2.585 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.115      ;
; 2.628 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.158      ;
; 2.651 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.181      ;
; 2.668 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.198      ;
; 2.682 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.212      ;
; 2.688 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.218      ;
; 2.706 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.236      ;
; 2.729 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.260      ;
; 2.731 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.261      ;
; 2.760 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.290      ;
; 2.763 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.294      ;
; 2.785 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.315      ;
; 2.814 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.344      ;
; 2.839 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.369      ;
; 2.848 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.378      ;
; 2.895 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.426      ;
; 2.920 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 3.429      ;
; 2.920 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.451      ;
; 2.921 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 3.430      ;
; 2.980 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.510      ;
; 3.005 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.288      ; 3.535      ;
; 3.059 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 3.568      ;
; 3.069 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.600      ;
; 3.070 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.601      ;
; 3.100 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.631      ;
; 3.286 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.317      ;
; 3.286 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 3.817      ;
; 3.367 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.398      ;
; 3.460 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.491      ;
; 3.482 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 3.991      ;
; 3.544 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.053      ;
; 3.545 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.054      ;
; 3.555 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.064      ;
; 3.585 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 4.116      ;
; 3.586 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 4.117      ;
; 3.771 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.802      ;
; 3.771 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 4.302      ;
; 3.772 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.803      ;
; 3.772 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.289      ; 4.303      ;
; 3.852 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.883      ;
; 3.853 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.884      ;
; 3.945 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.976      ;
; 3.946 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.211     ; 3.977      ;
; 3.967 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.476      ;
; 3.968 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.477      ;
; 4.040 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.549      ;
; 4.041 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.267      ; 4.550      ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.488 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.101      ; 0.801      ;
; 0.740 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.033      ;
; 0.762 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.786 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.081      ;
; 0.787 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.082      ;
; 0.797 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.090      ;
; 0.878 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.669      ;
; 0.899 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.690      ;
; 1.021 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.315      ;
; 1.022 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.601      ; 1.835      ;
; 1.039 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.830      ;
; 1.057 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.848      ;
; 1.097 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.601      ; 1.910      ;
; 1.118 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.420      ;
; 1.141 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.434      ;
; 1.150 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.443      ;
; 1.157 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.948      ;
; 1.158 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.451      ;
; 1.158 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.453      ;
; 1.159 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.452      ;
; 1.163 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.457      ;
; 1.167 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.460      ;
; 1.170 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.463      ;
; 1.173 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.466      ;
; 1.178 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.969      ;
; 1.182 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.475      ;
; 1.183 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.476      ;
; 1.197 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 1.988      ;
; 1.214 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.507      ;
; 1.247 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.541      ;
; 1.256 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.048      ;
; 1.258 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.559      ;
; 1.267 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.565      ;
; 1.275 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.066      ;
; 1.280 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.573      ;
; 1.280 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.601      ; 2.093      ;
; 1.281 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.574      ;
; 1.297 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.088      ;
; 1.298 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.592      ;
; 1.307 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.600      ;
; 1.315 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.106      ;
; 1.329 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.621      ;
; 1.331 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.625      ;
; 1.333 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.625      ;
; 1.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.629      ;
; 1.355 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.601      ; 2.168      ;
; 1.358 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.650      ;
; 1.361 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.653      ;
; 1.384 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.101      ; 1.697      ;
; 1.386 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.681      ;
; 1.396 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.101      ; 1.709      ;
; 1.396 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.187      ;
; 1.396 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.689      ;
; 1.399 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.693      ;
; 1.405 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.699      ;
; 1.411 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.704      ;
; 1.415 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.206      ;
; 1.420 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.713      ;
; 1.421 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.714      ;
; 1.436 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.227      ;
; 1.442 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.736      ;
; 1.447 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.740      ;
; 1.451 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.743      ;
; 1.455 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.579      ; 2.246      ;
; 1.475 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.769      ;
; 1.490 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.104      ; 1.806      ;
; 1.496 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.788      ;
; 1.498 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.791      ;
; 1.504 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.798      ;
; 1.514 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.808      ;
; 1.517 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.811      ;
; 1.526 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.819      ;
; 1.527 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.821      ;
; 1.530 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.823      ;
; 1.533 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.827      ;
; 1.545 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.838      ;
; 1.545 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.839      ;
; 1.551 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.844      ;
; 1.560 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.081      ; 1.853      ;
; 1.573 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.104      ; 1.889      ;
; 1.582 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.876      ;
; 1.586 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.878      ;
; 1.591 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.080      ; 1.883      ;
; 1.604 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; -0.396     ; 1.420      ;
; 1.611 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.905      ;
; 1.615 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.082      ; 1.909      ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[10]|clk          ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[1]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[3]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[4]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[5]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[6]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[7]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[8]|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[9]|clk           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[0]|clk           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[2]|clk           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[6]|clk           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[7]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[0]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[1]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[2]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[3]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[5]|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[9]|clk           ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_bl|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_rst|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[10]|clk          ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[4]|clk           ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[8]|clk           ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 6.281  ; 6.253  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 5.005  ;        ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 11.963 ; 11.665 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 11.898 ; 11.451 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 11.492 ; 11.245 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 11.454 ; 11.212 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 11.464 ; 11.222 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 11.505 ; 11.271 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 11.515 ; 11.281 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 10.799 ; 10.557 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 11.459 ; 11.145 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 11.469 ; 11.155 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 11.778 ; 11.425 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 11.765 ; 11.406 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 11.766 ; 11.420 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 11.579 ; 11.173 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 11.073 ; 10.751 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 11.589 ; 11.183 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 11.589 ; 11.183 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 11.898 ; 11.451 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 7.302  ; 7.197  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;        ; 4.816  ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 9.734  ; 9.437  ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 9.492  ; 9.336  ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 9.454  ; 9.303  ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 9.464  ; 9.313  ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 9.505  ; 9.362  ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 9.515  ; 9.372  ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 8.232  ; 8.172  ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 8.892  ; 8.760  ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 8.902  ; 8.770  ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 9.211  ; 9.040  ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 9.198  ; 9.021  ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 9.199  ; 9.035  ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 9.415  ; 9.159  ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 8.909  ; 8.737  ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 9.425  ; 9.169  ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 9.425  ; 9.169  ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 9.734  ; 9.437  ; Rise       ; sys_clk                    ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+--------------+----------------------------+--------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+-------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 6.036  ; 6.007 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 4.827  ;       ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 10.254 ; 9.953 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 9.136  ; 8.889 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 9.802  ; 9.549 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 9.764  ; 9.517 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 9.774  ; 9.527 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 9.814  ; 9.573 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 9.824  ; 9.583 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 9.136  ; 8.889 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 9.770  ; 9.453 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 9.780  ; 9.463 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 10.076 ; 9.722 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 10.063 ; 9.704 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 10.064 ; 9.718 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 9.883  ; 9.479 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 9.398  ; 9.074 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 9.893  ; 9.489 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 9.893  ; 9.489 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 10.190 ; 9.746 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 7.019  ; 6.917 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;        ; 4.643 ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 7.943  ; 7.882 ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 9.152  ; 9.000 ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 9.114  ; 8.968 ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 9.124  ; 8.978 ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 9.164  ; 9.024 ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 9.174  ; 9.034 ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 7.943  ; 7.882 ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 8.577  ; 8.446 ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 8.587  ; 8.456 ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 8.883  ; 8.715 ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 8.870  ; 8.697 ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 8.871  ; 8.711 ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 9.056  ; 8.806 ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 8.571  ; 8.401 ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 9.066  ; 8.816 ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 9.066  ; 8.816 ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 9.363  ; 9.073 ; Rise       ; sys_clk                    ;
+--------------+----------------------------+--------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                   ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 11.256 ; 11.142 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 12.015 ; 11.901 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 12.062 ; 11.948 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 12.062 ; 11.948 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 12.016 ; 11.902 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 12.016 ; 11.902 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 11.256 ; 11.142 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 11.961 ; 11.847 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 11.961 ; 11.847 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 12.015 ; 11.901 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 12.336 ; 12.222 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 12.015 ; 11.901 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 12.062 ; 11.948 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 12.062 ; 11.948 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 11.826 ; 11.712 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 11.826 ; 11.712 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 11.256 ; 11.142 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                           ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 9.548  ; 9.434  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 10.277 ; 10.163 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 10.322 ; 10.208 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 10.322 ; 10.208 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 10.277 ; 10.163 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 10.277 ; 10.163 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 9.548  ; 9.434  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 10.225 ; 10.111 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 10.225 ; 10.111 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 10.277 ; 10.163 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 10.585 ; 10.471 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 10.277 ; 10.163 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 10.323 ; 10.209 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 10.323 ; 10.209 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 10.095 ; 9.981  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 10.095 ; 9.981  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 9.548  ; 9.434  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 10.901    ; 11.015    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 11.657    ; 11.771    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 11.696    ; 11.810    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 11.696    ; 11.810    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 11.658    ; 11.772    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 11.658    ; 11.772    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 10.901    ; 11.015    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 11.538    ; 11.652    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 11.538    ; 11.652    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 11.657    ; 11.771    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 11.923    ; 12.037    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 11.657    ; 11.771    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 11.571    ; 11.685    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 11.571    ; 11.685    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 11.374    ; 11.488    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 11.374    ; 11.488    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 10.901    ; 11.015    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 9.191     ; 9.305     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 9.916     ; 10.030    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 9.954     ; 10.068    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 9.954     ; 10.068    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 9.917     ; 10.031    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 9.917     ; 10.031    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 9.191     ; 9.305     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 9.802     ; 9.916     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 9.802     ; 9.916     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 9.916     ; 10.030    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 10.172    ; 10.286    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 9.916     ; 10.030    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 9.834     ; 9.948     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 9.834     ; 9.948     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 9.644     ; 9.758     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 9.644     ; 9.758     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 9.191     ; 9.305     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                         ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                                                          ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
; 282.49 MHz ; 282.49 MHz      ; clk_div:u_clk_div|lcd_pclk ;                                                               ;
; 780.64 MHz ; 250.0 MHz       ; sys_clk                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -3.905 ; -11.899       ;
; clk_div:u_clk_div|lcd_pclk ; -2.540 ; -41.732       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; sys_clk                    ; 0.198 ; 0.000         ;
; clk_div:u_clk_div|lcd_pclk ; 0.449 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -3.000 ; -10.435       ;
; clk_div:u_clk_div|lcd_pclk ; -1.487 ; -35.688       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                               ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -3.905 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.987      ;
; -3.892 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.974      ;
; -3.846 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.908      ;
; -3.827 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.889      ;
; -3.821 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.883      ;
; -3.807 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.892      ;
; -3.794 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.879      ;
; -3.737 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.819      ;
; -3.724 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.806      ;
; -3.722 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.784      ;
; -3.710 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.792      ;
; -3.704 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.786      ;
; -3.703 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.765      ;
; -3.697 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.759      ;
; -3.691 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.773      ;
; -3.661 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.253      ;
; -3.642 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.724      ;
; -3.642 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.234      ;
; -3.638 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.720      ;
; -3.636 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.228      ;
; -3.629 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.711      ;
; -3.625 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.707      ;
; -3.612 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.697      ;
; -3.571 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.163      ;
; -3.552 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.144      ;
; -3.546 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.138      ;
; -3.542 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.624      ;
; -3.509 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.591      ;
; -3.505 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.097      ;
; -3.490 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.575      ;
; -3.486 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.078      ;
; -3.480 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.400     ; 4.072      ;
; -3.473 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.555      ;
; -3.471 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.556      ;
; -3.465 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.550      ;
; -3.447 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.529      ;
; -3.303 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.388      ;
; -3.294 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.376      ;
; -3.284 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.369      ;
; -3.278 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.363      ;
; -3.258 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.320      ;
; -3.239 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.301      ;
; -3.234 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.316      ;
; -3.233 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 4.295      ;
; -3.204 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.286      ;
; -3.185 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.267      ;
; -3.148 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.233      ;
; -3.129 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.214      ;
; -3.124 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.206      ;
; -3.123 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.093      ; 4.208      ;
; -3.119 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.201      ;
; -3.084 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.166      ;
; -3.078 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.160      ;
; -3.059 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 4.141      ;
; -2.737 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 3.819      ;
; -2.718 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 3.800      ;
; -2.712 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.090      ; 3.794      ;
; -2.651 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 3.713      ;
; -2.632 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 3.694      ;
; -2.626 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.070      ; 3.688      ;
; -0.281 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 1.000        ; -0.073     ; 1.210      ;
; 0.017  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.500        ; 2.320      ; 3.035      ;
; 0.159  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 1.000        ; -0.073     ; 0.770      ;
; 0.246  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 2.320      ; 3.306      ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.540 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.488      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.411      ;
; -2.412 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.544     ; 2.870      ;
; -2.411 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.544     ; 2.869      ;
; -2.411 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.544     ; 2.869      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.403 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.351      ;
; -2.362 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.565     ; 2.799      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.262 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.210      ;
; -2.259 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 3.187      ;
; -2.258 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 3.186      ;
; -2.258 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 3.186      ;
; -2.236 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.187      ;
; -2.235 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.186      ;
; -2.235 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.186      ;
; -2.233 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.160      ;
; -2.233 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.160      ;
; -2.233 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.095     ; 3.140      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.212 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 3.160      ;
; -2.156 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.083      ;
; -2.156 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.083      ;
; -2.143 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.095     ; 3.050      ;
; -2.104 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.095     ; 3.011      ;
; -2.096 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.023      ;
; -2.096 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 3.023      ;
; -2.092 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.043      ;
; -2.091 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.042      ;
; -2.091 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.051     ; 3.042      ;
; -2.049 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.565     ; 2.486      ;
; -2.047 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.975      ;
; -2.046 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.974      ;
; -2.046 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.974      ;
; -2.044 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.444      ;
; -2.044 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.444      ;
; -2.044 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.444      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.020 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.968      ;
; -2.017 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.095     ; 2.924      ;
; -1.997 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 2.924      ;
; -1.997 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.075     ; 2.924      ;
; -1.982 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.095     ; 2.889      ;
; -1.967 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.367      ;
; -1.967 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.367      ;
; -1.967 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.367      ;
; -1.959 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.092     ; 2.869      ;
; -1.954 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.092     ; 2.864      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.930 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.878      ;
; -1.929 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.544     ; 2.387      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.928 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.876      ;
; -1.918 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.846      ;
; -1.917 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.070     ; 2.849      ;
; -1.917 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.845      ;
; -1.917 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.074     ; 2.845      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.054     ; 2.855      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.307      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.307      ;
; -1.907 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.398      ; 3.307      ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                               ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.198 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 2.406      ; 3.069      ;
; 0.416 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.473 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; -0.500       ; 2.406      ; 2.844      ;
; 0.790 ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 0.000        ; 0.073      ; 1.058      ;
; 1.836 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.344      ;
; 1.863 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.371      ;
; 1.985 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.493      ;
; 2.011 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.519      ;
; 2.104 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.612      ;
; 2.131 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.639      ;
; 2.144 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.652      ;
; 2.150 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.658      ;
; 2.172 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.680      ;
; 2.218 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 2.707      ;
; 2.233 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.741      ;
; 2.252 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.760      ;
; 2.277 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.785      ;
; 2.279 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.787      ;
; 2.319 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.827      ;
; 2.369 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.877      ;
; 2.375 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.883      ;
; 2.379 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.887      ;
; 2.380 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.888      ;
; 2.392 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.900      ;
; 2.406 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.914      ;
; 2.421 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.929      ;
; 2.436 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 2.946      ;
; 2.446 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 2.956      ;
; 2.448 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.956      ;
; 2.471 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 2.979      ;
; 2.498 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 3.006      ;
; 2.511 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 3.019      ;
; 2.538 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.048      ;
; 2.565 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.075      ;
; 2.613 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 3.121      ;
; 2.640 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.283      ; 3.148      ;
; 2.658 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.147      ;
; 2.676 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.165      ;
; 2.780 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.269      ;
; 2.787 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.297      ;
; 2.788 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.298      ;
; 2.815 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.325      ;
; 2.977 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.487      ;
; 3.003 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.040      ;
; 3.091 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.128      ;
; 3.183 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.220      ;
; 3.191 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.680      ;
; 3.220 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.709      ;
; 3.238 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.727      ;
; 3.239 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 3.728      ;
; 3.255 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.765      ;
; 3.273 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.783      ;
; 3.417 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.927      ;
; 3.435 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.285      ; 3.945      ;
; 3.443 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.480      ;
; 3.461 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.498      ;
; 3.531 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.568      ;
; 3.549 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.586      ;
; 3.623 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.660      ;
; 3.631 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 4.120      ;
; 3.641 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.188     ; 3.678      ;
; 3.649 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 4.138      ;
; 3.679 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 4.168      ;
; 3.697 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.264      ; 4.186      ;
+-------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.449 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.092      ; 0.736      ;
; 0.664 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 0.932      ;
; 0.707 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 0.976      ;
; 0.729 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.002      ;
; 0.733 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.001      ;
; 0.741 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.009      ;
; 0.805 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.544      ;
; 0.814 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.553      ;
; 0.922 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.661      ;
; 0.935 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.565      ; 1.695      ;
; 0.939 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.678      ;
; 0.954 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.223      ;
; 1.008 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.565      ; 1.768      ;
; 1.032 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.300      ;
; 1.039 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.778      ;
; 1.039 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.307      ;
; 1.043 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.311      ;
; 1.048 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.787      ;
; 1.051 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.319      ;
; 1.054 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.322      ;
; 1.060 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.328      ;
; 1.061 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.800      ;
; 1.062 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.330      ;
; 1.063 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.331      ;
; 1.063 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.331      ;
; 1.067 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.335      ;
; 1.072 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.341      ;
; 1.074 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.343      ;
; 1.075 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.343      ;
; 1.083 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.351      ;
; 1.089 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.357      ;
; 1.120 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.389      ;
; 1.134 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.072      ; 1.401      ;
; 1.136 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.404      ;
; 1.149 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.418      ;
; 1.154 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.893      ;
; 1.154 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.422      ;
; 1.156 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.895      ;
; 1.161 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.072      ; 1.429      ;
; 1.169 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.565      ; 1.929      ;
; 1.171 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.910      ;
; 1.173 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 1.912      ;
; 1.175 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.443      ;
; 1.176 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.444      ;
; 1.182 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.450      ;
; 1.187 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.457      ;
; 1.189 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.457      ;
; 1.197 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.465      ;
; 1.200 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.465      ;
; 1.205 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.470      ;
; 1.240 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.505      ;
; 1.242 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.565      ; 2.002      ;
; 1.245 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.515      ;
; 1.247 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.516      ;
; 1.248 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.517      ;
; 1.248 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.513      ;
; 1.258 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.526      ;
; 1.270 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.092      ; 1.557      ;
; 1.270 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.540      ;
; 1.280 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 2.019      ;
; 1.282 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 2.021      ;
; 1.283 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.551      ;
; 1.284 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.554      ;
; 1.291 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.092      ; 1.578      ;
; 1.293 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 2.032      ;
; 1.295 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.544      ; 2.034      ;
; 1.297 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.565      ;
; 1.298 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.566      ;
; 1.302 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.571      ;
; 1.319 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.587      ;
; 1.334 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.599      ;
; 1.336 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.095      ; 1.626      ;
; 1.364 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.633      ;
; 1.367 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.637      ;
; 1.369 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.638      ;
; 1.386 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.651      ;
; 1.387 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.656      ;
; 1.391 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.659      ;
; 1.392 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.660      ;
; 1.393 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.662      ;
; 1.394 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.072      ; 1.661      ;
; 1.400 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.074      ; 1.669      ;
; 1.403 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.072      ; 1.670      ;
; 1.405 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.095      ; 1.695      ;
; 1.405 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.673      ;
; 1.406 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.676      ;
; 1.413 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.683      ;
; 1.419 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.687      ;
; 1.431 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.696      ;
; 1.431 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.075      ; 1.701      ;
; 1.464 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.070      ; 1.729      ;
; 1.481 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; -0.378     ; 1.298      ;
; 1.482 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.073      ; 1.750      ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[0]|clk           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[2]|clk           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[6]|clk           ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[7]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[10]|clk          ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[1]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[3]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[4]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[5]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[6]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[7]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[8]|clk           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[9]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[0]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[1]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[2]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[3]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[5]|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[9]|clk           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_bl|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_rst|clk            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|inclk[0] ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[4]|clk           ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 5.671  ; 5.626  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 4.582  ;        ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 11.036 ; 10.503 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 11.017 ; 10.296 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 10.597 ; 10.112 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 10.556 ; 10.084 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 10.566 ; 10.094 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 10.613 ; 10.137 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 10.623 ; 10.147 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 9.920  ; 9.502  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 10.566 ; 10.030 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 10.576 ; 10.040 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 10.883 ; 10.282 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 10.868 ; 10.264 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 10.872 ; 10.278 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 10.699 ; 10.047 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 10.191 ; 9.676  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 10.709 ; 10.057 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 10.709 ; 10.057 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 11.017 ; 10.296 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 6.688  ; 6.453  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;        ; 4.301  ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 9.037  ; 8.493  ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 8.775  ; 8.399  ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 8.734  ; 8.371  ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 8.744  ; 8.381  ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 8.791  ; 8.424  ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 8.801  ; 8.434  ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 7.544  ; 7.373  ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 8.190  ; 7.901  ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 8.200  ; 7.911  ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 8.507  ; 8.153  ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 8.492  ; 8.135  ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 8.496  ; 8.149  ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 8.719  ; 8.244  ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 8.211  ; 7.873  ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 8.729  ; 8.254  ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 8.729  ; 8.254  ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 9.037  ; 8.493  ; Rise       ; sys_clk                    ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 5.430 ; 5.386 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 4.396 ;       ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 9.436 ; 8.966 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 8.364 ; 8.005 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 9.015 ; 8.591 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 8.974 ; 8.564 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 8.984 ; 8.574 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 9.029 ; 8.614 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 9.039 ; 8.624 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 8.364 ; 8.005 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 8.985 ; 8.512 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 8.995 ; 8.522 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 9.289 ; 8.753 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 9.274 ; 8.736 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 9.278 ; 8.749 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 9.112 ; 8.528 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 8.624 ; 8.172 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 9.122 ; 8.538 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 9.122 ; 8.538 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 9.417 ; 8.767 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 6.409 ; 6.182 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;       ; 4.125 ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 7.260 ; 7.095 ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 8.443 ; 8.080 ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 8.402 ; 8.053 ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 8.412 ; 8.063 ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 8.457 ; 8.103 ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 8.467 ; 8.113 ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 7.260 ; 7.095 ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 7.881 ; 7.602 ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 7.891 ; 7.612 ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 8.185 ; 7.843 ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 8.170 ; 7.826 ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 8.174 ; 7.839 ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 8.365 ; 7.908 ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 7.877 ; 7.552 ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 8.375 ; 7.918 ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 8.375 ; 7.918 ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 8.670 ; 8.147 ; Rise       ; sys_clk                    ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                   ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 10.336 ; 10.243 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 11.061 ; 10.968 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 11.112 ; 11.019 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 11.112 ; 11.019 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 11.063 ; 10.970 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 11.063 ; 10.970 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 10.336 ; 10.243 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 11.013 ; 10.920 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 11.013 ; 10.920 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 11.061 ; 10.968 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 11.368 ; 11.275 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 11.061 ; 10.968 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 11.118 ; 11.025 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 11.118 ; 11.025 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 10.883 ; 10.790 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 10.883 ; 10.790 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 10.336 ; 10.243 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 8.747 ; 8.654 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 9.444 ; 9.351 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 9.493 ; 9.400 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 9.493 ; 9.400 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 9.446 ; 9.353 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 9.446 ; 9.353 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 8.747 ; 8.654 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 9.397 ; 9.304 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 9.397 ; 9.304 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 9.444 ; 9.351 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 9.738 ; 9.645 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 9.444 ; 9.351 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 9.498 ; 9.405 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 9.498 ; 9.405 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 9.273 ; 9.180 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 9.273 ; 9.180 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 8.747 ; 8.654 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 9.797     ; 9.890     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 10.477    ; 10.570    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 10.513    ; 10.606    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 10.513    ; 10.606    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 10.478    ; 10.571    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 10.478    ; 10.571    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 9.797     ; 9.890     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 10.372    ; 10.465    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 10.372    ; 10.465    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 10.477    ; 10.570    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 10.712    ; 10.805    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 10.477    ; 10.570    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 10.393    ; 10.486    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 10.393    ; 10.486    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 10.220    ; 10.313    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 10.220    ; 10.313    ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 9.797     ; 9.890     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 8.270     ; 8.363     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 8.923     ; 9.016     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 8.958     ; 9.051     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 8.958     ; 9.051     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 8.924     ; 9.017     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 8.924     ; 9.017     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 8.270     ; 8.363     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 8.822     ; 8.915     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 8.822     ; 8.915     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 8.923     ; 9.016     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 9.149     ; 9.242     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 8.923     ; 9.016     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 8.842     ; 8.935     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 8.842     ; 8.935     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 8.676     ; 8.769     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 8.676     ; 8.769     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 8.270     ; 8.363     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -1.315 ; -3.876        ;
; clk_div:u_clk_div|lcd_pclk ; -0.599 ; -7.177        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -0.059 ; -0.059        ;
; clk_div:u_clk_div|lcd_pclk ; 0.195  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; sys_clk                    ; -3.000 ; -8.320        ;
; clk_div:u_clk_div|lcd_pclk ; -1.000 ; -24.000       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                               ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.315 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.335      ;
; -1.306 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.326      ;
; -1.290 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.309      ;
; -1.281 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.300      ;
; -1.274 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.282      ;
; -1.272 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.291      ;
; -1.265 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.273      ;
; -1.263 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.282      ;
; -1.255 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.263      ;
; -1.245 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.265      ;
; -1.220 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.239      ;
; -1.219 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.238      ;
; -1.210 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.229      ;
; -1.209 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.217      ;
; -1.202 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.221      ;
; -1.200 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.208      ;
; -1.190 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 2.198      ;
; -1.167 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.186      ;
; -1.160 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.179      ;
; -1.158 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.177      ;
; -1.153 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.959      ;
; -1.151 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.170      ;
; -1.149 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.168      ;
; -1.146 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.952      ;
; -1.136 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.942      ;
; -1.129 ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.935      ;
; -1.122 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.928      ;
; -1.119 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.925      ;
; -1.097 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.116      ;
; -1.090 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.109      ;
; -1.077 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.883      ;
; -1.069 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.875      ;
; -1.068 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; -0.171     ; 1.874      ;
; -1.059 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.079      ;
; -1.050 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.070      ;
; -1.045 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.064      ;
; -1.040 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 2.060      ;
; -0.984 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 2.003      ;
; -0.978 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.998      ;
; -0.978 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.986      ;
; -0.969 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.989      ;
; -0.969 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.977      ;
; -0.959 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.979      ;
; -0.959 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.967      ;
; -0.949 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.968      ;
; -0.948 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.967      ;
; -0.926 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.945      ;
; -0.914 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.933      ;
; -0.887 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.906      ;
; -0.885 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.905      ;
; -0.880 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.899      ;
; -0.877 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.896      ;
; -0.873 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.893      ;
; -0.861 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.043      ; 1.881      ;
; -0.717 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.736      ;
; -0.709 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.728      ;
; -0.700 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.042      ; 1.719      ;
; -0.684 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.692      ;
; -0.661 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.669      ;
; -0.660 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 0.031      ; 1.668      ;
; 0.118  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.500        ; 1.146      ; 1.610      ;
; 0.404  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 1.000        ; -0.037     ; 0.546      ;
; 0.591  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 1.000        ; -0.037     ; 0.359      ;
; 0.796  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 1.000        ; 1.146      ; 1.432      ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.599 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.560      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.577 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.538      ;
; -0.548 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.239     ; 1.296      ;
; -0.547 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.239     ; 1.295      ;
; -0.547 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.239     ; 1.295      ;
; -0.537 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.250     ; 1.274      ;
; -0.517 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.456      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.515 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.476      ;
; -0.508 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.458      ;
; -0.507 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.457      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.506 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.467      ;
; -0.499 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.461      ;
; -0.498 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.460      ;
; -0.498 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.460      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.480 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.441      ;
; -0.468 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.407      ;
; -0.446 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.385      ;
; -0.439 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.389      ;
; -0.438 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.388      ;
; -0.438 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.388      ;
; -0.431 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.393      ;
; -0.430 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.392      ;
; -0.430 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.392      ;
; -0.426 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.376      ;
; -0.414 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.364      ;
; -0.413 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.363      ;
; -0.413 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.363      ;
; -0.402 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.250     ; 1.139      ;
; -0.402 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.341      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.538      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.538      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.538      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.383 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.344      ;
; -0.381 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.320      ;
; -0.374 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.324      ;
; -0.373 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.323      ;
; -0.373 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.323      ;
; -0.373 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.323      ;
; -0.373 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.323      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.369 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.330      ;
; -0.362 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.312      ;
; -0.362 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.037     ; 1.312      ;
; -0.361 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.516      ;
; -0.361 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.516      ;
; -0.361 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; 0.168      ; 1.516      ;
; -0.354 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.045     ; 1.296      ;
; -0.349 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.288      ;
; -0.346 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.045     ; 1.288      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.344 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.026     ; 1.305      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.025     ; 1.297      ;
; -0.335 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 1.000        ; -0.048     ; 1.274      ;
+--------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.059 ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 1.191      ; 1.351      ;
; 0.193  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_clk_25       ; sys_clk                    ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.347  ; clk_div:u_clk_div|lcd_clk_25      ; clk_div:u_clk_div|lcd_pclk         ; sys_clk                    ; sys_clk     ; 0.000        ; 0.037      ; 0.468      ;
; 0.577  ; clk_div:u_clk_div|lcd_pclk        ; clk_div:u_clk_div|lcd_pclk         ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; -0.500       ; 1.191      ; 1.487      ;
; 0.796  ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.049      ;
; 0.801  ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.054      ;
; 0.860  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.113      ;
; 0.878  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.131      ;
; 0.928  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.181      ;
; 0.933  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.186      ;
; 0.935  ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.188      ;
; 0.957  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.210      ;
; 0.960  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.213      ;
; 0.966  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.219      ;
; 1.007  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.260      ;
; 1.008  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.261      ;
; 1.013  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.266      ;
; 1.017  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.260      ;
; 1.028  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.281      ;
; 1.051  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.304      ;
; 1.056  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.309      ;
; 1.062  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.315      ;
; 1.078  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.331      ;
; 1.086  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.339      ;
; 1.091  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.344      ;
; 1.106  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.360      ;
; 1.107  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.360      ;
; 1.112  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.365      ;
; 1.128  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.382      ;
; 1.139  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.392      ;
; 1.141  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.394      ;
; 1.146  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.399      ;
; 1.185  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.439      ;
; 1.190  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.444      ;
; 1.205  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.448      ;
; 1.206  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.449      ;
; 1.218  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.471      ;
; 1.223  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.139      ; 1.476      ;
; 1.246  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.489      ;
; 1.255  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.509      ;
; 1.279  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.533      ;
; 1.280  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.534      ;
; 1.317  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.571      ;
; 1.332  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.381      ;
; 1.376  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.425      ;
; 1.412  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.655      ;
; 1.419  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.662      ;
; 1.428  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.682      ;
; 1.430  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.673      ;
; 1.439  ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.693      ;
; 1.443  ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.492      ;
; 1.447  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[11] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.690      ;
; 1.490  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.744      ;
; 1.501  ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.140      ; 1.755      ;
; 1.505  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.554      ;
; 1.516  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.565      ;
; 1.549  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.598      ;
; 1.560  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.609      ;
; 1.585  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.828      ;
; 1.596  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.839      ;
; 1.620  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.863      ;
; 1.631  ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[0]  ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.680      ;
; 1.631  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; 0.129      ; 1.874      ;
; 1.632  ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_show:u_lcd_show|pixel_data[10] ; clk_div:u_clk_div|lcd_pclk ; sys_clk     ; 0.000        ; -0.065     ; 1.681      ;
+--------+-----------------------------------+------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:u_clk_div|lcd_pclk'                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.195 ; lcd_driver:u_lcd_driver|v_cnt[10] ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.045      ; 0.324      ;
; 0.285 ; lcd_driver:u_lcd_driver|h_cnt[10] ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.405      ;
; 0.305 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.317 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.443      ;
; 0.358 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.681      ;
; 0.384 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.707      ;
; 0.411 ; lcd_driver:u_lcd_driver|v_cnt[9]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.532      ;
; 0.425 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.250      ; 0.759      ;
; 0.449 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.772      ;
; 0.454 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.250      ; 0.788      ;
; 0.455 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.787      ;
; 0.464 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; lcd_driver:u_lcd_driver|h_cnt[9]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.792      ;
; 0.477 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.604      ;
; 0.494 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.614      ;
; 0.505 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.828      ;
; 0.510 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.250      ; 0.844      ;
; 0.516 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.839      ;
; 0.520 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.843      ;
; 0.521 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.852      ;
; 0.530 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.857      ;
; 0.537 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.250      ; 0.873      ;
; 0.542 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.664      ;
; 0.546 ; lcd_driver:u_lcd_driver|h_cnt[6]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.666      ;
; 0.547 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.872      ;
; 0.550 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.670      ;
; 0.552 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.671      ;
; 0.553 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.045      ; 0.682      ;
; 0.557 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[3]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.678      ;
; 0.572 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.895      ;
; 0.582 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.701      ;
; 0.583 ; lcd_driver:u_lcd_driver|v_cnt[5]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.908      ;
; 0.589 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.709      ;
; 0.592 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.045      ; 0.721      ;
; 0.592 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.712      ;
; 0.596 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.717      ;
; 0.599 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; lcd_driver:u_lcd_driver|h_cnt[5]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.924      ;
; 0.603 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[6]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.724      ;
; 0.606 ; lcd_driver:u_lcd_driver|v_cnt[1]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.726      ;
; 0.611 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[4]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.732      ;
; 0.614 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.239      ; 0.937      ;
; 0.616 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[1]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.737      ;
; 0.616 ; lcd_driver:u_lcd_driver|h_cnt[4]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.736      ;
; 0.618 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.737      ;
; 0.619 ; lcd_driver:u_lcd_driver|v_cnt[0]  ; lcd_driver:u_lcd_driver|v_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.740      ;
; 0.624 ; lcd_driver:u_lcd_driver|v_cnt[7]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.048      ; 0.756      ;
; 0.630 ; lcd_driver:u_lcd_driver|h_cnt[8]  ; lcd_driver:u_lcd_driver|h_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.750      ;
; 0.643 ; lcd_driver:u_lcd_driver|h_cnt[0]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.763      ;
; 0.648 ; lcd_driver:u_lcd_driver|v_cnt[3]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.769      ;
; 0.653 ; lcd_driver:u_lcd_driver|v_cnt[6]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.048      ; 0.785      ;
; 0.655 ; lcd_driver:u_lcd_driver|h_cnt[7]  ; lcd_driver:u_lcd_driver|h_cnt[2]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.774      ;
; 0.658 ; lcd_driver:u_lcd_driver|h_cnt[3]  ; lcd_driver:u_lcd_driver|h_cnt[10] ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.778      ;
; 0.659 ; lcd_driver:u_lcd_driver|v_cnt[4]  ; lcd_driver:u_lcd_driver|v_cnt[5]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; -0.157     ; 0.586      ;
; 0.662 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; lcd_driver:u_lcd_driver|v_cnt[2]  ; lcd_driver:u_lcd_driver|v_cnt[9]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.784      ;
; 0.665 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[7]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.787      ;
; 0.669 ; lcd_driver:u_lcd_driver|h_cnt[2]  ; lcd_driver:u_lcd_driver|h_cnt[8]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.037      ; 0.790      ;
; 0.671 ; lcd_driver:u_lcd_driver|h_cnt[1]  ; lcd_driver:u_lcd_driver|h_cnt[0]  ; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 0.000        ; 0.035      ; 0.790      ;
+-------+-----------------------------------+-----------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[0]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[10] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; lcd_show:u_lcd_show|pixel_data[11] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_clk_25       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_div:u_clk_div|lcd_pclk         ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]      ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk        ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                    ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[0]|clk       ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[10]|clk      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_lcd_show|pixel_data[11]|clk      ;
; 0.884  ; 0.884        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_clk_25|clk           ;
; 0.884  ; 0.884        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_clk_div|lcd_pclk|clk             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:u_clk_div|lcd_pclk'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_bl      ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[0]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[10]   ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[1]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[2]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[3]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[4]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[5]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[6]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[7]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[8]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|h_cnt[9]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|lcd_rst     ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[6]    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[7]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[0]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[1]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[2]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[3]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[5]    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[9]    ;
; 0.362  ; 0.578        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[10]   ;
; 0.362  ; 0.578        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[4]    ;
; 0.362  ; 0.578        ; 0.216          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; lcd_driver:u_lcd_driver|v_cnt[8]    ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[10]|clk          ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[4]|clk           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[8]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[0]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[10]|clk          ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[1]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[2]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[3]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[4]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[5]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[6]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[7]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[8]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|h_cnt[9]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_bl|clk             ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|lcd_rst|clk            ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[0]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[1]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[2]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[3]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[5]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[6]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[7]|clk           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_lcd_driver|v_cnt[9]|clk           ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:u_clk_div|lcd_pclk ; Rise       ; u_clk_div|lcd_pclk|q                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 2.965 ; 3.009 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 2.345 ;       ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 5.410 ; 5.607 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 5.299 ; 5.479 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 5.203 ; 5.377 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 5.184 ; 5.356 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 5.194 ; 5.366 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 5.204 ; 5.387 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 5.214 ; 5.397 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 4.893 ; 5.021 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 5.161 ; 5.324 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 5.171 ; 5.334 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 5.299 ; 5.479 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 5.285 ; 5.467 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 5.297 ; 5.476 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 5.159 ; 5.312 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 4.979 ; 5.115 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 5.169 ; 5.322 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 5.169 ; 5.322 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 5.288 ; 5.455 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 3.389 ; 3.497 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;       ; 2.452 ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 4.349 ; 4.564 ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 4.294 ; 4.505 ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 4.275 ; 4.484 ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 4.285 ; 4.494 ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 4.295 ; 4.515 ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 4.305 ; 4.525 ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 3.790 ; 3.933 ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 4.058 ; 4.236 ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 4.068 ; 4.246 ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 4.196 ; 4.391 ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 4.182 ; 4.379 ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 4.194 ; 4.388 ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 4.220 ; 4.421 ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 4.040 ; 4.224 ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 4.230 ; 4.431 ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 4.230 ; 4.431 ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 4.349 ; 4.564 ; Rise       ; sys_clk                    ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 2.861 ; 2.904 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 2.270 ;       ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 4.656 ; 4.807 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 4.160 ; 4.244 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 4.457 ; 4.586 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 4.438 ; 4.565 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 4.448 ; 4.575 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 4.458 ; 4.595 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 4.468 ; 4.605 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 4.160 ; 4.244 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 4.417 ; 4.535 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 4.427 ; 4.545 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 4.550 ; 4.684 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 4.537 ; 4.672 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 4.548 ; 4.681 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 4.415 ; 4.524 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 4.242 ; 4.335 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 4.425 ; 4.534 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 4.425 ; 4.534 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 4.539 ; 4.661 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 3.269 ; 3.373 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;       ; 2.373 ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 3.665 ; 3.803 ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 4.149 ; 4.352 ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 4.130 ; 4.331 ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 4.140 ; 4.341 ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 4.150 ; 4.361 ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 4.160 ; 4.371 ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 3.665 ; 3.803 ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 3.922 ; 4.094 ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 3.932 ; 4.104 ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 4.055 ; 4.243 ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 4.042 ; 4.231 ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 4.053 ; 4.240 ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 4.072 ; 4.255 ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 3.899 ; 4.066 ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 4.082 ; 4.265 ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 4.082 ; 4.265 ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 4.196 ; 4.392 ; Rise       ; sys_clk                    ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 5.095 ; 5.081 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 5.433 ; 5.419 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 5.451 ; 5.437 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 5.451 ; 5.437 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 5.436 ; 5.422 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 5.436 ; 5.422 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 5.095 ; 5.081 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 5.385 ; 5.371 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 5.385 ; 5.371 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 5.433 ; 5.419 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 5.544 ; 5.530 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 5.433 ; 5.419 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 5.405 ; 5.391 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 5.405 ; 5.391 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 5.314 ; 5.300 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 5.314 ; 5.300 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 5.095 ; 5.081 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 4.353 ; 4.339 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 4.678 ; 4.664 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 4.695 ; 4.681 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 4.695 ; 4.681 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 4.680 ; 4.666 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 4.680 ; 4.666 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 4.353 ; 4.339 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 4.632 ; 4.618 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 4.632 ; 4.618 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 4.678 ; 4.664 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 4.784 ; 4.770 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 4.678 ; 4.664 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 4.651 ; 4.637 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 4.651 ; 4.637 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 4.563 ; 4.549 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 4.563 ; 4.549 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 4.353 ; 4.339 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 5.223     ; 5.237     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 5.612     ; 5.626     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 5.634     ; 5.648     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 5.634     ; 5.648     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 5.614     ; 5.628     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 5.614     ; 5.628     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 5.223     ; 5.237     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 5.555     ; 5.569     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 5.555     ; 5.569     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 5.612     ; 5.626     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 5.735     ; 5.749     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 5.612     ; 5.626     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 5.553     ; 5.567     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 5.553     ; 5.567     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 5.461     ; 5.475     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 5.461     ; 5.475     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 5.223     ; 5.237     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; Data Port    ; Clock Port                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 4.437     ; 4.451     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 4.811     ; 4.825     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 4.832     ; 4.846     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 4.832     ; 4.846     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 4.813     ; 4.827     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 4.813     ; 4.827     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 4.437     ; 4.451     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 4.756     ; 4.770     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 4.756     ; 4.770     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 4.811     ; 4.825     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 4.929     ; 4.943     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 4.811     ; 4.825     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 4.754     ; 4.768     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 4.754     ; 4.768     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 4.665     ; 4.679     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 4.665     ; 4.679     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 4.437     ; 4.451     ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
+--------------+----------------------------+-----------+-----------+------------+----------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -4.361  ; -0.059 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:u_clk_div|lcd_pclk ; -2.786  ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                    ; -4.361  ; -0.059 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS             ; -60.099 ; -0.059 ; 0.0      ; 0.0     ; -46.123             ;
;  clk_div:u_clk_div|lcd_pclk ; -46.775 ; 0.000  ; N/A      ; N/A     ; -35.688             ;
;  sys_clk                    ; -13.324 ; -0.059 ; N/A      ; N/A     ; -10.435             ;
+-----------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 6.281  ; 6.253  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 5.005  ;        ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 11.963 ; 11.665 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 11.898 ; 11.451 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 11.492 ; 11.245 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 11.454 ; 11.212 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 11.464 ; 11.222 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 11.505 ; 11.271 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 11.515 ; 11.281 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 10.799 ; 10.557 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 11.459 ; 11.145 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 11.469 ; 11.155 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 11.778 ; 11.425 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 11.765 ; 11.406 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 11.766 ; 11.420 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 11.579 ; 11.173 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 11.073 ; 10.751 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 11.589 ; 11.183 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 11.589 ; 11.183 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 11.898 ; 11.451 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 7.302  ; 7.197  ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;        ; 4.816  ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 9.734  ; 9.437  ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 9.492  ; 9.336  ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 9.454  ; 9.303  ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 9.464  ; 9.313  ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 9.505  ; 9.362  ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 9.515  ; 9.372  ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 8.232  ; 8.172  ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 8.892  ; 8.760  ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 8.902  ; 8.770  ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 9.211  ; 9.040  ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 9.198  ; 9.021  ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 9.199  ; 9.035  ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 9.415  ; 9.159  ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 8.909  ; 8.737  ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 9.425  ; 9.169  ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 9.425  ; 9.169  ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 9.734  ; 9.437  ; Rise       ; sys_clk                    ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; lcd_bl       ; clk_div:u_clk_div|lcd_pclk ; 2.861 ; 2.904 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ; 2.270 ;       ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_de       ; clk_div:u_clk_div|lcd_pclk ; 4.656 ; 4.807 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; clk_div:u_clk_div|lcd_pclk ; 4.160 ; 4.244 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[0]  ; clk_div:u_clk_div|lcd_pclk ; 4.457 ; 4.586 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[1]  ; clk_div:u_clk_div|lcd_pclk ; 4.438 ; 4.565 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[2]  ; clk_div:u_clk_div|lcd_pclk ; 4.448 ; 4.575 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[3]  ; clk_div:u_clk_div|lcd_pclk ; 4.458 ; 4.595 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[4]  ; clk_div:u_clk_div|lcd_pclk ; 4.468 ; 4.605 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[5]  ; clk_div:u_clk_div|lcd_pclk ; 4.160 ; 4.244 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[6]  ; clk_div:u_clk_div|lcd_pclk ; 4.417 ; 4.535 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[7]  ; clk_div:u_clk_div|lcd_pclk ; 4.427 ; 4.545 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[8]  ; clk_div:u_clk_div|lcd_pclk ; 4.550 ; 4.684 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[9]  ; clk_div:u_clk_div|lcd_pclk ; 4.537 ; 4.672 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[10] ; clk_div:u_clk_div|lcd_pclk ; 4.548 ; 4.681 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[11] ; clk_div:u_clk_div|lcd_pclk ; 4.415 ; 4.524 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[12] ; clk_div:u_clk_div|lcd_pclk ; 4.242 ; 4.335 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[13] ; clk_div:u_clk_div|lcd_pclk ; 4.425 ; 4.534 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[14] ; clk_div:u_clk_div|lcd_pclk ; 4.425 ; 4.534 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
;  lcd_rgb[15] ; clk_div:u_clk_div|lcd_pclk ; 4.539 ; 4.661 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rst      ; clk_div:u_clk_div|lcd_pclk ; 3.269 ; 3.373 ; Rise       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_clk      ; clk_div:u_clk_div|lcd_pclk ;       ; 2.373 ; Fall       ; clk_div:u_clk_div|lcd_pclk ;
; lcd_rgb[*]   ; sys_clk                    ; 3.665 ; 3.803 ; Rise       ; sys_clk                    ;
;  lcd_rgb[0]  ; sys_clk                    ; 4.149 ; 4.352 ; Rise       ; sys_clk                    ;
;  lcd_rgb[1]  ; sys_clk                    ; 4.130 ; 4.331 ; Rise       ; sys_clk                    ;
;  lcd_rgb[2]  ; sys_clk                    ; 4.140 ; 4.341 ; Rise       ; sys_clk                    ;
;  lcd_rgb[3]  ; sys_clk                    ; 4.150 ; 4.361 ; Rise       ; sys_clk                    ;
;  lcd_rgb[4]  ; sys_clk                    ; 4.160 ; 4.371 ; Rise       ; sys_clk                    ;
;  lcd_rgb[5]  ; sys_clk                    ; 3.665 ; 3.803 ; Rise       ; sys_clk                    ;
;  lcd_rgb[6]  ; sys_clk                    ; 3.922 ; 4.094 ; Rise       ; sys_clk                    ;
;  lcd_rgb[7]  ; sys_clk                    ; 3.932 ; 4.104 ; Rise       ; sys_clk                    ;
;  lcd_rgb[8]  ; sys_clk                    ; 4.055 ; 4.243 ; Rise       ; sys_clk                    ;
;  lcd_rgb[9]  ; sys_clk                    ; 4.042 ; 4.231 ; Rise       ; sys_clk                    ;
;  lcd_rgb[10] ; sys_clk                    ; 4.053 ; 4.240 ; Rise       ; sys_clk                    ;
;  lcd_rgb[11] ; sys_clk                    ; 4.072 ; 4.255 ; Rise       ; sys_clk                    ;
;  lcd_rgb[12] ; sys_clk                    ; 3.899 ; 4.066 ; Rise       ; sys_clk                    ;
;  lcd_rgb[13] ; sys_clk                    ; 4.082 ; 4.265 ; Rise       ; sys_clk                    ;
;  lcd_rgb[14] ; sys_clk                    ; 4.082 ; 4.265 ; Rise       ; sys_clk                    ;
;  lcd_rgb[15] ; sys_clk                    ; 4.196 ; 4.392 ; Rise       ; sys_clk                    ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 352      ; 0        ; 0        ; 0        ;
; clk_div:u_clk_div|lcd_pclk ; sys_clk                    ; 697      ; 1        ; 0        ; 0        ;
; sys_clk                    ; sys_clk                    ; 2        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_div:u_clk_div|lcd_pclk ; clk_div:u_clk_div|lcd_pclk ; 352      ; 0        ; 0        ; 0        ;
; clk_div:u_clk_div|lcd_pclk ; sys_clk                    ; 697      ; 1        ; 0        ; 0        ;
; sys_clk                    ; sys_clk                    ; 2        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 359   ; 359  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jun 28 19:44:36 2021
Info: Command: quartus_sta lcd_dis -c lcd_dis
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_dis.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:u_clk_div|lcd_pclk clk_div:u_clk_div|lcd_pclk
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.361             -13.324 sys_clk 
    Info (332119):    -2.786             -46.775 clk_div:u_clk_div|lcd_pclk 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.126               0.000 sys_clk 
    Info (332119):     0.488               0.000 clk_div:u_clk_div|lcd_pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.435 sys_clk 
    Info (332119):    -1.487             -35.688 clk_div:u_clk_div|lcd_pclk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.905             -11.899 sys_clk 
    Info (332119):    -2.540             -41.732 clk_div:u_clk_div|lcd_pclk 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 sys_clk 
    Info (332119):     0.449               0.000 clk_div:u_clk_div|lcd_pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.435 sys_clk 
    Info (332119):    -1.487             -35.688 clk_div:u_clk_div|lcd_pclk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.315              -3.876 sys_clk 
    Info (332119):    -0.599              -7.177 clk_div:u_clk_div|lcd_pclk 
Info (332146): Worst-case hold slack is -0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.059              -0.059 sys_clk 
    Info (332119):     0.195               0.000 clk_div:u_clk_div|lcd_pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.320 sys_clk 
    Info (332119):    -1.000             -24.000 clk_div:u_clk_div|lcd_pclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Mon Jun 28 19:44:42 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


