Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 13 22:42:41 2023
| Host         : DESKTOP-O42HKUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sbl_wrapper_timing_summary_routed.rpt -pb sbl_wrapper_timing_summary_routed.pb -rpx sbl_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sbl_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1399 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.767        0.000                      0                 4617        0.047        0.000                      0                 4617        3.000        0.000                       0                  1695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_100MHz                                             {0.000 5.000}      10.000          100.000         
  clk_out1_sbl_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_sbl_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                            {0.000 5.000}      10.000          100.000         
  clk_out1_sbl_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_sbl_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sbl_clk_wiz_1_0                                   1.767        0.000                      0                 4324        0.122        0.000                      0                 4324        3.750        0.000                       0                  1401  
  clkfbout_sbl_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.230        0.000                      0                  244        0.119        0.000                      0                  244       15.686        0.000                       0                   249  
sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.871        0.000                      0                   48        0.370        0.000                      0                   48       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_sbl_clk_wiz_1_0_1                                 1.768        0.000                      0                 4324        0.122        0.000                      0                 4324        3.750        0.000                       0                  1401  
  clkfbout_sbl_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sbl_clk_wiz_1_0_1  clk_out1_sbl_clk_wiz_1_0          1.767        0.000                      0                 4324        0.047        0.000                      0                 4324  
clk_out1_sbl_clk_wiz_1_0    clk_out1_sbl_clk_wiz_1_0_1        1.767        0.000                      0                 4324        0.047        0.000                      0                 4324  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.705        0.000                      0                    1       17.631        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sbl_clk_wiz_1_0
  To Clock:  clk_out1_sbl_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.558    -0.502    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.823    -0.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.502    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075    -0.427    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.563    -0.497    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/Q
                         net (fo=1, routed)           0.056    -0.301    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered_1
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.831    -0.732    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/C
                         clock pessimism              0.234    -0.497    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.075    -0.422    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.586    -0.474    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.278    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.853    -0.710    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.474    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.075    -0.399    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.585    -0.475    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.279    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.852    -0.711    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.475    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075    -0.400    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.587    -0.473    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.277    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.854    -0.709    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.473    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.075    -0.398    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.588    -0.472    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.077    -0.254    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.209    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.856    -0.707    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.247    -0.459    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.338    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.564    -0.496    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.290    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.832    -0.731    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.075    -0.421    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.561    -0.499    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.271    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Serial_Dbg_Intf.read_register_PC_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_83_out
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.828    -0.735    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
                         clock pessimism              0.248    -0.486    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.366    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.553    -0.507    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X28Y23         FDSE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.164    -0.343 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.111    -0.232    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S47_in
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.817    -0.746    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
                         clock pessimism              0.250    -0.495    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.380    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.136%)  route 0.068ns (26.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.583    -0.477    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y29         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=3, routed)           0.068    -0.268    sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    sbl_i/sb/U0/gpio_core_1/D[4]
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.850    -0.713    sbl_i/sb/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.248    -0.464    
    SLICE_X37Y29         FDSE (Hold_fdse_C_D)         0.091    -0.373    sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sbl_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y23     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y23     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sbl_clk_wiz_1_0
  To Clock:  clkfbout_sbl_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sbl_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   sbl_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.099ns  (logic 0.800ns (25.816%)  route 2.299ns (74.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.984    22.754    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.152    22.906 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.506    23.411    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X29Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.495    36.519    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.433    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.275    36.642    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.642    
                         arrival time                         -23.411    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.347ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.974ns  (logic 0.800ns (26.902%)  route 2.174ns (73.098%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.982    22.752    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y37         LUT5 (Prop_lut5_I4_O)        0.152    22.904 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.286    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X29Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.495    36.519    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.433    36.952    
                         clock uncertainty           -0.035    36.917    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.283    36.634    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -23.286    
  -------------------------------------------------------------------
                         slack                                 13.347    

Slack (MET) :             13.368ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.924%)  route 2.307ns (75.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 19.855 - 16.667 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873     1.873    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.974 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.673     3.647    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X28Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.518     4.165 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.883     5.047    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[4]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.171 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     6.069    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.193 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.527     6.720    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    18.266    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.357 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    19.855    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.433    20.287    
                         clock uncertainty           -0.035    20.252    
    SLICE_X30Y40         FDRE (Setup_fdre_C_CE)      -0.164    20.088    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 13.368    

Slack (MET) :             13.728ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.871ns  (logic 0.772ns (26.890%)  route 2.099ns (73.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 36.520 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.289    23.059    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.124    23.183 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.183    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X26Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.496    36.520    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.398    36.918    
                         clock uncertainty           -0.035    36.883    
    SLICE_X26Y38         FDCE (Setup_fdce_C_D)        0.029    36.912    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                         -23.183    
  -------------------------------------------------------------------
                         slack                                 13.728    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.594ns  (logic 0.648ns (24.982%)  route 1.946ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.873    18.539    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.640 f  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.672    20.312    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y40         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    20.836 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.810    21.646    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.136    22.906    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.600    34.933    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.024 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.497    36.521    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y38         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.398    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.679    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                 13.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.564     1.326    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y48         FDPE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.454 r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.514    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y48         SRL16E                                       r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.713    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y48         SRL16E                                       r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.373     1.339    
    SLICE_X30Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.394    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.564     1.326    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y48         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.523    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X31Y48         FDPE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.713    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y48         FDPE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.386     1.326    
    SLICE_X31Y48         FDPE (Hold_fdpe_C_D)         0.075     1.401    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.325    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X35Y46         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.076     1.543    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][8]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.588 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.588    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_21
    SLICE_X34Y46         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.713    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X34Y46         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.374     1.338    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121     1.459    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.195%)  route 0.342ns (70.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.321    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.462 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.342     1.804    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X19Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.707    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                         clock pessimism             -0.123     1.584    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.070     1.654    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.322    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X32Y37         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.164     1.486 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/Q
                         net (fo=1, routed)           0.052     1.539    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg_reg[4][0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.584 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.584    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X33Y37         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.827     1.708    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X33Y37         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C
                         clock pessimism             -0.372     1.335    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.092     1.427    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.564     1.326    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y48         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164     1.490 r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.546    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X32Y48         FDPE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.713    sbl_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X32Y48         FDPE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.386     1.326    
    SLICE_X32Y48         FDPE (Hold_fdpe_C_D)         0.060     1.386    sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.768%)  route 0.349ns (71.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.559     1.321    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.462 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.349     1.812    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X19Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.707    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.123     1.584    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.066     1.650    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.319    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X25Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141     1.460 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.572    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X25Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.707    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.370     1.336    
    SLICE_X25Y38         FDCE (Hold_fdce_C_D)         0.070     1.406    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.319    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X25Y37         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141     1.460 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.572    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X25Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.707    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.370     1.336    
    SLICE_X25Y38         FDCE (Hold_fdce_C_D)         0.066     1.402    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.737     0.737    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.763 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.553     1.315    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y27         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.141     1.456 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.118     1.574    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X15Y27         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.852     0.852    sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.881 r  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.818     1.699    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y27         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.370     1.328    
    SLICE_X15Y27         FDCE (Hold_fdce_C_D)         0.070     1.398    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  sbl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y40   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y41   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y45   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y38   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y38   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X24Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y40   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X28Y37   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y48   sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y48   sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y48   sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X32Y25   sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X34Y40   sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.712ns (14.068%)  route 4.349ns (85.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 34.437 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.811    24.350    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.104    34.437    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.117    34.554    
                         clock uncertainty           -0.035    34.519    
    SLICE_X15Y35         FDCE (Setup_fdce_C_CE)      -0.298    34.221    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.221    
                         arrival time                         -24.350    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.712ns (14.068%)  route 4.349ns (85.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 34.437 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.811    24.350    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.104    34.437    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.117    34.554    
                         clock uncertainty           -0.035    34.519    
    SLICE_X15Y35         FDCE (Setup_fdce_C_CE)      -0.298    34.221    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.221    
                         arrival time                         -24.350    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.781ns  (logic 0.712ns (14.893%)  route 4.069ns (85.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 34.567 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.531    24.070    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.234    34.567    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.117    34.684    
                         clock uncertainty           -0.035    34.649    
    SLICE_X18Y35         FDCE (Setup_fdce_C_CE)      -0.298    34.351    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -24.070    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.781ns  (logic 0.712ns (14.893%)  route 4.069ns (85.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 34.567 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.531    24.070    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.234    34.567    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.117    34.684    
                         clock uncertainty           -0.035    34.649    
    SLICE_X18Y35         FDCE (Setup_fdce_C_CE)      -0.298    34.351    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -24.070    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.626ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.358ns  (logic 0.712ns (16.336%)  route 3.646ns (83.664%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 34.463 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.108    23.647    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130    34.463    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.141    34.604    
                         clock uncertainty           -0.035    34.568    
    SLICE_X16Y35         FDCE (Setup_fdce_C_CE)      -0.295    34.273    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.273    
                         arrival time                         -23.647    
  -------------------------------------------------------------------
                         slack                                 10.626    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.207ns  (logic 0.712ns (16.923%)  route 3.495ns (83.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 34.684 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.957    23.496    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.351    34.684    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y36         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.117    34.801    
                         clock uncertainty           -0.035    34.766    
    SLICE_X18Y36         FDCE (Setup_fdce_C_CE)      -0.298    34.468    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.468    
                         arrival time                         -23.496    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.836ns  (logic 0.712ns (18.562%)  route 3.124ns (81.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 34.759 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.585    23.125    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y39         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.426    34.759    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y39         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.195    34.954    
                         clock uncertainty           -0.035    34.919    
    SLICE_X23Y39         FDCE (Setup_fdce_C_CE)      -0.298    34.621    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.621    
                         arrival time                         -23.125    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.109ns  (logic 0.840ns (27.022%)  route 2.269ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 35.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.093ns = ( 19.760 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.093    19.760    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.340    20.100 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=16, routed)          1.261    21.360    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.152    21.512 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=6, routed)           1.008    22.520    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.348    22.868 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    22.868    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X31Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.964    35.297    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.273    35.570    
                         clock uncertainty           -0.035    35.535    
    SLICE_X31Y42         FDCE (Setup_fdce_C_D)       -0.064    35.471    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.774ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.876ns  (logic 0.712ns (18.370%)  route 3.164ns (81.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 35.953 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.662    22.415    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.539 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.626    23.165    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.620    35.953    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y35         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.319    36.272    
                         clock uncertainty           -0.035    36.237    
    SLICE_X26Y35         FDCE (Setup_fdce_C_CE)      -0.298    35.939    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.939    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                 12.774    

Slack (MET) :             12.901ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.876ns  (logic 0.712ns (18.367%)  route 3.164ns (81.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 36.078 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.340    19.629 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          1.036    20.665    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.789 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.841    21.630    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.754 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.629    22.383    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.507 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.658    23.165    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X28Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.745    36.078    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y38         FDCE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.319    36.397    
                         clock uncertainty           -0.035    36.361    
    SLICE_X28Y38         FDCE (Setup_fdce_C_CE)      -0.295    36.066    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.066    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                 12.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.157ns (23.105%)  route 0.523ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 18.196 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    18.394    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.529    18.196    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.097    18.099    
    SLICE_X29Y40         FDCE (Hold_fdce_C_CE)       -0.075    18.024    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.024    
                         arrival time                          18.394    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.157ns (23.105%)  route 0.523ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 18.196 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    18.394    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.529    18.196    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.097    18.099    
    SLICE_X29Y40         FDCE (Hold_fdce_C_CE)       -0.075    18.024    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.024    
                         arrival time                          18.394    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.157ns (23.105%)  route 0.523ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 18.196 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    18.394    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.529    18.196    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.097    18.099    
    SLICE_X29Y40         FDCE (Hold_fdce_C_CE)       -0.075    18.024    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.024    
                         arrival time                          18.394    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.157ns (23.105%)  route 0.523ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 18.196 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    18.394    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.529    18.196    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.097    18.099    
    SLICE_X29Y40         FDCE (Hold_fdce_C_CE)       -0.075    18.024    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.024    
                         arrival time                          18.394    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.157ns (32.720%)  route 0.323ns (67.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.992     0.992    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.112     1.104 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.323     1.427    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X31Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.472 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.472    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X31Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130     1.130    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.138     0.992    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.055     1.047    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.157ns (26.915%)  route 0.426ns (73.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.298    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.315    17.982    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.097    17.885    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.075    17.810    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.810    
                         arrival time                          18.298    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.157ns (26.915%)  route 0.426ns (73.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.298    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.315    17.982    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.097    17.885    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.075    17.810    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.810    
                         arrival time                          18.298    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.157ns (26.915%)  route 0.426ns (73.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.298    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.315    17.982    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.097    17.885    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.075    17.810    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.810    
                         arrival time                          18.298    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.583ns  (logic 0.157ns (26.915%)  route 0.426ns (73.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.048ns = ( 17.714 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.048    17.714    sbl_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y42         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.112    17.826 f  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.245    18.071    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.045    18.116 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.182    18.298    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.315    17.982    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.097    17.885    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.075    17.810    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.810    
                         arrival time                          18.298    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.157ns (23.974%)  route 0.498ns (76.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.123     1.123    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y39         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.112     1.235 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.498     1.733    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.778    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X31Y39         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.281     1.281    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y39         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.158     1.123    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.055     1.178    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X28Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X28Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X30Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X18Y36  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X18Y35  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X18Y35  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y42  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y42  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y42  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y42  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y42  sbl_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X30Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y41  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X29Y40  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X27Y42  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sbl_clk_wiz_1_0_1
  To Clock:  clk_out1_sbl_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.645    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.645    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.645    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.558    -0.502    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.823    -0.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.502    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075    -0.427    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.563    -0.497    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/Q
                         net (fo=1, routed)           0.056    -0.301    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered_1
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.831    -0.732    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/C
                         clock pessimism              0.234    -0.497    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.075    -0.422    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.586    -0.474    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.278    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.853    -0.710    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.474    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.075    -0.399    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.585    -0.475    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.279    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.852    -0.711    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.475    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075    -0.400    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.587    -0.473    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.277    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.854    -0.709    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.473    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.075    -0.398    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.588    -0.472    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.077    -0.254    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.209    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.856    -0.707    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.247    -0.459    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.338    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.564    -0.496    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.290    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.832    -0.731    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.075    -0.421    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.561    -0.499    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.271    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Serial_Dbg_Intf.read_register_PC_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_83_out
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.828    -0.735    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
                         clock pessimism              0.248    -0.486    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.366    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.553    -0.507    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X28Y23         FDSE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.164    -0.343 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.111    -0.232    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S47_in
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.817    -0.746    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
                         clock pessimism              0.250    -0.495    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.380    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.136%)  route 0.068ns (26.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.583    -0.477    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y29         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=3, routed)           0.068    -0.268    sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    sbl_i/sb/U0/gpio_core_1/D[4]
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.850    -0.713    sbl_i/sb/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.248    -0.464    
    SLICE_X37Y29         FDSE (Hold_fdse_C_D)         0.091    -0.373    sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sbl_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      sbl_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y22     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y31     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y23     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y23     sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sbl_clk_wiz_1_0_1
  To Clock:  clkfbout_sbl_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sbl_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   sbl_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sbl_clk_wiz_1_0_1
  To Clock:  clk_out1_sbl_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.558    -0.502    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.823    -0.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.502    
                         clock uncertainty            0.074    -0.428    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075    -0.353    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.563    -0.497    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/Q
                         net (fo=1, routed)           0.056    -0.301    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered_1
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.831    -0.732    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.074    -0.423    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.075    -0.348    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.586    -0.474    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.278    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.853    -0.710    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.474    
                         clock uncertainty            0.074    -0.400    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.075    -0.325    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.585    -0.475    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.279    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.852    -0.711    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.475    
                         clock uncertainty            0.074    -0.401    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075    -0.326    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.587    -0.473    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.277    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.854    -0.709    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.473    
                         clock uncertainty            0.074    -0.399    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.075    -0.324    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.588    -0.472    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.077    -0.254    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.209    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.856    -0.707    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.247    -0.459    
                         clock uncertainty            0.074    -0.385    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.264    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.564    -0.496    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.290    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.832    -0.731    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.074    -0.422    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.075    -0.347    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.561    -0.499    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.271    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Serial_Dbg_Intf.read_register_PC_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_83_out
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.828    -0.735    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.292    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.553    -0.507    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X28Y23         FDSE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.164    -0.343 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.111    -0.232    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S47_in
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.817    -0.746    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.074    -0.421    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.136%)  route 0.068ns (26.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.583    -0.477    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y29         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=3, routed)           0.068    -0.268    sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    sbl_i/sb/U0/gpio_core_1/D[4]
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.850    -0.713    sbl_i/sb/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.248    -0.464    
                         clock uncertainty            0.074    -0.390    
    SLICE_X37Y29         FDSE (Hold_fdse_C_D)         0.091    -0.299    sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sbl_clk_wiz_1_0
  To Clock:  clk_out1_sbl_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.456ns (5.956%)  route 7.200ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.200     6.972    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/sync_reset
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y25         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X33Y25         FDRE (Setup_fdre_C_R)       -0.429     8.739    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@10.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 0.456ns (6.088%)  route 7.034ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.675    -0.683    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.227 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=666, routed)         7.034     6.807    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        1.486     8.655    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y24         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.074     9.168    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.524     8.644    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.558    -0.502    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.823    -0.740    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X13Y22         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.502    
                         clock uncertainty            0.074    -0.428    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075    -0.353    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.563    -0.497    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/Q
                         net (fo=1, routed)           0.056    -0.301    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered_1
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.831    -0.732    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y39         FDRE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.074    -0.423    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.075    -0.348    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_2_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.586    -0.474    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.278    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.853    -0.710    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y30         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.474    
                         clock uncertainty            0.074    -0.400    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.075    -0.325    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.585    -0.475    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.279    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.852    -0.711    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.475    
                         clock uncertainty            0.074    -0.401    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075    -0.326    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.587    -0.473    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.277    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.854    -0.709    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y31         FDRE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.473    
                         clock uncertainty            0.074    -0.399    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.075    -0.324    sbl_i/sb/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.588    -0.472    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.077    -0.254    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[3]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.209    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.856    -0.707    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y35         FDRE                                         r  sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.247    -0.459    
                         clock uncertainty            0.074    -0.385    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.264    sbl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.564    -0.496    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.290    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.832    -0.731    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X26Y42         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.074    -0.422    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.075    -0.347    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.561    -0.499    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.271    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.226 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Serial_Dbg_Intf.read_register_PC_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_83_out
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.828    -0.735    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y36         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.074    -0.412    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.292    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.553    -0.507    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X28Y23         FDSE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.164    -0.343 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.111    -0.232    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S47_in
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.817    -0.746    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y24         SRL16E                                       r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.074    -0.421    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.306    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sbl_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sbl_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sbl_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sbl_clk_wiz_1_0_1 rise@0.000ns - clk_out1_sbl_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.136%)  route 0.068ns (26.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sbl_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.583    -0.477    sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y29         FDRE                                         r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  sbl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]/Q
                         net (fo=3, routed)           0.068    -0.268    sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  sbl_i/sb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    sbl_i/sb/U0/gpio_core_1/D[4]
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sbl_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    sbl_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sbl_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    sbl_i/clk_wiz_1/inst/clk_in1_sbl_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  sbl_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    sbl_i/clk_wiz_1/inst/clk_out1_sbl_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  sbl_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1399, routed)        0.850    -0.713    sbl_i/sb/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y29         FDSE                                         r  sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.248    -0.464    
                         clock uncertainty            0.074    -0.390    
    SLICE_X37Y29         FDSE (Hold_fdse_C_D)         0.091    -0.299    sbl_i/sb/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.202ns  (logic 0.486ns (22.066%)  route 1.716ns (77.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    2.622ns = ( 19.289 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.622    19.289    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.362    19.651 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.226    20.877    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.001 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.490    21.491    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X31Y40         FDCE                                         f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.101    35.434    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.296    35.730    
                         clock uncertainty           -0.035    35.695    
    SLICE_X31Y40         FDCE (Recov_fdce_C_CLR)     -0.498    35.197    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.197    
                         arrival time                         -21.491    
  -------------------------------------------------------------------
                         slack                                 13.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.631ns  (arrival time - required time)
  Source:                 sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.807ns  (logic 0.163ns (20.186%)  route 0.644ns (79.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.157ns = ( 17.824 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.157    17.824    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y41         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.118    17.942 r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.470    18.412    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.045    18.457 f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.174    18.631    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X31Y40         FDCE                                         f  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  sbl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.218     1.218    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y40         FDCE                                         r  sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.125     1.093    
                         clock uncertainty            0.035     1.129    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.128     1.001    sbl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                          18.631    
  -------------------------------------------------------------------
                         slack                                 17.631    





