# Universal-Shift-Register
Universal shift register is a register that can shift in both left or right direction. It also has a parallel load provision i.e. it can shift serially or parallely.
* As per verilog code, it can work in 4 modes. 
* Mode 0: no change
* Mode 1: right shift
* Mode 2: left shift
* Mode 3: parallel load

## Toolchain
* Xilinx ISE for synthesis
* Isim for simulation

### RTL schematic
![image](https://user-images.githubusercontent.com/76483382/222143715-d643c671-e54c-4134-812c-50b7f078ed56.png)

