Timing Analyzer report for intro7seg3
Thu Apr 20 18:24:53 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clock'
 13. Slow 1200mV 100C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 14. Slow 1200mV 100C Model Setup: 'chattercounter:comb_57|ispressed'
 15. Slow 1200mV 100C Model Hold: 'clock'
 16. Slow 1200mV 100C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 17. Slow 1200mV 100C Model Hold: 'chattercounter:comb_57|ispressed'
 18. Slow 1200mV 100C Model Metastability Summary
 19. Slow 1200mV -40C Model Fmax Summary
 20. Slow 1200mV -40C Model Setup Summary
 21. Slow 1200mV -40C Model Hold Summary
 22. Slow 1200mV -40C Model Recovery Summary
 23. Slow 1200mV -40C Model Removal Summary
 24. Slow 1200mV -40C Model Minimum Pulse Width Summary
 25. Slow 1200mV -40C Model Setup: 'clock'
 26. Slow 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 27. Slow 1200mV -40C Model Setup: 'chattercounter:comb_57|ispressed'
 28. Slow 1200mV -40C Model Hold: 'clock'
 29. Slow 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 30. Slow 1200mV -40C Model Hold: 'chattercounter:comb_57|ispressed'
 31. Slow 1200mV -40C Model Metastability Summary
 32. Fast 1200mV -40C Model Setup Summary
 33. Fast 1200mV -40C Model Hold Summary
 34. Fast 1200mV -40C Model Recovery Summary
 35. Fast 1200mV -40C Model Removal Summary
 36. Fast 1200mV -40C Model Minimum Pulse Width Summary
 37. Fast 1200mV -40C Model Setup: 'clock'
 38. Fast 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 39. Fast 1200mV -40C Model Setup: 'chattercounter:comb_57|ispressed'
 40. Fast 1200mV -40C Model Hold: 'clock'
 41. Fast 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 42. Fast 1200mV -40C Model Hold: 'chattercounter:comb_57|ispressed'
 43. Fast 1200mV -40C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv n40c Model)
 48. Signal Integrity Metrics (Slow 1200mv 100c Model)
 49. Signal Integrity Metrics (Fast 1200mv n40c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; intro7seg3                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23I7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.4%      ;
;     Processors 4-12        ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; chattercounter:comb_57|ispressed       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { chattercounter:comb_57|ispressed }       ;
; clock                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                  ;
; clock_divider:clk_div_inst|clk_div_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div_inst|clk_div_reg } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                    ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 249.94 MHz  ; 249.94 MHz      ; clock_divider:clk_div_inst|clk_div_reg ;                                                               ;
; 277.7 MHz   ; 250.0 MHz       ; clock                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1253.13 MHz ; 437.64 MHz      ; chattercounter:comb_57|ispressed       ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                              ;
+----------------------------------------+----------+---------------+
; Clock                                  ; Slack    ; End Point TNS ;
+----------------------------------------+----------+---------------+
; clock                                  ; -154.022 ; -1094.966     ;
; clock_divider:clk_div_inst|clk_div_reg ; -3.001   ; -24.871       ;
; chattercounter:comb_57|ispressed       ; 0.202    ; 0.000         ;
+----------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.398 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.414 ; 0.000         ;
; chattercounter:comb_57|ispressed       ; 0.448 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -32.555       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.285 ; -25.700       ;
; chattercounter:comb_57|ispressed       ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock'                                                                                                                                                         ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -154.022 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.932    ;
; -154.012 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.922    ;
; -154.002 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.912    ;
; -153.997 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.907    ;
; -153.949 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.858    ;
; -153.834 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.743    ;
; -153.828 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.738    ;
; -153.823 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.732    ;
; -153.818 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.728    ;
; -153.808 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.718    ;
; -153.803 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.713    ;
; -153.755 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.664    ;
; -153.640 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.549    ;
; -153.629 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 153.538    ;
; -153.436 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.077     ; 153.347    ;
; -153.426 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.077     ; 153.337    ;
; -153.416 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.077     ; 153.327    ;
; -153.411 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.077     ; 153.322    ;
; -153.363 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.273    ;
; -153.248 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.158    ;
; -153.237 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 153.147    ;
; -151.993 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 151.903    ;
; -151.983 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 151.893    ;
; -151.973 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 151.883    ;
; -151.968 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 151.878    ;
; -151.920 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 151.829    ;
; -151.805 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 151.714    ;
; -151.794 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 151.703    ;
; -149.439 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 149.349    ;
; -149.429 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 149.339    ;
; -149.419 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 149.329    ;
; -149.414 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 149.324    ;
; -149.366 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 149.275    ;
; -149.251 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 149.160    ;
; -149.240 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 149.149    ;
; -147.337 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 147.247    ;
; -147.327 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 147.237    ;
; -147.317 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 147.227    ;
; -147.312 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 147.222    ;
; -147.264 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 147.173    ;
; -147.149 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 147.058    ;
; -147.138 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 147.047    ;
; -144.592 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 144.502    ;
; -144.582 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 144.492    ;
; -144.572 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 144.482    ;
; -144.567 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 144.477    ;
; -144.519 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 144.428    ;
; -144.404 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 144.313    ;
; -144.393 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 144.302    ;
; -141.574 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 141.484    ;
; -141.564 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 141.474    ;
; -141.554 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 141.464    ;
; -141.549 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 141.459    ;
; -141.501 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 141.410    ;
; -141.386 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 141.295    ;
; -141.375 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 141.284    ;
; -139.659 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 139.569    ;
; -139.649 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 139.559    ;
; -139.639 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 139.549    ;
; -139.634 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 139.544    ;
; -139.586 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 139.495    ;
; -139.471 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 139.380    ;
; -139.460 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 139.369    ;
; -137.354 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 137.264    ;
; -137.344 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 137.254    ;
; -137.334 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 137.244    ;
; -137.329 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 137.239    ;
; -137.281 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 137.190    ;
; -137.166 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 137.075    ;
; -137.155 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 137.064    ;
; -134.566 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 134.476    ;
; -134.556 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 134.466    ;
; -134.546 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 134.456    ;
; -134.541 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 134.451    ;
; -134.493 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 134.402    ;
; -134.378 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 134.287    ;
; -134.367 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 134.276    ;
; -132.381 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 132.291    ;
; -132.371 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 132.281    ;
; -132.361 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 132.271    ;
; -132.356 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 132.266    ;
; -132.308 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 132.217    ;
; -132.193 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 132.102    ;
; -132.182 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 132.091    ;
; -129.856 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 129.766    ;
; -129.846 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 129.756    ;
; -129.836 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 129.746    ;
; -129.831 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 129.741    ;
; -129.783 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 129.692    ;
; -129.668 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 129.577    ;
; -129.657 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 129.566    ;
; -3.412   ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 3.322      ;
; -3.405   ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 3.314      ;
; -3.390   ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 3.300      ;
; -3.377   ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 3.286      ;
; -3.373   ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 3.283      ;
; -3.319   ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.079     ; 3.228      ;
; -3.310   ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -1.078     ; 3.220      ;
; -2.601   ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.075     ; 3.524      ;
; -2.590   ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.075     ; 3.513      ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.001 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.087     ; 3.912      ;
; -2.997 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.922      ;
; -2.920 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.087     ; 3.831      ;
; -2.857 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.782      ;
; -2.323 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 3.247      ;
; -2.242 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 3.166      ;
; -2.171 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.096      ;
; -2.168 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 3.092      ;
; -2.127 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 3.051      ;
; -2.099 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.024      ;
; -2.056 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.981      ;
; -2.053 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.977      ;
; -2.048 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.973      ;
; -1.993 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.917      ;
; -1.991 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.915      ;
; -1.976 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.901      ;
; -1.945 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.869      ;
; -1.944 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.869      ;
; -1.933 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.858      ;
; -1.922 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.847      ;
; -1.917 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.841      ;
; -1.903 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.828      ;
; -1.875 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.799      ;
; -1.866 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.790      ;
; -1.842 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.767      ;
; -1.837 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.762      ;
; -1.821 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.746      ;
; -1.799 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.724      ;
; -1.795 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.720      ;
; -1.765 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.690      ;
; -1.764 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.689      ;
; -1.760 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.685      ;
; -1.752 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.677      ;
; -1.751 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.676      ;
; -1.749 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.674      ;
; -1.719 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.644      ;
; -1.707 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.631      ;
; -1.706 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.631      ;
; -1.682 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.607      ;
; -1.681 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.606      ;
; -1.672 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.597      ;
; -1.650 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.575      ;
; -1.648 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.573      ;
; -1.628 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.553      ;
; -1.613 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.538      ;
; -1.613 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.538      ;
; -1.610 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.535      ;
; -1.609 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.534      ;
; -1.606 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.531      ;
; -1.583 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.508      ;
; -1.576 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.501      ;
; -1.567 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.492      ;
; -1.533 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.458      ;
; -1.521 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.445      ;
; -1.516 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.441      ;
; -1.514 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.439      ;
; -1.493 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.418      ;
; -1.483 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.500        ; 3.855      ; 6.078      ;
; -1.442 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.367      ;
; -1.438 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.363      ;
; -1.436 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.361      ;
; -1.435 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.360      ;
; -1.431 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.356      ;
; -1.421 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.346      ;
; -1.421 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.346      ;
; -1.413 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.338      ;
; -1.399 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.324      ;
; -1.399 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.324      ;
; -1.392 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.317      ;
; -1.389 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.314      ;
; -1.378 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.303      ;
; -1.364 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.289      ;
; -1.328 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.253      ;
; -1.327 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.074     ; 2.251      ;
; -1.319 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.244      ;
; -1.300 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.225      ;
; -1.287 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.212      ;
; -1.281 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.206      ;
; -1.272 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.197      ;
; -1.266 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.191      ;
; -1.265 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.190      ;
; -1.263 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.189      ;
; -1.258 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.183      ;
; -1.249 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.174      ;
; -1.248 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.173      ;
; -1.243 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.169      ;
; -1.213 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.138      ;
; -1.185 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.110      ;
; -1.183 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.108      ;
; -1.182 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.107      ;
; -1.147 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.072      ;
; -1.145 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.070      ;
; -1.143 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.068      ;
; -1.138 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.063      ;
; -1.115 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.040      ;
; -1.112 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.037      ;
; -1.112 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.038      ;
; -1.111 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.037      ;
; -1.109 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.035      ;
; -1.097 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.022      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'chattercounter:comb_57|ispressed'                                                                           ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.202 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 1.000        ; -0.044     ; 0.772      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.398 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.090      ; 0.674      ;
; 0.402 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.090      ; 0.678      ;
; 0.487 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.747      ;
; 0.500 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.760      ;
; 0.654 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.914      ;
; 0.657 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.917      ;
; 0.670 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.930      ;
; 0.711 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.971      ;
; 0.711 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.971      ;
; 0.716 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.976      ;
; 0.717 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 0.977      ;
; 0.873 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 2.691      ; 4.012      ;
; 0.971 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.231      ;
; 0.973 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.233      ;
; 0.985 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.245      ;
; 0.987 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.247      ;
; 0.989 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.249      ;
; 0.989 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.249      ;
; 0.992 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.252      ;
; 1.000 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.260      ;
; 1.002 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.262      ;
; 1.003 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.263      ;
; 1.067 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.327      ;
; 1.067 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.327      ;
; 1.074 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.334      ;
; 1.075 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.335      ;
; 1.096 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.356      ;
; 1.097 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.357      ;
; 1.101 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.361      ;
; 1.104 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 0.952      ;
; 1.105 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 0.953      ;
; 1.107 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 0.955      ;
; 1.108 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 0.956      ;
; 1.115 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.375      ;
; 1.117 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.377      ;
; 1.117 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.377      ;
; 1.119 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.379      ;
; 1.131 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.391      ;
; 1.139 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.090      ; 1.415      ;
; 1.139 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.399      ;
; 1.142 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.402      ;
; 1.145 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.405      ;
; 1.149 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.409      ;
; 1.173 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 1.021      ;
; 1.199 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.459      ;
; 1.212 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.492      ;
; 1.213 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.493      ;
; 1.214 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.474      ;
; 1.224 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.484      ;
; 1.228 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.488      ;
; 1.229 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.489      ;
; 1.233 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.493      ;
; 1.247 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.507      ;
; 1.252 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.512      ;
; 1.252 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.512      ;
; 1.253 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.513      ;
; 1.256 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.516      ;
; 1.259 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.519      ;
; 1.263 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.523      ;
; 1.273 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.533      ;
; 1.276 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.536      ;
; 1.296 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.556      ;
; 1.302 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.562      ;
; 1.303 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.563      ;
; 1.314 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.594      ;
; 1.319 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.579      ;
; 1.345 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.605      ;
; 1.354 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.614      ;
; 1.356 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.616      ;
; 1.360 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.620      ;
; 1.368 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.628      ;
; 1.369 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.629      ;
; 1.369 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.629      ;
; 1.374 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.634      ;
; 1.377 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.637      ;
; 1.391 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.651      ;
; 1.393 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.673      ;
; 1.401 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.661      ;
; 1.408 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.668      ;
; 1.409 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.669      ;
; 1.413 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.693      ;
; 1.421 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.701      ;
; 1.429 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.689      ;
; 1.431 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 2.691      ; 4.070      ;
; 1.432 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.712      ;
; 1.464 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 1.312      ;
; 1.472 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 1.320      ;
; 1.472 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.732      ;
; 1.477 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.338     ; 1.325      ;
; 1.482 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.742      ;
; 1.510 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.790      ;
; 1.539 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.819      ;
; 1.565 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.845      ;
; 1.568 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.848      ;
; 1.570 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.074      ; 1.830      ;
; 1.659 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.939      ;
; 1.664 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.944      ;
; 1.666 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.094      ; 1.946      ;
; 2.346 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.072      ; 2.604      ;
; 2.564 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.072      ; 2.822      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.414 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.074      ; 0.674      ;
; 0.415 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.674      ;
; 0.418 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[0]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.074      ; 0.678      ;
; 0.453 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.712      ;
; 0.460 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.074      ; 0.720      ;
; 0.669 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 0.915      ;
; 0.669 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.928      ;
; 0.672 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.931      ;
; 0.689 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.948      ;
; 0.689 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.948      ;
; 0.690 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.949      ;
; 0.692 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.951      ;
; 0.692 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.951      ;
; 0.695 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.954      ;
; 0.717 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.976      ;
; 0.942 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.201      ;
; 0.949 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.195      ;
; 0.988 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.247      ;
; 1.003 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.262      ;
; 1.008 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.267      ;
; 1.009 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.268      ;
; 1.022 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.281      ;
; 1.023 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.282      ;
; 1.024 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.283      ;
; 1.027 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.286      ;
; 1.028 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.287      ;
; 1.030 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.276      ;
; 1.030 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.289      ;
; 1.112 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.371      ;
; 1.131 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.390      ;
; 1.132 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.391      ;
; 1.132 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.391      ;
; 1.135 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.394      ;
; 1.136 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.395      ;
; 1.137 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.396      ;
; 1.150 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.396      ;
; 1.151 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.410      ;
; 1.152 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.411      ;
; 1.168 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.427      ;
; 1.185 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.444      ;
; 1.189 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.448      ;
; 1.199 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 4.036      ; 5.663      ;
; 1.206 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.465      ;
; 1.207 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.466      ;
; 1.240 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.499      ;
; 1.244 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.503      ;
; 1.248 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.507      ;
; 1.249 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.508      ;
; 1.259 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.518      ;
; 1.260 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.519      ;
; 1.263 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.522      ;
; 1.267 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.526      ;
; 1.273 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.532      ;
; 1.274 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.533      ;
; 1.278 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.537      ;
; 1.280 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.539      ;
; 1.282 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.541      ;
; 1.284 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.543      ;
; 1.294 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.553      ;
; 1.302 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.561      ;
; 1.317 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.576      ;
; 1.350 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.609      ;
; 1.352 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.611      ;
; 1.353 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.612      ;
; 1.354 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.613      ;
; 1.355 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.614      ;
; 1.368 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.627      ;
; 1.385 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.644      ;
; 1.388 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.647      ;
; 1.390 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.649      ;
; 1.392 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.651      ;
; 1.395 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.654      ;
; 1.407 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.666      ;
; 1.408 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.667      ;
; 1.410 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.669      ;
; 1.411 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.670      ;
; 1.427 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.686      ;
; 1.428 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.074      ; 1.688      ;
; 1.430 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.689      ;
; 1.447 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.706      ;
; 1.448 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.707      ;
; 1.452 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.711      ;
; 1.455 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.714      ;
; 1.456 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.715      ;
; 1.457 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.716      ;
; 1.482 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.741      ;
; 1.482 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.741      ;
; 1.490 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.749      ;
; 1.493 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.752      ;
; 1.500 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.759      ;
; 1.515 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.774      ;
; 1.516 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.775      ;
; 1.519 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.778      ;
; 1.520 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.779      ;
; 1.520 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.779      ;
; 1.532 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.791      ;
; 1.539 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.798      ;
; 1.540 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.798      ;
; 1.551 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.810      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'chattercounter:comb_57|ispressed'                                                                            ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.448 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 0.000        ; 0.044      ; 0.678      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                    ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 279.8 MHz   ; 279.8 MHz       ; clock_divider:clk_div_inst|clk_div_reg ;                                                               ;
; 310.17 MHz  ; 250.0 MHz       ; clock                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1472.75 MHz ; 437.64 MHz      ; chattercounter:comb_57|ispressed       ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                              ;
+----------------------------------------+----------+---------------+
; Clock                                  ; Slack    ; End Point TNS ;
+----------------------------------------+----------+---------------+
; clock                                  ; -133.155 ; -944.701      ;
; clock_divider:clk_div_inst|clk_div_reg ; -2.574   ; -19.048       ;
; chattercounter:comb_57|ispressed       ; 0.321    ; 0.000         ;
+----------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.327 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.342 ; 0.000         ;
; chattercounter:comb_57|ispressed       ; 0.383 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -32.555       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.285 ; -25.700       ;
; chattercounter:comb_57|ispressed       ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                                                                         ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -133.155 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.192    ;
; -133.146 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.183    ;
; -133.137 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.174    ;
; -133.100 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.137    ;
; -133.061 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 133.097    ;
; -132.992 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.029    ;
; -132.983 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.020    ;
; -132.977 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 133.013    ;
; -132.975 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 133.011    ;
; -132.974 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 133.011    ;
; -132.937 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 132.974    ;
; -132.898 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 132.934    ;
; -132.814 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 132.850    ;
; -132.812 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 132.848    ;
; -132.619 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.952     ; 132.657    ;
; -132.610 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.952     ; 132.648    ;
; -132.601 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.952     ; 132.639    ;
; -132.564 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.952     ; 132.602    ;
; -132.525 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 132.562    ;
; -132.441 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 132.478    ;
; -132.439 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 132.476    ;
; -131.392 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 131.429    ;
; -131.383 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 131.420    ;
; -131.374 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 131.411    ;
; -131.337 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 131.374    ;
; -131.298 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 131.334    ;
; -131.214 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 131.250    ;
; -131.212 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 131.248    ;
; -129.172 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 129.209    ;
; -129.163 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 129.200    ;
; -129.154 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 129.191    ;
; -129.117 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 129.154    ;
; -129.078 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 129.114    ;
; -128.994 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 129.030    ;
; -128.992 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 129.028    ;
; -127.357 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 127.394    ;
; -127.348 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 127.385    ;
; -127.339 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 127.376    ;
; -127.302 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 127.339    ;
; -127.263 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 127.299    ;
; -127.179 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 127.215    ;
; -127.177 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 127.213    ;
; -124.967 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 125.004    ;
; -124.958 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 124.995    ;
; -124.949 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 124.986    ;
; -124.912 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 124.949    ;
; -124.873 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 124.909    ;
; -124.789 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 124.825    ;
; -124.787 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 124.823    ;
; -122.387 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 122.424    ;
; -122.378 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 122.415    ;
; -122.369 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 122.406    ;
; -122.332 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 122.369    ;
; -122.293 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 122.329    ;
; -122.209 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 122.245    ;
; -122.207 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 122.243    ;
; -120.681 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 120.718    ;
; -120.672 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 120.709    ;
; -120.663 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 120.700    ;
; -120.626 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 120.663    ;
; -120.587 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 120.623    ;
; -120.503 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 120.539    ;
; -120.501 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 120.537    ;
; -118.727 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 118.764    ;
; -118.718 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 118.755    ;
; -118.709 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 118.746    ;
; -118.672 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 118.709    ;
; -118.633 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 118.669    ;
; -118.549 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 118.585    ;
; -118.547 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 118.583    ;
; -116.351 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 116.388    ;
; -116.342 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 116.379    ;
; -116.333 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 116.370    ;
; -116.296 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 116.333    ;
; -116.257 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 116.293    ;
; -116.173 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 116.209    ;
; -116.171 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 116.207    ;
; -114.455 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 114.492    ;
; -114.446 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 114.483    ;
; -114.437 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 114.474    ;
; -114.400 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 114.437    ;
; -114.361 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 114.397    ;
; -114.277 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 114.313    ;
; -114.275 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 114.311    ;
; -112.258 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 112.295    ;
; -112.249 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 112.286    ;
; -112.240 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 112.277    ;
; -112.203 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 112.240    ;
; -112.164 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 112.200    ;
; -112.080 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 112.116    ;
; -112.078 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 112.114    ;
; -2.921   ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 2.958      ;
; -2.889   ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 2.926      ;
; -2.877   ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 2.913      ;
; -2.855   ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 2.891      ;
; -2.821   ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 2.858      ;
; -2.784   ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.953     ; 2.821      ;
; -2.775   ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.954     ; 2.811      ;
; -2.224   ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.065     ; 3.159      ;
; -2.222   ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.065     ; 3.157      ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.574 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.511      ;
; -2.519 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.077     ; 3.442      ;
; -2.458 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.077     ; 3.381      ;
; -2.452 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.389      ;
; -1.891 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.826      ;
; -1.782 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.717      ;
; -1.765 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.700      ;
; -1.759 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.695      ;
; -1.701 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.637      ;
; -1.692 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.627      ;
; -1.676 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.611      ;
; -1.669 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.605      ;
; -1.657 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.592      ;
; -1.625 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.561      ;
; -1.594 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.529      ;
; -1.584 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.519      ;
; -1.574 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.510      ;
; -1.567 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.503      ;
; -1.566 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.501      ;
; -1.561 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.497      ;
; -1.535 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.471      ;
; -1.517 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.453      ;
; -1.496 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.432      ;
; -1.494 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.429      ;
; -1.478 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.413      ;
; -1.471 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.407      ;
; -1.455 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.391      ;
; -1.442 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.378      ;
; -1.440 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.376      ;
; -1.427 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.363      ;
; -1.403 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.338      ;
; -1.384 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.320      ;
; -1.370 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.306      ;
; -1.362 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.298      ;
; -1.362 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.298      ;
; -1.353 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.289      ;
; -1.351 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.287      ;
; -1.350 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.286      ;
; -1.345 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.281      ;
; -1.337 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.273      ;
; -1.326 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.262      ;
; -1.321 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.257      ;
; -1.279 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.215      ;
; -1.272 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.208      ;
; -1.260 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.196      ;
; -1.257 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.193      ;
; -1.256 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.192      ;
; -1.250 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.186      ;
; -1.245 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 2.180      ;
; -1.226 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.162      ;
; -1.226 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.162      ;
; -1.223 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.159      ;
; -1.168 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.104      ;
; -1.164 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.100      ;
; -1.148 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.500        ; 3.384      ; 5.250      ;
; -1.146 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.082      ;
; -1.144 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.080      ;
; -1.142 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.078      ;
; -1.141 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.077      ;
; -1.136 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.072      ;
; -1.134 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.070      ;
; -1.118 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.054      ;
; -1.108 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.044      ;
; -1.076 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.012      ;
; -1.060 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.996      ;
; -1.058 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.994      ;
; -1.056 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.992      ;
; -1.044 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.980      ;
; -1.043 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.065     ; 1.978      ;
; -1.041 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.977      ;
; -1.028 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.964      ;
; -1.028 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.964      ;
; -1.027 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 1.964      ;
; -1.026 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.962      ;
; -1.004 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.940      ;
; -0.977 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.913      ;
; -0.966 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.902      ;
; -0.963 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.899      ;
; -0.949 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.885      ;
; -0.938 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.874      ;
; -0.933 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.869      ;
; -0.930 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.866      ;
; -0.922 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.858      ;
; -0.920 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.856      ;
; -0.912 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 1.849      ;
; -0.909 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.845      ;
; -0.897 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.833      ;
; -0.887 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.823      ;
; -0.855 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.791      ;
; -0.851 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.787      ;
; -0.849 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.785      ;
; -0.845 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 1.782      ;
; -0.844 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; 3.384      ; 5.446      ;
; -0.843 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 1.780      ;
; -0.842 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 1.779      ;
; -0.841 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.777      ;
; -0.840 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.776      ;
; -0.830 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.766      ;
; -0.822 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.758      ;
; -0.814 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.750      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'chattercounter:comb_57|ispressed'                                                                           ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.321 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 1.000        ; -0.037     ; 0.662      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.327 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.574      ;
; 0.341 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.588      ;
; 0.429 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.661      ;
; 0.453 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.685      ;
; 0.583 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.815      ;
; 0.585 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.817      ;
; 0.594 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.826      ;
; 0.632 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.864      ;
; 0.632 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.864      ;
; 0.638 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.870      ;
; 0.638 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 0.870      ;
; 0.801 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 2.339      ; 3.546      ;
; 0.855 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.087      ;
; 0.859 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.091      ;
; 0.860 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.092      ;
; 0.869 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.101      ;
; 0.872 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.875 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.107      ;
; 0.878 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.110      ;
; 0.892 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.124      ;
; 0.893 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.125      ;
; 0.894 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.126      ;
; 0.949 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.181      ;
; 0.951 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.183      ;
; 0.951 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.183      ;
; 0.951 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.183      ;
; 0.957 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.189      ;
; 0.957 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.189      ;
; 0.963 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.195      ;
; 0.965 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.197      ;
; 0.973 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.205      ;
; 0.975 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.207      ;
; 0.976 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.977 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 1.224      ;
; 0.977 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.209      ;
; 0.984 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 0.845      ;
; 0.986 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 0.847      ;
; 0.994 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 0.855      ;
; 0.994 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 0.855      ;
; 1.020 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.252      ;
; 1.021 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.253      ;
; 1.022 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.254      ;
; 1.023 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.255      ;
; 1.041 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 0.902      ;
; 1.051 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.283      ;
; 1.055 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.287      ;
; 1.069 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.319      ;
; 1.069 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.301      ;
; 1.069 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.301      ;
; 1.070 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.320      ;
; 1.072 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.304      ;
; 1.079 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.081 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.313      ;
; 1.093 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.325      ;
; 1.094 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.326      ;
; 1.094 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.326      ;
; 1.095 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.327      ;
; 1.097 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.329      ;
; 1.102 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.334      ;
; 1.123 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.355      ;
; 1.124 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.374      ;
; 1.151 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.383      ;
; 1.158 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.390      ;
; 1.158 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.390      ;
; 1.162 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.394      ;
; 1.168 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.400      ;
; 1.173 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.405      ;
; 1.178 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.410      ;
; 1.188 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.420      ;
; 1.188 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.420      ;
; 1.192 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.424      ;
; 1.197 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.429      ;
; 1.209 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.459      ;
; 1.211 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 2.339      ; 3.456      ;
; 1.218 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.450      ;
; 1.222 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.454      ;
; 1.223 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.455      ;
; 1.224 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.456      ;
; 1.226 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.458      ;
; 1.226 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.458      ;
; 1.227 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.477      ;
; 1.230 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.480      ;
; 1.240 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.472      ;
; 1.243 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.493      ;
; 1.282 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 1.143      ;
; 1.288 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 1.149      ;
; 1.291 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.523      ;
; 1.297 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.529      ;
; 1.302 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.307     ; 1.163      ;
; 1.313 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.563      ;
; 1.334 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.584      ;
; 1.364 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.064      ; 1.596      ;
; 1.399 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.649      ;
; 1.403 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.653      ;
; 1.413 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.663      ;
; 1.433 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.683      ;
; 1.436 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.082      ; 1.686      ;
; 2.003 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.062      ; 2.233      ;
; 2.226 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.062      ; 2.456      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.342 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.574      ;
; 0.343 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 0.574      ;
; 0.356 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[0]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.588      ;
; 0.394 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.626      ;
; 0.401 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.633      ;
; 0.592 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.824      ;
; 0.595 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.827      ;
; 0.597 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.050      ; 0.815      ;
; 0.608 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.840      ;
; 0.608 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.840      ;
; 0.608 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.840      ;
; 0.611 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.843      ;
; 0.612 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.844      ;
; 0.614 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.846      ;
; 0.630 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.862      ;
; 0.834 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.050      ; 1.052      ;
; 0.843 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.074      ;
; 0.870 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.102      ;
; 0.871 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.103      ;
; 0.881 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.050      ; 1.099      ;
; 0.884 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.116      ;
; 0.885 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.117      ;
; 0.885 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.117      ;
; 0.886 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.118      ;
; 0.888 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.120      ;
; 0.900 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.132      ;
; 0.902 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.134      ;
; 0.904 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.136      ;
; 0.960 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.192      ;
; 0.975 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.207      ;
; 0.986 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.050      ; 1.204      ;
; 0.989 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.221      ;
; 0.989 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.221      ;
; 0.989 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.221      ;
; 0.990 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.222      ;
; 0.992 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.224      ;
; 1.031 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.263      ;
; 1.040 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.272      ;
; 1.051 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.283      ;
; 1.064 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.296      ;
; 1.078 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.310      ;
; 1.079 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.311      ;
; 1.081 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.313      ;
; 1.082 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.314      ;
; 1.084 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.316      ;
; 1.092 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.324      ;
; 1.096 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.328      ;
; 1.098 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.330      ;
; 1.099 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.331      ;
; 1.106 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.338      ;
; 1.107 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.339      ;
; 1.108 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.340      ;
; 1.110 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.342      ;
; 1.112 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.344      ;
; 1.113 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.345      ;
; 1.143 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.375      ;
; 1.146 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.378      ;
; 1.155 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.387      ;
; 1.168 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.400      ;
; 1.183 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.415      ;
; 1.186 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.418      ;
; 1.187 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.419      ;
; 1.189 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.421      ;
; 1.193 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.425      ;
; 1.197 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.429      ;
; 1.198 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.430      ;
; 1.200 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.432      ;
; 1.202 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.434      ;
; 1.205 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.437      ;
; 1.210 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.442      ;
; 1.212 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.444      ;
; 1.221 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 3.542      ; 5.149      ;
; 1.229 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.461      ;
; 1.237 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.469      ;
; 1.247 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.479      ;
; 1.268 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.501      ;
; 1.272 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.504      ;
; 1.272 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.504      ;
; 1.272 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.504      ;
; 1.284 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.516      ;
; 1.287 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.519      ;
; 1.287 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.519      ;
; 1.288 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.520      ;
; 1.289 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.521      ;
; 1.297 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.529      ;
; 1.301 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.533      ;
; 1.301 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.533      ;
; 1.301 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.533      ;
; 1.302 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.534      ;
; 1.307 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.539      ;
; 1.312 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.544      ;
; 1.315 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.547      ;
; 1.316 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.548      ;
; 1.324 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.556      ;
; 1.340 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.572      ;
; 1.340 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.572      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'chattercounter:comb_57|ispressed'                                                                            ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.383 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 0.000        ; 0.037      ; 0.588      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                             ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; clock                                  ; -69.956 ; -490.436      ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.140  ; -3.684        ;
; chattercounter:comb_57|ispressed       ; 0.642   ; 0.000         ;
+----------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.170 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.178 ; 0.000         ;
; chattercounter:comb_57|ispressed       ; 0.197 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -27.355       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.000 ; -20.000       ;
; chattercounter:comb_57|ispressed       ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                                                                        ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -69.956 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.432     ;
; -69.954 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.430     ;
; -69.945 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.421     ;
; -69.943 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.419     ;
; -69.908 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.383     ;
; -69.877 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.353     ;
; -69.875 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.351     ;
; -69.866 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.342     ;
; -69.864 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.340     ;
; -69.861 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.336     ;
; -69.845 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.320     ;
; -69.829 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.304     ;
; -69.782 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.257     ;
; -69.766 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 70.241     ;
; -69.705 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 70.182     ;
; -69.703 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 70.180     ;
; -69.694 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 70.171     ;
; -69.692 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 70.169     ;
; -69.657 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.133     ;
; -69.610 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.086     ;
; -69.594 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 70.070     ;
; -69.031 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 69.508     ;
; -69.029 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 69.506     ;
; -69.020 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 69.497     ;
; -69.018 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 69.495     ;
; -68.983 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 69.459     ;
; -68.936 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 69.412     ;
; -68.920 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 69.396     ;
; -67.891 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 68.368     ;
; -67.889 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 68.366     ;
; -67.880 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 68.357     ;
; -67.878 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 68.355     ;
; -67.843 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 68.319     ;
; -67.796 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 68.272     ;
; -67.780 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 68.256     ;
; -66.953 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 67.430     ;
; -66.951 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 67.428     ;
; -66.942 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 67.419     ;
; -66.940 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.501     ; 67.417     ;
; -66.905 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 67.381     ;
; -66.858 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 67.334     ;
; -66.842 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 67.318     ;
; -65.700 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 66.176     ;
; -65.698 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 66.174     ;
; -65.689 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 66.165     ;
; -65.687 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 66.163     ;
; -65.652 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 66.127     ;
; -65.605 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 66.080     ;
; -65.589 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 66.064     ;
; -64.350 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 64.826     ;
; -64.348 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 64.824     ;
; -64.339 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 64.815     ;
; -64.337 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 64.813     ;
; -64.302 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 64.777     ;
; -64.255 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 64.730     ;
; -64.239 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 64.714     ;
; -63.483 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 63.959     ;
; -63.481 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 63.957     ;
; -63.472 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 63.948     ;
; -63.470 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 63.946     ;
; -63.435 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 63.910     ;
; -63.388 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 63.863     ;
; -63.372 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 63.847     ;
; -62.428 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 62.904     ;
; -62.426 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 62.902     ;
; -62.417 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 62.893     ;
; -62.415 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 62.891     ;
; -62.380 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 62.855     ;
; -62.333 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 62.808     ;
; -62.317 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 62.792     ;
; -61.176 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 61.652     ;
; -61.174 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 61.650     ;
; -61.165 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 61.641     ;
; -61.163 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 61.639     ;
; -61.128 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 61.603     ;
; -61.081 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 61.556     ;
; -61.065 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 61.540     ;
; -60.190 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 60.666     ;
; -60.188 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 60.664     ;
; -60.179 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 60.655     ;
; -60.177 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 60.653     ;
; -60.142 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 60.617     ;
; -60.095 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 60.570     ;
; -60.079 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 60.554     ;
; -58.983 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 59.459     ;
; -58.981 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 59.457     ;
; -58.972 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 59.448     ;
; -58.970 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 59.446     ;
; -58.935 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 59.410     ;
; -58.888 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 59.363     ;
; -58.872 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 59.347     ;
; -1.076  ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 1.552      ;
; -1.073  ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 1.549      ;
; -1.065  ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 1.540      ;
; -1.041  ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 1.516      ;
; -1.030  ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 1.506      ;
; -1.007  ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.503     ; 1.482      ;
; -0.994  ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.502     ; 1.470      ;
; -0.720  ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.038     ; 1.670      ;
; -0.710  ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.038     ; 1.660      ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.140 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 2.085      ;
; -1.106 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 2.058      ;
; -1.098 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 2.043      ;
; -1.046 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|ispressed        ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.998      ;
; -0.808 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.500        ; 1.869      ; 3.278      ;
; -0.526 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.477      ;
; -0.520 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.471      ;
; -0.471 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.422      ;
; -0.469 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.421      ;
; -0.446 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.397      ;
; -0.435 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.387      ;
; -0.414 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.366      ;
; -0.412 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.364      ;
; -0.406 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.357      ;
; -0.395 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.346      ;
; -0.378 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.330      ;
; -0.377 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.329      ;
; -0.361 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.313      ;
; -0.357 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.309      ;
; -0.354 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.306      ;
; -0.353 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.306      ;
; -0.349 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.301      ;
; -0.345 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.296      ;
; -0.342 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.294      ;
; -0.328 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.279      ;
; -0.312 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.264      ;
; -0.304 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.256      ;
; -0.292 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.244      ;
; -0.291 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.243      ;
; -0.288 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.240      ;
; -0.286 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.239      ;
; -0.285 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.237      ;
; -0.284 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.237      ;
; -0.283 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.236      ;
; -0.282 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.235      ;
; -0.281 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.234      ;
; -0.255 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.207      ;
; -0.244 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.196      ;
; -0.240 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.193      ;
; -0.236 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.188      ;
; -0.231 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.183      ;
; -0.227 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.179      ;
; -0.217 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.170      ;
; -0.215 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.168      ;
; -0.214 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.165      ;
; -0.214 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.167      ;
; -0.214 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.167      ;
; -0.211 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.163      ;
; -0.211 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.164      ;
; -0.193 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.145      ;
; -0.187 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.139      ;
; -0.176 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.128      ;
; -0.172 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.124      ;
; -0.171 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.123      ;
; -0.163 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.115      ;
; -0.160 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.112      ;
; -0.144 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.096      ;
; -0.138 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.089      ;
; -0.129 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.081      ;
; -0.119 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.071      ;
; -0.110 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.062      ;
; -0.110 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.062      ;
; -0.109 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.061      ;
; -0.108 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.060      ;
; -0.107 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.059      ;
; -0.107 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.059      ;
; -0.105 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.057      ;
; -0.104 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.056      ;
; -0.103 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.055      ;
; -0.097 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.049      ;
; -0.093 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.045      ;
; -0.089 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.041      ;
; -0.070 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.022      ;
; -0.067 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.020      ;
; -0.056 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.008      ;
; -0.055 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.008      ;
; -0.055 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.007      ;
; -0.053 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.037     ; 1.004      ;
; -0.048 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.000      ;
; -0.046 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.998      ;
; -0.045 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.998      ;
; -0.043 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.995      ;
; -0.039 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.991      ;
; -0.036 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.988      ;
; -0.023 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.975      ;
; -0.019 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.972      ;
; -0.019 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.971      ;
; -0.006 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.958      ;
; -0.002 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.954      ;
; 0.002  ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.951      ;
; 0.004  ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.949      ;
; 0.005  ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.948      ;
; 0.008  ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.944      ;
; 0.009  ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 0.944      ;
; 0.017  ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.935      ;
; 0.018  ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.934      ;
; 0.025  ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.927      ;
; 0.028  ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.924      ;
; 0.029  ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.923      ;
; 0.031  ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.921      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'chattercounter:comb_57|ispressed'                                                                           ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.642 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.170 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.044      ; 0.296      ;
; 0.174 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.044      ; 0.300      ;
; 0.213 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.331      ;
; 0.218 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.336      ;
; 0.279 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.399      ;
; 0.287 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.307 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.312 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.335 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 1.292      ; 1.842      ;
; 0.415 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.533      ;
; 0.424 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.542      ;
; 0.425 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.543      ;
; 0.427 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.545      ;
; 0.429 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.547      ;
; 0.431 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.434 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.552      ;
; 0.435 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.553      ;
; 0.436 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.554      ;
; 0.437 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.555      ;
; 0.457 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.582      ;
; 0.474 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.044      ; 0.600      ;
; 0.478 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.412      ;
; 0.479 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.413      ;
; 0.481 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.600      ;
; 0.483 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.601      ;
; 0.486 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.420      ;
; 0.486 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.604      ;
; 0.487 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.605      ;
; 0.488 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.422      ;
; 0.490 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.608      ;
; 0.491 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.494 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.612      ;
; 0.496 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.614      ;
; 0.497 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.615      ;
; 0.500 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.618      ;
; 0.502 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.620      ;
; 0.513 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.447      ;
; 0.515 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.633      ;
; 0.531 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.663      ;
; 0.532 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.664      ;
; 0.542 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.662      ;
; 0.550 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.668      ;
; 0.556 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.674      ;
; 0.557 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.675      ;
; 0.557 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.675      ;
; 0.557 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.675      ;
; 0.558 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.676      ;
; 0.560 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.560 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.679      ;
; 0.562 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.680      ;
; 0.564 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.682      ;
; 0.564 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.682      ;
; 0.570 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.688      ;
; 0.580 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.711      ;
; 0.585 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.703      ;
; 0.588 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.707      ;
; 0.602 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.720      ;
; 0.604 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.722      ;
; 0.608 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.726      ;
; 0.611 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.743      ;
; 0.616 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.734      ;
; 0.616 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.734      ;
; 0.618 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.736      ;
; 0.619 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.750      ;
; 0.622 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.740      ;
; 0.626 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.757      ;
; 0.626 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.560      ;
; 0.626 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.744      ;
; 0.626 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.744      ;
; 0.629 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.563      ;
; 0.630 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.761      ;
; 0.632 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.148     ; 0.566      ;
; 0.648 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.766      ;
; 0.648 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.766      ;
; 0.658 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.776      ;
; 0.669 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.800      ;
; 0.677 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.049      ; 0.808      ;
; 0.683 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.815      ;
; 0.686 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.818      ;
; 0.688 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.806      ;
; 0.713 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.845      ;
; 0.718 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.850      ;
; 0.719 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.050      ; 0.851      ;
; 1.006 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 1.292      ; 2.013      ;
; 1.032 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.034      ; 1.148      ;
; 1.142 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.034      ; 1.258      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.178 ; chattercounter:comb_57|count[3]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[0]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.300      ;
; 0.193 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.311      ;
; 0.198 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[1]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.316      ;
; 0.285 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.403      ;
; 0.287 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.405      ;
; 0.291 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.029      ; 0.402      ;
; 0.296 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.416      ;
; 0.307 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.425      ;
; 0.404 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[2]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.029      ; 0.515      ;
; 0.409 ; chattercounter:comb_57|count[2]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.527      ;
; 0.429 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.547      ;
; 0.440 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.559      ;
; 0.449 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.567      ;
; 0.451 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.571      ;
; 0.454 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.572      ;
; 0.476 ; chattercounter:comb_57|count[0]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.029      ; 0.587      ;
; 0.487 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.605      ;
; 0.498 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.616      ;
; 0.500 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.618      ;
; 0.500 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.618      ;
; 0.501 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.620      ;
; 0.502 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.620      ;
; 0.509 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.627      ;
; 0.512 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.630      ;
; 0.516 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.634      ;
; 0.518 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.635      ;
; 0.518 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.636      ;
; 0.525 ; chattercounter:comb_57|count[1]         ; chattercounter:comb_57|count[3]         ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.029      ; 0.636      ;
; 0.541 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.658      ;
; 0.542 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.659      ;
; 0.547 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.665      ;
; 0.549 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.666      ;
; 0.550 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.667      ;
; 0.558 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.676      ;
; 0.559 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.677      ;
; 0.560 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.678      ;
; 0.560 ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed        ; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 1.958      ; 2.713      ;
; 0.561 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.679      ;
; 0.566 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.684      ;
; 0.568 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.686      ;
; 0.569 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.687      ;
; 0.569 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.687      ;
; 0.571 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.689      ;
; 0.571 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.689      ;
; 0.578 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.696      ;
; 0.586 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.703      ;
; 0.586 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.704      ;
; 0.588 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.706      ;
; 0.606 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.723      ;
; 0.607 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.725      ;
; 0.607 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.724      ;
; 0.608 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.725      ;
; 0.612 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.731      ;
; 0.612 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.730      ;
; 0.618 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.736      ;
; 0.620 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.738      ;
; 0.620 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.738      ;
; 0.621 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.739      ;
; 0.626 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.743      ;
; 0.627 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.744      ;
; 0.628 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.746      ;
; 0.629 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.747      ;
; 0.631 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.748      ;
; 0.631 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.749      ;
; 0.632 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.750      ;
; 0.633 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.750      ;
; 0.634 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.752      ;
; 0.644 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.762      ;
; 0.646 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.763      ;
; 0.647 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.764      ;
; 0.648 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.765      ;
; 0.648 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.766      ;
; 0.655 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.772      ;
; 0.663 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.780      ;
; 0.674 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.792      ;
; 0.678 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.796      ;
; 0.680 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.798      ;
; 0.680 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.798      ;
; 0.680 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.798      ;
; 0.682 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.800      ;
; 0.687 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.804      ;
; 0.688 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.805      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'chattercounter:comb_57|ispressed'                                                                            ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.197 ; enabled   ; enabled ; chattercounter:comb_57|ispressed ; chattercounter:comb_57|ispressed ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; -154.022  ; 0.170 ; N/A      ; N/A     ; -3.000              ;
;  chattercounter:comb_57|ispressed       ; 0.202     ; 0.197 ; N/A      ; N/A     ; -1.285              ;
;  clock                                  ; -154.022  ; 0.170 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:clk_div_inst|clk_div_reg ; -3.001    ; 0.178 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                         ; -1119.837 ; 0.0   ; 0.0      ; 0.0     ; -59.54              ;
;  chattercounter:comb_57|ispressed       ; 0.000     ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  clock                                  ; -1094.966 ; 0.000 ; N/A      ; N/A     ; -32.555             ;
;  clock_divider:clk_div_inst|clk_div_reg ; -24.871   ; 0.000 ; N/A      ; N/A     ; -25.700             ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; signal_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0374 V           ; 0.127 V                              ; 0.051 V                              ; 4.57e-10 s                  ; 3.66e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0374 V          ; 0.127 V                             ; 0.051 V                             ; 4.57e-10 s                 ; 3.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-09 V                   ; 2.38 V              ; -0.00636 V          ; 0.233 V                              ; 0.017 V                              ; 5.26e-10 s                  ; 7.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-09 V                  ; 2.38 V             ; -0.00636 V         ; 0.233 V                             ; 0.017 V                             ; 5.26e-10 s                 ; 7.33e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.33 V              ; -0.00235 V          ; 0.099 V                              ; 0.059 V                              ; 3.61e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.33 V             ; -0.00235 V         ; 0.099 V                             ; 0.059 V                             ; 3.61e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.67e-07 V                   ; 2.34 V              ; -0.00744 V          ; 0.095 V                              ; 0.013 V                              ; 6.35e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.67e-07 V                  ; 2.34 V             ; -0.00744 V         ; 0.095 V                             ; 0.013 V                             ; 6.35e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.27e-06 V                   ; 2.34 V              ; -0.00327 V          ; 0.11 V                               ; 0.03 V                               ; 8.38e-10 s                  ; 1.07e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.27e-06 V                  ; 2.34 V             ; -0.00327 V         ; 0.11 V                              ; 0.03 V                              ; 8.38e-10 s                 ; 1.07e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2e-09 V                      ; 2.74 V              ; -0.103 V            ; 0.233 V                              ; 0.159 V                              ; 2.85e-10 s                  ; 2.77e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2e-09 V                     ; 2.74 V             ; -0.103 V           ; 0.233 V                             ; 0.159 V                             ; 2.85e-10 s                 ; 2.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.09e-09 V                   ; 2.72 V              ; -0.0273 V           ; 0.18 V                               ; 0.08 V                               ; 4.67e-10 s                  ; 6.1e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.09e-09 V                  ; 2.72 V             ; -0.0273 V          ; 0.18 V                              ; 0.08 V                              ; 4.67e-10 s                 ; 6.1e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; chattercounter:comb_57|ispressed       ; chattercounter:comb_57|ispressed       ; 0            ; 0        ; 0        ; 1        ;
; clock                                  ; clock                                  ; 131          ; 0        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 1            ; 1        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 209          ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; chattercounter:comb_57|ispressed       ; chattercounter:comb_57|ispressed       ; 0            ; 0        ; 0        ; 1        ;
; clock                                  ; clock                                  ; 131          ; 0        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; chattercounter:comb_57|ispressed       ; clock_divider:clk_div_inst|clk_div_reg ; 1            ; 1        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 209          ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                 ;
+----------------------------------------+----------------------------------------+------+-------------+
; Target                                 ; Clock                                  ; Type ; Status      ;
+----------------------------------------+----------------------------------------+------+-------------+
; chattercounter:comb_57|ispressed       ; chattercounter:comb_57|ispressed       ; Base ; Constrained ;
; clock                                  ; clock                                  ; Base ; Constrained ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; Base ; Constrained ;
+----------------------------------------+----------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; selector[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; selector[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 20 18:24:49 2023
Info: Command: quartus_sta intro7seg3 -c intro7seg3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'intro7seg3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div_inst|clk_div_reg clock_divider:clk_div_inst|clk_div_reg
    Info (332105): create_clock -period 1.000 -name chattercounter:comb_57|ispressed chattercounter:comb_57|ispressed
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -154.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -154.022           -1094.966 clock 
    Info (332119):    -3.001             -24.871 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.202               0.000 chattercounter:comb_57|ispressed 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 clock 
    Info (332119):     0.414               0.000 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.448               0.000 chattercounter:comb_57|ispressed 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.555 clock 
    Info (332119):    -1.285             -25.700 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):    -1.285              -1.285 chattercounter:comb_57|ispressed 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -133.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -133.155            -944.701 clock 
    Info (332119):    -2.574             -19.048 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.321               0.000 chattercounter:comb_57|ispressed 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 clock 
    Info (332119):     0.342               0.000 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.383               0.000 chattercounter:comb_57|ispressed 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.555 clock 
    Info (332119):    -1.285             -25.700 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):    -1.285              -1.285 chattercounter:comb_57|ispressed 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -69.956
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -69.956            -490.436 clock 
    Info (332119):    -1.140              -3.684 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.642               0.000 chattercounter:comb_57|ispressed 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 clock 
    Info (332119):     0.178               0.000 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):     0.197               0.000 chattercounter:comb_57|ispressed 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.355 clock 
    Info (332119):    -1.000             -20.000 clock_divider:clk_div_inst|clk_div_reg 
    Info (332119):    -1.000              -1.000 chattercounter:comb_57|ispressed 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 604 megabytes
    Info: Processing ended: Thu Apr 20 18:24:53 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


