INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sim_1/new/firtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module firtb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
