{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572455036997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572455036997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 18:03:56 2019 " "Processing started: Wed Oct 30 18:03:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572455036997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572455036997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572455036997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572455037468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efes_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file efes_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EFES_Fpga_Top-Structural " "Found design unit 1: EFES_Fpga_Top-Structural" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572455037909 ""} { "Info" "ISGN_ENTITY_NAME" "1 EFES_Fpga_Top " "Found entity 1: EFES_Fpga_Top" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572455037909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572455037909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EFES_Fpga_Top " "Elaborating entity \"EFES_Fpga_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572455037939 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_uart_output EFES_Fpga_Top.vhd(11) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(11): used implicit default value for signal \"TOP_uart_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037941 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_A EFES_Fpga_Top.vhd(14) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(14): used implicit default value for signal \"TOP_7_dig_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037941 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_B EFES_Fpga_Top.vhd(15) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(15): used implicit default value for signal \"TOP_7_dig_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_C EFES_Fpga_Top.vhd(16) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(16): used implicit default value for signal \"TOP_7_dig_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_D EFES_Fpga_Top.vhd(17) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(17): used implicit default value for signal \"TOP_7_dig_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_E EFES_Fpga_Top.vhd(18) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(18): used implicit default value for signal \"TOP_7_dig_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_F EFES_Fpga_Top.vhd(19) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(19): used implicit default value for signal \"TOP_7_dig_F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_G EFES_Fpga_Top.vhd(20) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(20): used implicit default value for signal \"TOP_7_dig_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037942 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_7_dig_cntr EFES_Fpga_Top.vhd(21) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(21): used implicit default value for signal \"TOP_7_dig_cntr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_address EFES_Fpga_Top.vhd(25) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(25): used implicit default value for signal \"TOP_mem_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_bank EFES_Fpga_Top.vhd(26) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(26): used implicit default value for signal \"TOP_mem_bank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_ras_n EFES_Fpga_Top.vhd(28) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(28): used implicit default value for signal \"TOP_mem_ras_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_cas_n EFES_Fpga_Top.vhd(29) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(29): used implicit default value for signal \"TOP_mem_cas_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_we_n EFES_Fpga_Top.vhd(30) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(30): used implicit default value for signal \"TOP_mem_we_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_clk_enable EFES_Fpga_Top.vhd(31) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(31): used implicit default value for signal \"TOP_mem_clk_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_clk EFES_Fpga_Top.vhd(32) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(32): used implicit default value for signal \"TOP_mem_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_cs_n EFES_Fpga_Top.vhd(33) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(33): used implicit default value for signal \"TOP_mem_cs_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037943 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_dqml EFES_Fpga_Top.vhd(34) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(34): used implicit default value for signal \"TOP_mem_dqml\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037944 "|EFES_Fpga_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOP_mem_dqmh EFES_Fpga_Top.vhd(35) " "VHDL Signal Declaration warning at EFES_Fpga_Top.vhd(35): used implicit default value for signal \"TOP_mem_dqmh\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572455037944 "|EFES_Fpga_Top"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[0\] " "Bidir \"TOP_mem_data\[0\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[1\] " "Bidir \"TOP_mem_data\[1\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[2\] " "Bidir \"TOP_mem_data\[2\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[3\] " "Bidir \"TOP_mem_data\[3\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[4\] " "Bidir \"TOP_mem_data\[4\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[5\] " "Bidir \"TOP_mem_data\[5\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[6\] " "Bidir \"TOP_mem_data\[6\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[7\] " "Bidir \"TOP_mem_data\[7\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[8\] " "Bidir \"TOP_mem_data\[8\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[9\] " "Bidir \"TOP_mem_data\[9\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[10\] " "Bidir \"TOP_mem_data\[10\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[11\] " "Bidir \"TOP_mem_data\[11\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[12\] " "Bidir \"TOP_mem_data\[12\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[13\] " "Bidir \"TOP_mem_data\[13\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[14\] " "Bidir \"TOP_mem_data\[14\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOP_mem_data\[15\] " "Bidir \"TOP_mem_data\[15\]\" has no driver" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572455038496 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1572455038496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_uart_output GND " "Pin \"TOP_uart_output\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_uart_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_A GND " "Pin \"TOP_7_dig_A\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_B GND " "Pin \"TOP_7_dig_B\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_C GND " "Pin \"TOP_7_dig_C\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_D GND " "Pin \"TOP_7_dig_D\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_E GND " "Pin \"TOP_7_dig_E\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_F GND " "Pin \"TOP_7_dig_F\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_G GND " "Pin \"TOP_7_dig_G\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_cntr\[0\] GND " "Pin \"TOP_7_dig_cntr\[0\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_cntr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_cntr\[1\] GND " "Pin \"TOP_7_dig_cntr\[1\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_cntr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_cntr\[2\] GND " "Pin \"TOP_7_dig_cntr\[2\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_cntr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_7_dig_cntr\[3\] GND " "Pin \"TOP_7_dig_cntr\[3\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_7_dig_cntr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[0\] GND " "Pin \"TOP_mem_address\[0\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[1\] GND " "Pin \"TOP_mem_address\[1\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[2\] GND " "Pin \"TOP_mem_address\[2\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[3\] GND " "Pin \"TOP_mem_address\[3\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[4\] GND " "Pin \"TOP_mem_address\[4\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[5\] GND " "Pin \"TOP_mem_address\[5\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[6\] GND " "Pin \"TOP_mem_address\[6\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[7\] GND " "Pin \"TOP_mem_address\[7\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[8\] GND " "Pin \"TOP_mem_address\[8\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[9\] GND " "Pin \"TOP_mem_address\[9\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[10\] GND " "Pin \"TOP_mem_address\[10\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[11\] GND " "Pin \"TOP_mem_address\[11\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_address\[12\] GND " "Pin \"TOP_mem_address\[12\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_bank\[0\] GND " "Pin \"TOP_mem_bank\[0\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_bank\[1\] GND " "Pin \"TOP_mem_bank\[1\]\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_ras_n GND " "Pin \"TOP_mem_ras_n\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_cas_n GND " "Pin \"TOP_mem_cas_n\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_we_n GND " "Pin \"TOP_mem_we_n\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_clk_enable GND " "Pin \"TOP_mem_clk_enable\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_clk_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_clk GND " "Pin \"TOP_mem_clk\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_cs_n GND " "Pin \"TOP_mem_cs_n\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_dqml GND " "Pin \"TOP_mem_dqml\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_dqml"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOP_mem_dqmh GND " "Pin \"TOP_mem_dqmh\" is stuck at GND" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572455038632 "|EFES_Fpga_Top|TOP_mem_dqmh"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572455038632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572455038843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455038843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[0\] " "No output dependent on input pin \"TOP_Buttons\[0\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[1\] " "No output dependent on input pin \"TOP_Buttons\[1\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[2\] " "No output dependent on input pin \"TOP_Buttons\[2\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[3\] " "No output dependent on input pin \"TOP_Buttons\[3\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[4\] " "No output dependent on input pin \"TOP_Buttons\[4\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[5\] " "No output dependent on input pin \"TOP_Buttons\[5\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[6\] " "No output dependent on input pin \"TOP_Buttons\[6\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_Buttons\[7\] " "No output dependent on input pin \"TOP_Buttons\[7\]\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_Buttons[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOP_clk " "No output dependent on input pin \"TOP_clk\"" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572455039275 "|EFES_Fpga_Top|TOP_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572455039275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572455039276 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572455039276 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1572455039276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572455039276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572455039294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 18:03:59 2019 " "Processing ended: Wed Oct 30 18:03:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572455039294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572455039294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572455039294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572455039294 ""}
