{
    "description": "Benchmarks to run with Vivado",
    "tool": "vivado",
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "counter120bitx5",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl",
            "top_module": "counter120bitx5"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13"
        }
    ],
    "all-benchmarks": [
        {
            "name": "main_loop_synth",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "top_module": "main_loop"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl",
            "top_module": "counter120bitx5"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13"
        }
    ]
}
