Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 24 15:54:54 2022
| Host         : DESKTOP-NN01VN7 running 64-bit major release  (build 9200)
| Command      : report_drc -file network_clock_wrapper_drc_routed.rpt -pb network_clock_wrapper_drc_routed.pb -rpx network_clock_wrapper_drc_routed.rpx
| Design       : network_clock_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 36
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| RTRES-1     | Critical Warning | Backbone resources                                          | 1          |
| CFGBVS-1    | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| DPIP-1      | Warning          | Input pipelining                                            | 4          |
| DPOP-1      | Warning          | PREG Output pipelining                                      | 1          |
| DPOP-2      | Warning          | MREG Output pipelining                                      | 1          |
| PDRC-153    | Warning          | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 1          |
| PLIO-6      | Warning          | Placement Constraints Check for IO constraints              | 12         |
| REQP-1617   | Warning          | use_IOB_register                                            | 12         |
| REQP-1709   | Warning          | Clock output buffering                                      | 1          |
| RTSTAT-10   | Warning          | No routable loads                                           | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
RTRES-1#1 Critical Warning
Backbone resources  
1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are network_clock_i/clk_wiz_0/inst/clk_out1.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage network_clock_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net network_clock_i/seg7_display_0/inst/pulse is a gated clock net sourced by a combinational pin network_clock_i/seg7_display_0/inst/counter[2]_i_2/O, cell network_clock_i/seg7_display_0/inst/counter[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT network_clock_i/seg7_display_0/inst/counter[2]_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
network_clock_i/seg7_display_0/inst/counter_reg[0],
network_clock_i/seg7_display_0/inst/counter_reg[1]
network_clock_i/seg7_display_0/inst/counter_reg[2]
Related violations: <none>

PLIO-6#1 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_en_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#2 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_er_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#3 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#4 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#5 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#6 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#7 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rx_dv_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#8 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rx_er_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#9 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#10 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#11 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#12 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_en_obuf_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#2 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_tx_er_obuf_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#3 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#4 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#5 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#6 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/mii_txd_obuf_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#7 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rx_dv_to_mac_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#8 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rx_er_to_mac_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#9 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#10 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#11 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#12 Warning
use_IOB_register  
The FDRE cell network_clock_i/axi_ethernet_0/inst/mac/inst/mii_interface/rxd_to_mac_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of network_clock_i/mig_7series_0/u_network_clock_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
45 net(s) have no routable loads. The problem bus(es) and/or net(s) are network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2:0],
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2:0],
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2:0],
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2:0],
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2:0]
 (the first 15 of 25 listed).
Related violations: <none>


