// Seed: 3587109876
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wor id_7,
    input supply1 id_8,
    input uwire id_9
);
  supply1 id_11 = id_7;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    output wire id_5,
    output wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri1 id_10
);
  tri id_12 = id_2;
  assign id_12 = 1;
  uwire id_13 = id_0, id_14, id_15;
  assign id_5 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_15,
      id_3,
      id_1,
      id_1,
      id_12,
      id_13,
      id_15,
      id_15
  );
endmodule
