//! **************************************************************************
// Written by: Map K.39 on Thu Sep 02 17:49:03 2010
//! **************************************************************************

SCHEMATIC START;
COMP "epb_be_n<0>" LOCATE = SITE "AF14" LEVEL 1;
COMP "epb_be_n<1>" LOCATE = SITE "AF18" LEVEL 1;
COMP "epb_addr<0>" LOCATE = SITE "AE23" LEVEL 1;
COMP "epb_addr<1>" LOCATE = SITE "AE22" LEVEL 1;
COMP "epb_addr<2>" LOCATE = SITE "AG18" LEVEL 1;
COMP "epb_addr<3>" LOCATE = SITE "AG12" LEVEL 1;
COMP "epb_addr<4>" LOCATE = SITE "AG15" LEVEL 1;
COMP "epb_addr<5>" LOCATE = SITE "AG23" LEVEL 1;
COMP "epb_addr<6>" LOCATE = SITE "AF19" LEVEL 1;
COMP "epb_addr<7>" LOCATE = SITE "AE12" LEVEL 1;
COMP "epb_addr<8>" LOCATE = SITE "AG16" LEVEL 1;
COMP "epb_addr<9>" LOCATE = SITE "AF13" LEVEL 1;
COMP "epb_data<0>" LOCATE = SITE "AF15" LEVEL 1;
COMP "epb_data<1>" LOCATE = SITE "AE16" LEVEL 1;
COMP "epb_data<2>" LOCATE = SITE "AE21" LEVEL 1;
COMP "epb_data<3>" LOCATE = SITE "AD20" LEVEL 1;
COMP "epb_data<4>" LOCATE = SITE "AF16" LEVEL 1;
COMP "epb_addr<10>" LOCATE = SITE "AG20" LEVEL 1;
COMP "epb_data<5>" LOCATE = SITE "AE17" LEVEL 1;
COMP "epb_addr<11>" LOCATE = SITE "AF23" LEVEL 1;
COMP "epb_data<6>" LOCATE = SITE "AE19" LEVEL 1;
COMP "epb_addr<20>" LOCATE = SITE "K21" LEVEL 1;
COMP "epb_addr<12>" LOCATE = SITE "AH17" LEVEL 1;
COMP "epb_data<7>" LOCATE = SITE "AD19" LEVEL 1;
COMP "epb_addr<21>" LOCATE = SITE "K16" LEVEL 1;
COMP "epb_addr<13>" LOCATE = SITE "AH15" LEVEL 1;
COMP "epb_data<8>" LOCATE = SITE "AG22" LEVEL 1;
COMP "epb_addr<22>" LOCATE = SITE "J15" LEVEL 1;
COMP "epb_addr<14>" LOCATE = SITE "L20" LEVEL 1;
COMP "epb_data<9>" LOCATE = SITE "AH22" LEVEL 1;
COMP "epb_addr<15>" LOCATE = SITE "J22" LEVEL 1;
COMP "epb_addr<16>" LOCATE = SITE "H22" LEVEL 1;
COMP "epb_addr<17>" LOCATE = SITE "L15" LEVEL 1;
COMP "epb_addr<18>" LOCATE = SITE "L16" LEVEL 1;
COMP "epb_addr<19>" LOCATE = SITE "K22" LEVEL 1;
COMP "epb_data<10>" LOCATE = SITE "AH12" LEVEL 1;
COMP "epb_data<11>" LOCATE = SITE "AG13" LEVEL 1;
COMP "epb_data<12>" LOCATE = SITE "AH20" LEVEL 1;
COMP "epb_data<13>" LOCATE = SITE "AH19" LEVEL 1;
COMP "epb_data<14>" LOCATE = SITE "AH14" LEVEL 1;
COMP "epb_data<15>" LOCATE = SITE "AH13" LEVEL 1;
COMP "epb_r_w_n" LOCATE = SITE "AF20" LEVEL 1;
COMP "adc0_adc3wire_clk" LOCATE = SITE "F28" LEVEL 1;
COMP "epb_rdy" LOCATE = SITE "K12" LEVEL 1;
COMP "dly_clk_n" LOCATE = SITE "J17" LEVEL 1;
COMP "dly_clk_p" LOCATE = SITE "J16" LEVEL 1;
COMP "epb_addr_gp<0>" LOCATE = SITE "L21" LEVEL 1;
COMP "epb_addr_gp<1>" LOCATE = SITE "G22" LEVEL 1;
COMP "epb_addr_gp<2>" LOCATE = SITE "K23" LEVEL 1;
COMP "adc0di_n<0>" LOCATE = SITE "K34" LEVEL 1;
COMP "adc0di_n<1>" LOCATE = SITE "K32" LEVEL 1;
COMP "adc0di_n<2>" LOCATE = SITE "H33" LEVEL 1;
COMP "adc0di_n<3>" LOCATE = SITE "K26" LEVEL 1;
COMP "adc0di_n<4>" LOCATE = SITE "G31" LEVEL 1;
COMP "adc0di_n<5>" LOCATE = SITE "J25" LEVEL 1;
COMP "adc0di_n<6>" LOCATE = SITE "H27" LEVEL 1;
COMP "adc0di_n<7>" LOCATE = SITE "G26" LEVEL 1;
COMP "adc0di_p<0>" LOCATE = SITE "L34" LEVEL 1;
COMP "adc0di_p<1>" LOCATE = SITE "K33" LEVEL 1;
COMP "adc0di_p<2>" LOCATE = SITE "J32" LEVEL 1;
COMP "adc0di_p<3>" LOCATE = SITE "K27" LEVEL 1;
COMP "adc0di_p<4>" LOCATE = SITE "H30" LEVEL 1;
COMP "adc0di_p<5>" LOCATE = SITE "J24" LEVEL 1;
COMP "adc0di_p<6>" LOCATE = SITE "G27" LEVEL 1;
COMP "adc0di_p<7>" LOCATE = SITE "G25" LEVEL 1;
COMP "adc0dq_n<0>" LOCATE = SITE "M30" LEVEL 1;
COMP "adc0dq_n<1>" LOCATE = SITE "L31" LEVEL 1;
COMP "adc0dq_n<2>" LOCATE = SITE "J34" LEVEL 1;
COMP "adc0dq_n<3>" LOCATE = SITE "J26" LEVEL 1;
COMP "adc0dq_n<4>" LOCATE = SITE "H32" LEVEL 1;
COMP "adc0dq_n<5>" LOCATE = SITE "E34" LEVEL 1;
COMP "adc0dq_n<6>" LOCATE = SITE "E33" LEVEL 1;
COMP "adc0dq_n<7>" LOCATE = SITE "F26" LEVEL 1;
COMP "adc0dq_p<0>" LOCATE = SITE "L30" LEVEL 1;
COMP "adc0dq_p<1>" LOCATE = SITE "K31" LEVEL 1;
COMP "adc0dq_p<2>" LOCATE = SITE "H34" LEVEL 1;
COMP "adc0dq_p<3>" LOCATE = SITE "J27" LEVEL 1;
COMP "adc0dq_p<4>" LOCATE = SITE "G32" LEVEL 1;
COMP "adc0dq_p<5>" LOCATE = SITE "F33" LEVEL 1;
COMP "adc0dq_p<6>" LOCATE = SITE "E32" LEVEL 1;
COMP "adc0dq_p<7>" LOCATE = SITE "F25" LEVEL 1;
COMP "epb_clk_in" LOCATE = SITE "AH18" LEVEL 1;
COMP "r4_5g_specD5_led0_sync_ext<0>" LOCATE = SITE "AP26" LEVEL 1;
COMP "ppc_irq_n" LOCATE = SITE "G23" LEVEL 1;
COMP "adc0_adc3wire_data" LOCATE = SITE "C32" LEVEL 1;
COMP "epb_cs_n" LOCATE = SITE "K13" LEVEL 1;
COMP "epb_oe_n" LOCATE = SITE "AF21" LEVEL 1;
COMP "adc0di_d_n<0>" LOCATE = SITE "N30" LEVEL 1;
COMP "adc0di_d_n<1>" LOCATE = SITE "N28" LEVEL 1;
COMP "adc0di_d_n<2>" LOCATE = SITE "M26" LEVEL 1;
COMP "adc0di_d_n<3>" LOCATE = SITE "L28" LEVEL 1;
COMP "adc0di_d_n<4>" LOCATE = SITE "L24" LEVEL 1;
COMP "adc0clk_n" LOCATE = SITE "H20" LEVEL 1;
COMP "adc0di_d_n<5>" LOCATE = SITE "J29" LEVEL 1;
COMP "adc0clk_p" LOCATE = SITE "H19" LEVEL 1;
COMP "adc0di_d_n<6>" LOCATE = SITE "G28" LEVEL 1;
COMP "adc0di_d_n<7>" LOCATE = SITE "E31" LEVEL 1;
COMP "adc0di_d_p<0>" LOCATE = SITE "M31" LEVEL 1;
COMP "adc0di_d_p<1>" LOCATE = SITE "M28" LEVEL 1;
COMP "adc0di_d_p<2>" LOCATE = SITE "M25" LEVEL 1;
COMP "adc0di_d_p<3>" LOCATE = SITE "K28" LEVEL 1;
COMP "adc0di_d_p<4>" LOCATE = SITE "K24" LEVEL 1;
COMP "adc0di_d_p<5>" LOCATE = SITE "H29" LEVEL 1;
COMP "adc0di_d_p<6>" LOCATE = SITE "H28" LEVEL 1;
COMP "adc0di_d_p<7>" LOCATE = SITE "F31" LEVEL 1;
COMP "r4_5g_specD5_led1_new_acc_ext<0>" LOCATE = SITE "AL25" LEVEL 1;
COMP "adc0_modepin" LOCATE = SITE "E28" LEVEL 1;
COMP "adc0dq_d_n<0>" LOCATE = SITE "M27" LEVEL 1;
COMP "adc0dq_d_n<1>" LOCATE = SITE "K29" LEVEL 1;
COMP "adc0dq_d_n<2>" LOCATE = SITE "L26" LEVEL 1;
COMP "adc0dq_d_n<3>" LOCATE = SITE "J31" LEVEL 1;
COMP "adc0dq_d_n<4>" LOCATE = SITE "F34" LEVEL 1;
COMP "adc0dq_d_n<5>" LOCATE = SITE "F30" LEVEL 1;
COMP "adc0dq_d_n<6>" LOCATE = SITE "H24" LEVEL 1;
COMP "adc0dq_d_n<7>" LOCATE = SITE "F29" LEVEL 1;
COMP "adc0dq_d_p<0>" LOCATE = SITE "N27" LEVEL 1;
COMP "adc0dq_d_p<1>" LOCATE = SITE "L29" LEVEL 1;
COMP "adc0dq_d_p<2>" LOCATE = SITE "L25" LEVEL 1;
COMP "adc0dq_d_p<3>" LOCATE = SITE "J30" LEVEL 1;
COMP "adc0dq_d_p<4>" LOCATE = SITE "G33" LEVEL 1;
COMP "adc0dq_d_p<5>" LOCATE = SITE "G30" LEVEL 1;
COMP "adc0dq_d_p<6>" LOCATE = SITE "H25" LEVEL 1;
COMP "adc0dq_d_p<7>" LOCATE = SITE "E29" LEVEL 1;
COMP "adc0_adc3wire_spi_rst" LOCATE = SITE "C34" LEVEL 1;
PIN
        r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<70>
        = BEL
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<71>
        = BEL
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<70>
        = BEL
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<71>
        = BEL
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<70>
        = BEL
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<71>
        = BEL
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<70>
        = BEL
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<71>
        = BEL
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<70>
        = BEL
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<71>
        = BEL
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]"
        PINNAME CKB;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<1> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]"
        PINNAME CK;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<2> =
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]"
        PINNAME CKB;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME CLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP"
        PINNAME REGCLKBL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME CLKAU;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAL;
PIN
        r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>
        = BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP"
        PINNAME REGCLKAU;
TIMEGRP clk_86ebd779 = PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<71>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<70>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<71>"
        BEL "sys_block_inst/sys_block_inst/val_reqR" BEL
        "sys_block_inst/sys_block_inst/val_got" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_0" BEL
        "sys_block_inst/sys_block_inst/val_reqRR" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_0" BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC0_HALF"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_adc_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_adc_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_led1_new_acc_gateway"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_led1_new_acc_gateway"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay8/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay8/Mshreg_op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay47/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay47/Mshreg_op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay36/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay36/Mshreg_op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay14/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay14/Mshreg_op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay12/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay12/Mshreg_op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5/Mshreg_op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4/Mshreg_op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1/Mshreg_op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift/Mshreg_op_mem_46_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc3_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc3_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc2_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc2_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_sync_cnt_user_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_sync_cnt_user_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay20/op_mem_20_24_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay20/Mshreg_op_mem_20_24_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc1_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc1_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_snap_vacc0_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_snap_vacc0_bram_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_acc_cnt_user_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/Mshreg_r4_5g_specd5_acc_cnt_user_data_in_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/op_mem_20_24_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42/Mshreg_op_mem_20_24_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/op_mem_20_24_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25/Mshreg_op_mem_20_24_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5/Mshreg_op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46/Mshreg_op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38/Mshreg_op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17/Mshreg_op_mem_20_24_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/op_mem_20_24_2_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44/Mshreg_op_mem_20_24_2_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/op_mem_20_24_2_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27/Mshreg_op_mem_20_24_2_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/Mshreg_op_mem_20_24_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay4/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay4/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay33/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay33/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay32/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay32/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay30/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay30/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay3/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay3/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay22/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay22/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay2/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay2/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay/op_mem_20_24_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay/op_mem_20_24_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay28/op_mem_20_24_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay10/op_mem_20_24_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay24/op_mem_20_24_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay26/op_mem_20_24_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge1_a7b163b634/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/counter/count_reg_20_23_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/counter/count_reg_20_23_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux/pipe_16_22_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr/count_reg_20_23_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_1_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0/op_mem_91_20_0_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst/qspo_int_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst/qspo_int_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst/qspo_int_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst/qspo_int_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult__mult0000"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_0"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_10"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_11"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_12"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_13"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_14"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_15"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_16"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_17"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_18"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_19"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_20"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_21"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_22"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_23"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_24"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_25"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_26"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_27"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_28"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_29"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_30"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_value_31"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_3"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_4"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_5"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_6"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_7"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_8"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_9"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_10"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_11"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_12"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_13"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_14"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_15"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_16"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_17"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_18"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_19"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_20"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_ready_recap"
        BEL "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/fifo_rd_en" BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_16"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_17"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_18"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_19"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_20"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_21"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_22"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_23"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_24"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_25"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_26"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_27"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_28"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_29"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_30"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_31"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_48"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_49"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_50"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_51"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_52"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_53"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_54"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_55"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_56"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_57"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_58"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_59"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_60"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_61"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_62"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_63"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<2>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<1>"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]_pins<2>"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_16"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_17"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_18"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_19"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_20"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_21"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_22"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_23"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_24"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_25"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_26"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_27"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_48"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_49"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_50"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_51"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_52"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_53"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_54"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_55"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_56"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_57"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_58"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_59"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_60"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_61"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_62"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_63"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_led0_sync/r4_5g_specD5_led0_sync/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR"
        BEL
        "r4_5g_specD5_led1_new_acc/r4_5g_specD5_led1_new_acc/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_data_out_1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_data_out_2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_data_out_1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_data_out_2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_data_out_1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_data_out_2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_done"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_data_out_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_data_out_1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_data_out_2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_ready_pre"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_ready_recap"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_3"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_4"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_5"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_6"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_7"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_8"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_9"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_10"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_11"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_12"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_13"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_14"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_15"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_16"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_17"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_18"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_19"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_20"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_21"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_22"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_23"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_24"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_25"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_26"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_27"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_28"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_29"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_30"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_value_31"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/request_transfer_pre"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/request_transfer_recap"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/mem_c/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/mem_c/comp9.core_instance9/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<30>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<31>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<108>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<109>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<32>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<33>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<110>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/mem_c/comp11.core_instance11/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP_pins<111>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<70>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<71>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<226>"
        PIN
        "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP_pins<227>";
PIN
        r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<72>
        = BEL
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<73>
        = BEL
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<72>
        = BEL
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<73>
        = BEL
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<72>
        = BEL
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<73>
        = BEL
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<72>
        = BEL
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<73>
        = BEL
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<72>
        = BEL
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<73>
        = BEL
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/dcm_inst_pins<65> = BEL
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/dcm_inst" PINNAME
        PSCLK;
TIMEGRP epb_clk = PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<73>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<72>"
        PIN
        "r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb36_0_pins<73>"
        BEL "reset_block_inst/reset_block_inst/reset_o" BEL
        "reset_block_inst/reset_block_inst/delay_counter_0" BEL
        "reset_block_inst/reset_block_inst/delay_counter_1" BEL
        "reset_block_inst/reset_block_inst/delay_counter_2" BEL
        "reset_block_inst/reset_block_inst/delay_counter_3" BEL
        "reset_block_inst/reset_block_inst/delay_counter_4" BEL
        "reset_block_inst/reset_block_inst/delay_counter_5" BEL
        "reset_block_inst/reset_block_inst/delay_counter_6" BEL
        "reset_block_inst/reset_block_inst/delay_counter_7" BEL
        "reset_block_inst/reset_block_inst/delay_counter_8" BEL
        "reset_block_inst/reset_block_inst/delay_counter_9" BEL
        "reset_block_inst/reset_block_inst/delay_counter_10" BEL
        "reset_block_inst/reset_block_inst/delay_counter_11" BEL
        "reset_block_inst/reset_block_inst/delay_counter_12" BEL
        "reset_block_inst/reset_block_inst/delay_counter_13" BEL
        "reset_block_inst/reset_block_inst/delay_counter_14" BEL
        "reset_block_inst/reset_block_inst/delay_counter_15" BEL
        "reset_block_inst/reset_block_inst/delay_counter_16" BEL
        "reset_block_inst/reset_block_inst/delay_counter_17" BEL
        "reset_block_inst/reset_block_inst/delay_counter_18" BEL
        "reset_block_inst/reset_block_inst/delay_counter_19" BEL
        "reset_block_inst/reset_block_inst/delay_counter_20" BEL
        "reset_block_inst/reset_block_inst/delay_counter_21" BEL
        "reset_block_inst/reset_block_inst/delay_counter_22" BEL
        "reset_block_inst/reset_block_inst/delay_counter_23" BEL
        "reset_block_inst/reset_block_inst/delay_counter_24" BEL
        "reset_block_inst/reset_block_inst/delay_counter_25" BEL
        "reset_block_inst/reset_block_inst/delay_counter_26" BEL
        "reset_block_inst/reset_block_inst/delay_counter_27" BEL
        "reset_block_inst/reset_block_inst/delay_counter_28" BEL
        "reset_block_inst/reset_block_inst/delay_counter_29" BEL
        "reset_block_inst/reset_block_inst/delay_counter_30" BEL
        "reset_block_inst/reset_block_inst/delay_counter_31" BEL
        "reset_block_inst/reset_block_inst/width_counter_0" BEL
        "reset_block_inst/reset_block_inst/width_counter_1" BEL
        "reset_block_inst/reset_block_inst/width_counter_2" BEL
        "reset_block_inst/reset_block_inst/width_counter_3" BEL
        "reset_block_inst/reset_block_inst/width_counter_4" BEL
        "reset_block_inst/reset_block_inst/width_counter_5" BEL
        "reset_block_inst/reset_block_inst/width_counter_6" BEL
        "reset_block_inst/reset_block_inst/width_counter_7" BEL
        "reset_block_inst/reset_block_inst/width_counter_8" BEL
        "reset_block_inst/reset_block_inst/width_counter_9" BEL
        "reset_block_inst/reset_block_inst/width_counter_10" BEL
        "reset_block_inst/reset_block_inst/width_counter_11" BEL
        "reset_block_inst/reset_block_inst/width_counter_12" BEL
        "reset_block_inst/reset_block_inst/width_counter_13" BEL
        "reset_block_inst/reset_block_inst/width_counter_14" BEL
        "reset_block_inst/reset_block_inst/width_counter_15" BEL
        "reset_block_inst/reset_block_inst/width_counter_16" BEL
        "reset_block_inst/reset_block_inst/width_counter_17" BEL
        "reset_block_inst/reset_block_inst/width_counter_18" BEL
        "reset_block_inst/reset_block_inst/width_counter_19" BEL
        "reset_block_inst/reset_block_inst/width_counter_20" BEL
        "reset_block_inst/reset_block_inst/width_counter_21" BEL
        "reset_block_inst/reset_block_inst/width_counter_22" BEL
        "reset_block_inst/reset_block_inst/width_counter_23" BEL
        "reset_block_inst/reset_block_inst/width_counter_24" BEL
        "reset_block_inst/reset_block_inst/width_counter_25" BEL
        "reset_block_inst/reset_block_inst/width_counter_26" BEL
        "reset_block_inst/reset_block_inst/width_counter_27" BEL
        "reset_block_inst/reset_block_inst/width_counter_28" BEL
        "reset_block_inst/reset_block_inst/width_counter_29" BEL
        "reset_block_inst/reset_block_inst/width_counter_30" BEL
        "reset_block_inst/reset_block_inst/width_counter_31" BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL "opb0/opb0/POR_FF_I" BEL "opb0/opb0/POR_SRL_I/SRL16E" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_cs_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_oe_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_16" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_17" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_18" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_19" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_20" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_21" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_22" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/M_select_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_10" BEL
        "sys_block_inst/sys_block_inst/val_gotRR" BEL
        "sys_block_inst/sys_block_inst/Mshreg_val_gotRR" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_1" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_0" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_4" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_2" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_3" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_7" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_5" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_6" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_10" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_8" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_9" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_13" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_11" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_12" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_16" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_14" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_15" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_19" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_17" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_18" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_22" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_20" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_21" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_25" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_23" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_24" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_28" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_26" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_27" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_31" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_29" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_30" BEL
        "sys_block_inst/sys_block_inst/Sl_xferAck" BEL
        "sys_block_inst/sys_block_inst/soft_reset" BEL
        "sys_block_inst/sys_block_inst/latch_start" BEL
        "sys_block_inst/sys_block_inst/bus_wait" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_0" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd1" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd2" BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_adc1_sample_RR"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/Mshreg_adc0_adc1_sample_RR"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_adc0_sample_RR"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/Mshreg_adc1_adc0_sample_RR"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_progress_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_progress_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_23"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_16"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_progress_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_progress_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_14"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_15"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_address_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_address_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_address_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_address_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_address_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_address_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_psincdec"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_modepin_int"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_10"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_11"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_14"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_12"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_13"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_15"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_10"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_11"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_modepin_int"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_12"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_data_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_data_13"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_state_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_state_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_state_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_progress_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_progress_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/xfer_progress_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_state_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_state_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_state_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_22"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_21"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_20"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_19"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_18"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_17"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_15"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_14"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_13"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_12"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_11"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_10"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/shift_register_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_progress_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_progress_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/xfer_progress_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_3wire_request_int"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_3wire_request_int"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clk_counter_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clk_counter_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_psen"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/conf_state_FSM_FFd2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/conf_state_FSM_FFd2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/conf_state_FSM_FFd1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/conf_state_FSM_FFd3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/conf_state_FSM_FFd1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/conf_state_FSM_FFd3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/clear_wait_2"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_9"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_8"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_7"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_6"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_5"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_4"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_3"
        BEL
        "opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0/clear_wait_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/lock" BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_10"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_11"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_12"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_13"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_14"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_15"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_16"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_17"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_18"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_19"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_20"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_21"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_22"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_23"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_24"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_25"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_26"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_27"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_28"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_29"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_30"
        BEL
        "r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_sampled_31"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_ready"
        BEL "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/lock" BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/register_done_recap"
        PIN
        "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/dcm_inst_pins<65>"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_ready"
        BEL "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/lock" BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/ip2bus_rdack"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/ip2bus_rdack"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/ip2bus_rdack"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/ip2bus_rdack"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/ip2bus_rdack"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_25"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_19"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_24"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_31"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_30"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_26"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_29"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_27"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_28"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_10"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_11"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_3"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_12"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_13"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_4"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_15"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_14"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_5"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_20"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_6"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_7"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_16"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_21"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_17"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_22"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_23"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_8"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_18"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_value_int_9"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/transfert_done"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_ready"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_done_pre"
        BEL
        "r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/register_done_recap"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_3"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_4"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_5"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_6"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_7"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_8"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_9"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_10"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_11"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_12"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_13"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_14"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_15"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_16"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_17"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_18"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_19"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_20"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_21"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_22"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_23"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_24"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_25"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_26"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_27"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_28"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_29"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_30"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_latched_31"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_be_s0_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/lock"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/request_transfer"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_0"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_1"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_2"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_3"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_4"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_5"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_6"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_7"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_8"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_9"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_10"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_11"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_12"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_13"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_14"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_15"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_16"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_17"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_18"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_19"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_20"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_21"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_22"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_23"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_24"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_25"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_26"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_27"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_28"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_29"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_30"
        BEL
        "r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_sampled_31";
NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;
NET "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_clk_buf" PERIOD =
        6.6667 ns HIGH 50%;
NET "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_clk_buf" PERIOD =
        6.6667 ns HIGH 50%;
TS_clk_86ebd779 = PERIOD TIMEGRP "clk_86ebd779" 6.6667 ns HIGH 50%;
TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;
SCHEMATIC END;

