INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:32:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.099ns (31.801%)  route 4.501ns (68.199%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1782, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X25Y70         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=24, routed)          0.441     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X24Y71         LUT5 (Prop_lut5_I0_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.465 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.465    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.514 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.514    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.563 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.563    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X24Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.716 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[1]
                         net (fo=9, routed)           0.377     2.092    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_6
    SLICE_X23Y72         LUT3 (Prop_lut3_I0_O)        0.119     2.211 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.488     2.699    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X21Y75         LUT6 (Prop_lut6_I0_O)        0.043     2.742 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2/O
                         net (fo=2, routed)           0.320     3.062    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I2_O)        0.043     3.105 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=9, routed)           0.472     3.577    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]_0
    SLICE_X25Y75         LUT4 (Prop_lut4_I2_O)        0.043     3.620 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=23, routed)          0.352     3.972    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X25Y75         LUT6 (Prop_lut6_I0_O)        0.043     4.015 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_10/O
                         net (fo=24, routed)          0.377     4.392    lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_10_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.435 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_2/O
                         net (fo=1, routed)           0.376     4.811    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X24Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.002 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.002    addf0/operator/ltOp_carry__1_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.051 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.051    addf0/operator/ltOp_carry__2_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.178 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.395     5.573    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[0]_0[0]
    SLICE_X25Y78         LUT2 (Prop_lut2_I0_O)        0.136     5.709 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.709    addf0/operator/p_1_in[0]
    SLICE_X25Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.936 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.936    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.043 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.425     6.469    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[24]_2[2]
    SLICE_X25Y80         LUT5 (Prop_lut5_I1_O)        0.118     6.587 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_3/O
                         net (fo=12, routed)          0.173     6.760    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_3_n_0
    SLICE_X27Y80         LUT6 (Prop_lut6_I4_O)        0.043     6.803 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, routed)           0.306     7.108    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X29Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1782, unset)         0.483     8.183    addf0/operator/RightShifterComponent/clk
    SLICE_X29Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X29Y79         FDRE (Setup_fdre_C_R)       -0.295     7.852    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  0.744    




