library ieee;
USE ieee.std_logic_1164.all;

ENTITY exp4a IS
  PORT (SW: IN STD_LOGIC_VECTOR(17 downto 0);
		HEX0: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX1: OUT STD_LOGIC_VECTOR(0 to 6);		
		HEX2: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX3: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX4: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX5: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX6: OUT STD_LOGIC_VECTOR(0 to 6);
		HEX7: OUT STD_LOGIC_VECTOR(0 to 6);
		LEDR: OUT STD_LOGIC_VECTOR(17 downto 0);
		KEY : IN STD_LOGIC_VECTOR(3 downto 0));
END exp4a;

ARCHITECTURE experimento OF exp4a IS

	COMPONENT Contador8b IS
		PORT ( T : IN STD_LOGIC;
			clk, clr : IN STD_LOGIC ;
			Qout : OUT STD_LOGIC_VECTOR(7 downto 0));
	END COMPONENT Contador8b;
	
	SIGNAL Nclock : STD_LOGIC;
	SIGNAL Nclear : STD_LOGIC;
	SIGNAL T : STD_LOGIC;
	SIGNAL Q : STD_LOGIC_VECTOR(7 downto 0);
	
	BEGIN
	Nclock <= NOT KEY(0);
	Nclear <= NOT KEY(1);
	T <= NOT KEY(2);
	
	
	A01 : Contador8b port map(T, Nclock, Nclear, Q);
	A02 : Decoder port map (Q(3 downto 0), HEX0(0 to 6));
	A03 : Decoder port map (Q(7 downto 4), HEX1(0 to 6));
	
	
END experimento;