verilog work ../../DCM_100M.v
verilog work ../example_design/DCM_100M_exdes.v
