INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'adrien.failler' on host '23hp012.univ-brest.fr' (Linux_x86_64 version 6.1.0-18-amd64) on Tue Mar 04 11:20:11 CET 2025
INFO: [HLS 200-10] On os Debian GNU/Linux 12 (bookworm)
INFO: [HLS 200-10] In directory '/home/etudiants/master1/adrien.failler/FPGA/TP1'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project exo1_prj 
INFO: [HLS 200-10] Opening project '/home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj'.
INFO: [HLS 200-1510] Running: set_top exo1 
INFO: [HLS 200-1510] Running: add_files exo1.c 
INFO: [HLS 200-10] Adding design file 'exo1.c' to the project
INFO: [HLS 200-1510] Running: add_files exo1.h 
INFO: [HLS 200-10] Adding design file 'exo1.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb exo1_test.c -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'exo1_test.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./exo1_prj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name exo1 exo1 
INFO: [HLS 200-1510] Running: set_directive_pipeline exo1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 286.832 MB.
INFO: [HLS 200-10] Analyzing design file 'exo1.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.39 seconds; current allocated memory: 288.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/etudiants/master1/adrien.failler/FPGA/TP1/exo1_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.19 seconds. CPU system time: 0.17 seconds. Elapsed time: 6.53 seconds; current allocated memory: 290.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 290.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.133 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 311.590 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 311.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'exo1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exo1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exo1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'exo1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 311.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 311.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exo1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'exo1/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'exo1/c1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'exo1/c2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'exo1/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'exo1/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'exo1' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exo1' pipeline 'exo1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exo1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 311.590 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 314.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for exo1.
INFO: [VLOG 209-307] Generating Verilog RTL for exo1.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.78 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.84 seconds; current allocated memory: 27.793 MB.
INFO: [HLS 200-112] Total CPU user time: 2.86 seconds. Total CPU system time: 0.53 seconds. Total elapsed time: 9.12 seconds; peak allocated memory: 314.625 MB.
