<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-signed-gte*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-SIGNED-GTE_A2">Click for *vl-1-bit-signed-gte* in the Full Manual</a></h3>

<p>Degenerate, single-bit signed greater-than-or-equal module.</p><p>This is a gate-based module that is semantically equivalent to:</p> 
 
<pre class="code">module VL_1_BIT_SIGNED_GTE (out, a, b);
  output out;
  input signed a;
  input signed b;

  assign out = a &gt;= b;
endmodule</pre> 
 
<p>Since Verilog uses 2's complement as its representation of signed numbers, 
in the degenerate world of sign-bits we should have "0 means 0 and 1 means 
-1".  So, counterintuitively, <span class="v">a &gt;= b</span> holds except when <span class="v">a = 1</span> 
and <span class="v">b = 0</span>.</p> 
 
<p><b>Warning:</b> The above is indeed the behavior implemented by NCVerilog. 
But Verilog-XL appears to be buggy and instead produces results that are 
consistent with an unsigned interpretation; see tests/test-scomp.v.</p> 
 
<p>Our actual module is:</p> 
 
<pre class="code">module VL_1_BIT_SIGNED_GTE (out, a, b);
  output out;
  input a, b;
  wire bbar, mainbar, main, xa, xb, xab;

  not(bbar, b);                    // assign main = ~(a &amp; ~b)
  and(mainbar, a, bbar);
  not(main, mainbar);

  xor(xb, b, b);                   // Propagate Xes
  xor(xa, a, a);
  xor(xab, xa, xb);
  xor(out, xab, main);
endmodule</pre><p><b>Definition: </b>*vl-1-bit-signed-gte*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-signed-gte*
 (<a href="ACL2____B_A2.html">b*</a>
  ((name (<a href="ACL2____HONS-COPY.html">hons-copy</a> "VL_1_BIT_SIGNED_GTE"))
   ((<a href="ACL2____MV.html">mv</a> out-expr
        out-port out-portdecl out-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
   ((<a href="ACL2____MV.html">mv</a> a-expr a-port a-portdecl a-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "a" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> b-expr b-port b-portdecl b-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "b" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> bbar-expr bbar-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "bbar"))
   ((<a href="ACL2____MV.html">mv</a> mainbar-expr mainbar-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "mainbar"))
   ((<a href="ACL2____MV.html">mv</a> main-expr main-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "main"))
   ((<a href="ACL2____MV.html">mv</a> xa-expr xa-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "xa"))
   ((<a href="ACL2____MV.html">mv</a> xb-expr xb-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "xb"))
   ((<a href="ACL2____MV.html">mv</a> xab-expr xab-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKWIRE.html">vl-primitive-mkwire</a> "xab"))
   (bbar-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-not*
                              "mk_bbar" bbar-expr b-expr))
   (mainbar-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-and* "mk_mainbar"
                                 mainbar-expr a-expr bbar-expr))
   (main-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-not*
                              "mk_main" main-expr mainbar-expr))
   (xb-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                            "mk_xb" xb-expr b-expr b-expr))
   (xa-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                            "mk_xa" xa-expr a-expr a-expr))
   (xab-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                             "mk_xab" xab-expr xa-expr xb-expr))
   (out-inst (<a href="VL2014____VL-SIMPLE-INST.html">vl-simple-inst</a> *vl-1-bit-xor*
                             "mk_out" out-expr xab-expr main-expr)))
  (<a href="ACL2____HONS-COPY.html">hons-copy</a>
       (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
            :name name
            :origname name
            :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port a-port b-port)
            :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl a-portdecl b-portdecl)
            :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl
                            a-vardecl b-vardecl bbar-vardecl
                            mainbar-vardecl main-vardecl
                            xa-vardecl xb-vardecl xab-vardecl)
            :modinsts (<a href="COMMON-LISP____LIST.html">list</a> bbar-inst mainbar-inst main-inst
                            xa-inst xb-inst xab-inst out-inst)
            :minloc *vl-fakeloc*
            :maxloc *vl-fakeloc*))))</pre> 
 

</body>
</html>
