============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     fpga
   Run Date =   Mon Mar  9 17:54:04 2020

   Run on =     DESKTOP-5VC2SBS
============================================================
RUN-1002 : start command "open_project LED1.al"
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db LED1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near ')' in LED1.v(5)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near ')' in LED1.v(5)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: 'buzz' is not declared in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(26)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: 'buzz' is not declared in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(26)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 116/0 useful/useless nets, 92/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 9 (3.89), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 33 instances into 10 LUTs, name keeping = 30%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 68/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 26/41 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |40    |24    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 198, tnet num: 71, tinst num: 27, tnode num: 254, tedge num: 348.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 30 clock pins, and constraint 56 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 27879
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 15620.8, overlap = 0
PHY-3002 : Step(2): len = 8911.2, overlap = 0
PHY-3002 : Step(3): len = 6579.2, overlap = 0
PHY-3002 : Step(4): len = 5514.6, overlap = 0
PHY-3002 : Step(5): len = 4392.9, overlap = 0
PHY-3002 : Step(6): len = 3454.4, overlap = 0
PHY-3002 : Step(7): len = 2848.4, overlap = 0
PHY-3002 : Step(8): len = 2179.5, overlap = 0
PHY-3002 : Step(9): len = 1677.2, overlap = 0
PHY-3002 : Step(10): len = 1411.6, overlap = 0
PHY-3002 : Step(11): len = 1268.1, overlap = 0
PHY-3002 : Step(12): len = 1197.3, overlap = 0
PHY-3002 : Step(13): len = 1197.3, overlap = 0
PHY-3002 : Step(14): len = 1201.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003189s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(15): len = 1163.6, overlap = 0
PHY-3002 : Step(16): len = 1171, overlap = 0
PHY-3002 : Step(17): len = 1171, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(18): len = 1165.1, overlap = 1.5
PHY-3002 : Step(19): len = 1165.1, overlap = 1.5
PHY-3002 : Step(20): len = 1163.3, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015385s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (203.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(21): len = 2015.6, overlap = 0
PHY-3002 : Step(22): len = 1790.7, overlap = 0
PHY-3002 : Step(23): len = 1484.7, overlap = 1.5
PHY-3002 : Step(24): len = 1335.4, overlap = 1.75
PHY-3002 : Step(25): len = 1242.7, overlap = 1.75
PHY-3002 : Step(26): len = 1200.9, overlap = 1.75
PHY-3002 : Step(27): len = 1182.7, overlap = 1.75
PHY-3002 : Step(28): len = 1184, overlap = 1.75
PHY-3002 : Step(29): len = 1185.6, overlap = 1.75
PHY-3002 : Step(30): len = 1168.9, overlap = 1.75
PHY-3002 : Step(31): len = 1163.3, overlap = 1.75
PHY-3002 : Step(32): len = 1163.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1703, Over = 0
PHY-3001 : Final: Len = 1703, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.1%)

RUN-1003 : finish command "place" in  1.119771s wall, 1.375000s user + 0.765625s system = 2.140625s CPU (191.2%)

RUN-1004 : used memory is 165 MB, reserved memory is 115 MB, peak memory is 180 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 22 to 21
PHY-1001 : Pin misalignment score is improved from 21 to 21
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012724s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (245.6%)

PHY-1001 : End global routing;  0.064348s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (121.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3416
PHY-1001 : End Routed; 0.091129s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (205.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.457159s wall, 4.265625s user + 0.453125s system = 4.718750s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.595532s wall, 4.406250s user + 0.484375s system = 4.890625s CPU (106.4%)

RUN-1004 : used memory is 280 MB, reserved memory is 231 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 73, pip num: 380
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 97 valid insts, and 1137 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.325020s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (105.0%)

RUN-1004 : used memory is 406 MB, reserved memory is 364 MB, peak memory is 822 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.325619s wall, 0.687500s user + 0.203125s system = 0.890625s CPU (12.2%)

RUN-1004 : used memory is 432 MB, reserved memory is 392 MB, peak memory is 822 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.224438s wall, 2.140625s user + 0.281250s system = 2.421875s CPU (26.3%)

RUN-1004 : used memory is 289 MB, reserved memory is 241 MB, peak memory is 822 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/2 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/2 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 116/0 useful/useless nets, 92/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 9 (3.89), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 33 instances into 10 LUTs, name keeping = 30%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 68/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 26/41 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |40    |24    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 199, tnet num: 71, tinst num: 27, tnode num: 255, tedge num: 350.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 30 clock pins, and constraint 56 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 28071
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 15805.5, overlap = 0
PHY-3002 : Step(34): len = 9029.2, overlap = 0
PHY-3002 : Step(35): len = 6681.9, overlap = 0
PHY-3002 : Step(36): len = 5584.6, overlap = 0
PHY-3002 : Step(37): len = 4498.8, overlap = 0
PHY-3002 : Step(38): len = 3614, overlap = 0
PHY-3002 : Step(39): len = 2975.1, overlap = 0
PHY-3002 : Step(40): len = 2352.6, overlap = 0
PHY-3002 : Step(41): len = 1825.5, overlap = 0
PHY-3002 : Step(42): len = 1544.3, overlap = 0
PHY-3002 : Step(43): len = 1403.1, overlap = 0
PHY-3002 : Step(44): len = 1308.7, overlap = 0
PHY-3002 : Step(45): len = 1314.2, overlap = 0
PHY-3002 : Step(46): len = 1314.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003228s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (968.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(47): len = 1296.7, overlap = 0
PHY-3002 : Step(48): len = 1296.7, overlap = 0
PHY-3002 : Step(49): len = 1283.5, overlap = 0
PHY-3002 : Step(50): len = 1283.5, overlap = 0
PHY-3002 : Step(51): len = 1277, overlap = 0
PHY-3002 : Step(52): len = 1270.9, overlap = 0
PHY-3002 : Step(53): len = 1270.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(54): len = 1261.8, overlap = 1.5
PHY-3002 : Step(55): len = 1262, overlap = 1.5
PHY-3002 : Step(56): len = 1262, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 1775.2, overlap = 0.5
PHY-3002 : Step(58): len = 1616.9, overlap = 1.25
PHY-3002 : Step(59): len = 1450.4, overlap = 1.75
PHY-3002 : Step(60): len = 1341.7, overlap = 1.75
PHY-3002 : Step(61): len = 1278.6, overlap = 1.75
PHY-3002 : Step(62): len = 1264.8, overlap = 1.75
PHY-3002 : Step(63): len = 1268.5, overlap = 1.75
PHY-3002 : Step(64): len = 1260.2, overlap = 1.75
PHY-3002 : Step(65): len = 1257.1, overlap = 1.75
PHY-3002 : Step(66): len = 1257.1, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.1%)

PHY-3001 : Legalized: Len = 1809, Over = 0
PHY-3001 : Final: Len = 1809, Over = 0
PHY-3001 : Improving timing with driver duplication.
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1984, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 2080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.2%)

RUN-1003 : finish command "place" in  1.170815s wall, 1.546875s user + 0.656250s system = 2.203125s CPU (188.2%)

RUN-1004 : used memory is 296 MB, reserved memory is 246 MB, peak memory is 822 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1984, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 2080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.5%)

PHY-1001 : End global routing;  0.066774s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (759.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.119649s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (130.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3456
PHY-1001 : End DR Iter 1; 0.006065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.265559s wall, 1.000000s user + 0.312500s system = 1.312500s CPU (103.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.405936s wall, 1.156250s user + 0.312500s system = 1.468750s CPU (104.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 265 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 73, pip num: 398
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 98 valid insts, and 1173 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.296485s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (103.6%)

RUN-1004 : used memory is 418 MB, reserved memory is 374 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.322209s wall, 0.703125s user + 0.234375s system = 0.937500s CPU (12.8%)

RUN-1004 : used memory is 445 MB, reserved memory is 402 MB, peak memory is 844 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.176790s wall, 2.093750s user + 0.328125s system = 2.421875s CPU (26.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 269 MB, peak memory is 844 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 91/0 useful/useless nets, 67/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 116/0 useful/useless nets, 92/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 9 (3.89), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 33 instances into 10 LUTs, name keeping = 30%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 68/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 26/41 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |40    |24    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 198, tnet num: 71, tinst num: 27, tnode num: 254, tedge num: 348.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 30 clock pins, and constraint 56 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004314s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (724.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 27879
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 15620.8, overlap = 0
PHY-3002 : Step(68): len = 8911.2, overlap = 0
PHY-3002 : Step(69): len = 6579.2, overlap = 0
PHY-3002 : Step(70): len = 5514.6, overlap = 0
PHY-3002 : Step(71): len = 4392.9, overlap = 0
PHY-3002 : Step(72): len = 3454.4, overlap = 0
PHY-3002 : Step(73): len = 2848.4, overlap = 0
PHY-3002 : Step(74): len = 2179.5, overlap = 0
PHY-3002 : Step(75): len = 1677.2, overlap = 0
PHY-3002 : Step(76): len = 1411.6, overlap = 0
PHY-3002 : Step(77): len = 1268.1, overlap = 0
PHY-3002 : Step(78): len = 1197.3, overlap = 0
PHY-3002 : Step(79): len = 1197.3, overlap = 0
PHY-3002 : Step(80): len = 1201.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(81): len = 1163.6, overlap = 0
PHY-3002 : Step(82): len = 1171, overlap = 0
PHY-3002 : Step(83): len = 1171, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(84): len = 1165.1, overlap = 1.5
PHY-3002 : Step(85): len = 1165.1, overlap = 1.5
PHY-3002 : Step(86): len = 1163.3, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014146s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(87): len = 2015.6, overlap = 0
PHY-3002 : Step(88): len = 1790.7, overlap = 0
PHY-3002 : Step(89): len = 1484.7, overlap = 1.5
PHY-3002 : Step(90): len = 1335.4, overlap = 1.75
PHY-3002 : Step(91): len = 1242.7, overlap = 1.75
PHY-3002 : Step(92): len = 1200.9, overlap = 1.75
PHY-3002 : Step(93): len = 1182.7, overlap = 1.75
PHY-3002 : Step(94): len = 1184, overlap = 1.75
PHY-3002 : Step(95): len = 1185.6, overlap = 1.75
PHY-3002 : Step(96): len = 1168.9, overlap = 1.75
PHY-3002 : Step(97): len = 1163.3, overlap = 1.75
PHY-3002 : Step(98): len = 1163.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005000s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (312.5%)

PHY-3001 : Legalized: Len = 1703, Over = 0
PHY-3001 : Final: Len = 1703, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014492s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (215.6%)

RUN-1003 : finish command "place" in  1.116099s wall, 1.281250s user + 0.593750s system = 1.875000s CPU (168.0%)

RUN-1004 : used memory is 322 MB, reserved memory is 276 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 22 to 21
PHY-1001 : Pin misalignment score is improved from 21 to 21
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 73 nets
RUN-1001 : 40 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012353s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (253.0%)

PHY-1001 : End global routing;  0.067271s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (139.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3416
PHY-1001 : End Routed; 0.087806s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (213.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.210660s wall, 1.046875s user + 0.265625s system = 1.312500s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.350080s wall, 1.203125s user + 0.281250s system = 1.484375s CPU (109.9%)

RUN-1004 : used memory is 318 MB, reserved memory is 272 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   24   out of  19600    0.12%
#reg                   25   out of  19600    0.13%
#le                    40
  #lut only            15   out of     40   37.50%
  #reg only            16   out of     40   40.00%
  #lut&reg              9   out of     40   22.50%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 73, pip num: 380
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 97 valid insts, and 1137 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.292113s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (100.4%)

RUN-1004 : used memory is 426 MB, reserved memory is 383 MB, peak memory is 856 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.217178s wall, 0.546875s user + 0.328125s system = 0.875000s CPU (12.1%)

RUN-1004 : used memory is 454 MB, reserved memory is 412 MB, peak memory is 856 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088236s wall, 1.921875s user + 0.390625s system = 2.312500s CPU (25.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 279 MB, peak memory is 856 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004518s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19845.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(99): len = 15174.8, overlap = 0
PHY-3002 : Step(100): len = 12656.2, overlap = 0
PHY-3002 : Step(101): len = 10758.5, overlap = 0
PHY-3002 : Step(102): len = 8972.5, overlap = 0
PHY-3002 : Step(103): len = 8113.7, overlap = 0
PHY-3002 : Step(104): len = 7001.4, overlap = 0
PHY-3002 : Step(105): len = 6105.3, overlap = 0
PHY-3002 : Step(106): len = 5226.2, overlap = 0
PHY-3002 : Step(107): len = 4377.5, overlap = 0
PHY-3002 : Step(108): len = 3562.1, overlap = 0
PHY-3002 : Step(109): len = 2825.3, overlap = 0
PHY-3002 : Step(110): len = 2238.4, overlap = 0
PHY-3002 : Step(111): len = 1723.4, overlap = 0
PHY-3002 : Step(112): len = 1281.6, overlap = 0
PHY-3002 : Step(113): len = 1148, overlap = 0
PHY-3002 : Step(114): len = 1104.6, overlap = 0
PHY-3002 : Step(115): len = 1099, overlap = 0
PHY-3002 : Step(116): len = 1099, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003190s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (489.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(117): len = 1091.4, overlap = 0
PHY-3002 : Step(118): len = 1091.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(119): len = 1093, overlap = 1.5
PHY-3002 : Step(120): len = 1093, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(121): len = 1991.7, overlap = 0.25
PHY-3002 : Step(122): len = 1617.8, overlap = 0.75
PHY-3002 : Step(123): len = 1353.2, overlap = 2.25
PHY-3002 : Step(124): len = 1262.3, overlap = 2.25
PHY-3002 : Step(125): len = 1196.9, overlap = 2.25
PHY-3002 : Step(126): len = 1162.9, overlap = 2.25
PHY-3002 : Step(127): len = 1117.7, overlap = 2.25
PHY-3002 : Step(128): len = 1114.6, overlap = 2.25
PHY-3002 : Step(129): len = 1104.2, overlap = 2.25
PHY-3002 : Step(130): len = 1102.9, overlap = 2.25
PHY-3002 : Step(131): len = 1102.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1727.4, Over = 0
PHY-3001 : Final: Len = 1727.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014351s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (217.8%)

RUN-1003 : finish command "place" in  1.136283s wall, 1.515625s user + 0.781250s system = 2.296875s CPU (202.1%)

RUN-1004 : used memory is 339 MB, reserved memory is 300 MB, peak memory is 856 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013756s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (227.2%)

PHY-1001 : End global routing;  0.068759s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.082904s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (94.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3440
PHY-1001 : End DR Iter 1; 0.004134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (378.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.210507s wall, 0.937500s user + 0.312500s system = 1.250000s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.350238s wall, 1.078125s user + 0.328125s system = 1.406250s CPU (104.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 298 MB, peak memory is 866 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 384
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 96 valid insts, and 1171 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.280397s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 438 MB, reserved memory is 397 MB, peak memory is 866 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.246345s wall, 0.468750s user + 0.156250s system = 0.625000s CPU (8.6%)

RUN-1004 : used memory is 467 MB, reserved memory is 426 MB, peak memory is 866 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.077459s wall, 1.875000s user + 0.203125s system = 2.078125s CPU (22.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 303 MB, peak memory is 866 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.286934s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (100.8%)

RUN-1004 : used memory is 438 MB, reserved memory is 397 MB, peak memory is 866 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.363129s wall, 0.734375s user + 0.250000s system = 0.984375s CPU (13.4%)

RUN-1004 : used memory is 467 MB, reserved memory is 427 MB, peak memory is 866 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.217577s wall, 2.078125s user + 0.375000s system = 2.453125s CPU (26.6%)

RUN-1004 : used memory is 341 MB, reserved memory is 297 MB, peak memory is 866 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/2 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/0 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (736.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19443.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(132): len = 14898.1, overlap = 0
PHY-3002 : Step(133): len = 12378.3, overlap = 0
PHY-3002 : Step(134): len = 10575, overlap = 0
PHY-3002 : Step(135): len = 8889.9, overlap = 0
PHY-3002 : Step(136): len = 7979.3, overlap = 0
PHY-3002 : Step(137): len = 6921, overlap = 0
PHY-3002 : Step(138): len = 5871.6, overlap = 0
PHY-3002 : Step(139): len = 5131.3, overlap = 0
PHY-3002 : Step(140): len = 4229.3, overlap = 0
PHY-3002 : Step(141): len = 3349.5, overlap = 0
PHY-3002 : Step(142): len = 2710.6, overlap = 0
PHY-3002 : Step(143): len = 2106.3, overlap = 0
PHY-3002 : Step(144): len = 1487, overlap = 0
PHY-3002 : Step(145): len = 1128.7, overlap = 0
PHY-3002 : Step(146): len = 975.4, overlap = 0
PHY-3002 : Step(147): len = 962.4, overlap = 0
PHY-3002 : Step(148): len = 962.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(149): len = 951, overlap = 0
PHY-3002 : Step(150): len = 951, overlap = 0
PHY-3002 : Step(151): len = 957.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(152): len = 950.4, overlap = 1.5
PHY-3002 : Step(153): len = 950.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(154): len = 1639.8, overlap = 0
PHY-3002 : Step(155): len = 1345.6, overlap = 0.5
PHY-3002 : Step(156): len = 1061.1, overlap = 1.5
PHY-3002 : Step(157): len = 999.8, overlap = 2
PHY-3002 : Step(158): len = 980.9, overlap = 2
PHY-3002 : Step(159): len = 977.7, overlap = 2
PHY-3002 : Step(160): len = 974.9, overlap = 2
PHY-3002 : Step(161): len = 957.8, overlap = 2
PHY-3002 : Step(162): len = 954.7, overlap = 2
PHY-3002 : Step(163): len = 960.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004900s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1385.4, Over = 0
PHY-3001 : Final: Len = 1385.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014347s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (217.8%)

RUN-1003 : finish command "place" in  1.094602s wall, 1.375000s user + 0.546875s system = 1.921875s CPU (175.6%)

RUN-1004 : used memory is 349 MB, reserved memory is 304 MB, peak memory is 866 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 22 to 20
PHY-1001 : Pin misalignment score is improved from 20 to 20
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.9%)

PHY-1001 : End global routing;  0.066412s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001736s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 2736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.054857s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (170.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 2736
PHY-1001 : End DR Iter 1; 0.004131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.199168s wall, 0.937500s user + 0.328125s system = 1.265625s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.336585s wall, 1.078125s user + 0.328125s system = 1.406250s CPU (105.2%)

RUN-1004 : used memory is 342 MB, reserved memory is 293 MB, peak memory is 877 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 355
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 75 valid insts, and 1113 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.309418s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.2%)

RUN-1004 : used memory is 448 MB, reserved memory is 406 MB, peak memory is 877 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.340976s wall, 0.875000s user + 0.171875s system = 1.046875s CPU (14.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 437 MB, peak memory is 877 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.220041s wall, 2.296875s user + 0.203125s system = 2.500000s CPU (27.1%)

RUN-1004 : used memory is 354 MB, reserved memory is 307 MB, peak memory is 877 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 124/1 useful/useless nets, 99/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 1, 94 better
SYN-1014 : Optimize round 2
SYN-1032 : 78/48 useful/useless nets, 53/24 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 78/0 useful/useless nets, 53/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           49
  #and                  1
  #nand                 0
  #or                  23
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 24
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |25     |24     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 83/2 useful/useless nets, 59/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 116/0 useful/useless nets, 92/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-1032 : 110/0 useful/useless nets, 86/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 135/0 useful/useless nets, 111/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 13 (3.77), #lev = 3 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 53 instances into 13 LUTs, name keeping = 15%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 13 LUT to BLE ...
SYN-4008 : Packed 13 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 12 SEQ (41 nodes)...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 12 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 25/40 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   27   out of  19600    0.14%
#reg                   24   out of  19600    0.12%
#le                    39
  #lut only            15   out of     39   38.46%
  #reg only            12   out of     39   30.77%
  #lut&reg             12   out of     39   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |39    |27    |24    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 28 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 26 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 209, tnet num: 74, tinst num: 26, tnode num: 259, tedge num: 365.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 50 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004280s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (730.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 20763.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(164): len = 11609.7, overlap = 0
PHY-3002 : Step(165): len = 7675.2, overlap = 0
PHY-3002 : Step(166): len = 5774.2, overlap = 0
PHY-3002 : Step(167): len = 4631.3, overlap = 0
PHY-3002 : Step(168): len = 3439.9, overlap = 0
PHY-3002 : Step(169): len = 2657.1, overlap = 0
PHY-3002 : Step(170): len = 1896.4, overlap = 0
PHY-3002 : Step(171): len = 1454.6, overlap = 0
PHY-3002 : Step(172): len = 1117.5, overlap = 0
PHY-3002 : Step(173): len = 949.8, overlap = 0
PHY-3002 : Step(174): len = 896.8, overlap = 0
PHY-3002 : Step(175): len = 900.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003236s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(176): len = 893.5, overlap = 0
PHY-3002 : Step(177): len = 877.6, overlap = 0
PHY-3002 : Step(178): len = 877.7, overlap = 0
PHY-3002 : Step(179): len = 877.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(180): len = 873, overlap = 0.5
PHY-3002 : Step(181): len = 873.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010645s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(182): len = 1320.5, overlap = 0
PHY-3002 : Step(183): len = 1115.6, overlap = 0
PHY-3002 : Step(184): len = 968, overlap = 0.25
PHY-3002 : Step(185): len = 910.1, overlap = 0
PHY-3002 : Step(186): len = 891.8, overlap = 0.25
PHY-3002 : Step(187): len = 891.8, overlap = 0.25
PHY-3002 : Step(188): len = 888, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (320.5%)

PHY-3001 : Legalized: Len = 1265.6, Over = 0
PHY-3001 : Final: Len = 1265.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1320, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 1472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014691s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.4%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 21
PHY-1001 : Pin misalignment score is improved from 21 to 21
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 28 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 47 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1320, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 1472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.066739s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (140.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.042373s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (184.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3056, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.004148s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 3064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3064
PHY-1001 : End DR Iter 2; 0.004174s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (374.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.182038s wall, 0.875000s user + 0.343750s system = 1.218750s CPU (103.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.321114s wall, 1.031250s user + 0.343750s system = 1.375000s CPU (104.1%)

RUN-1004 : used memory is 367 MB, reserved memory is 324 MB, peak memory is 890 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   27   out of  19600    0.14%
#reg                   24   out of  19600    0.12%
#le                    39
  #lut only            15   out of     39   38.46%
  #reg only            12   out of     39   30.77%
  #lut&reg             12   out of     39   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 28
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 382
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 80 valid insts, and 1147 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.289124s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (98.2%)

RUN-1004 : used memory is 464 MB, reserved memory is 422 MB, peak memory is 890 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.439226s wall, 0.734375s user + 0.312500s system = 1.046875s CPU (14.1%)

RUN-1004 : used memory is 493 MB, reserved memory is 453 MB, peak memory is 890 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.299222s wall, 2.109375s user + 0.359375s system = 2.468750s CPU (26.5%)

RUN-1004 : used memory is 378 MB, reserved memory is 336 MB, peak memory is 890 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/2 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/0 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19443.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 14898.1, overlap = 0
PHY-3002 : Step(190): len = 12378.3, overlap = 0
PHY-3002 : Step(191): len = 10575, overlap = 0
PHY-3002 : Step(192): len = 8889.9, overlap = 0
PHY-3002 : Step(193): len = 7979.3, overlap = 0
PHY-3002 : Step(194): len = 6921, overlap = 0
PHY-3002 : Step(195): len = 5871.6, overlap = 0
PHY-3002 : Step(196): len = 5131.3, overlap = 0
PHY-3002 : Step(197): len = 4229.3, overlap = 0
PHY-3002 : Step(198): len = 3349.5, overlap = 0
PHY-3002 : Step(199): len = 2710.6, overlap = 0
PHY-3002 : Step(200): len = 2106.3, overlap = 0
PHY-3002 : Step(201): len = 1487, overlap = 0
PHY-3002 : Step(202): len = 1128.7, overlap = 0
PHY-3002 : Step(203): len = 975.4, overlap = 0
PHY-3002 : Step(204): len = 962.4, overlap = 0
PHY-3002 : Step(205): len = 962.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003269s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 951, overlap = 0
PHY-3002 : Step(207): len = 951, overlap = 0
PHY-3002 : Step(208): len = 957.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 950.4, overlap = 1.5
PHY-3002 : Step(210): len = 950.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 1639.8, overlap = 0
PHY-3002 : Step(212): len = 1345.6, overlap = 0.5
PHY-3002 : Step(213): len = 1061.1, overlap = 1.5
PHY-3002 : Step(214): len = 999.8, overlap = 2
PHY-3002 : Step(215): len = 980.9, overlap = 2
PHY-3002 : Step(216): len = 977.7, overlap = 2
PHY-3002 : Step(217): len = 974.9, overlap = 2
PHY-3002 : Step(218): len = 957.8, overlap = 2
PHY-3002 : Step(219): len = 954.7, overlap = 2
PHY-3002 : Step(220): len = 960.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004865s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1385.4, Over = 0
PHY-3001 : Final: Len = 1385.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014666s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (426.2%)

RUN-1003 : finish command "place" in  1.106456s wall, 1.609375s user + 0.656250s system = 2.265625s CPU (204.8%)

RUN-1004 : used memory is 381 MB, reserved memory is 339 MB, peak memory is 890 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 22 to 20
PHY-1001 : Pin misalignment score is improved from 20 to 20
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.1%)

PHY-1001 : End global routing;  0.069997s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (871.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 2736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.053063s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (147.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 2736
PHY-1001 : End DR Iter 1; 0.004376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.166094s wall, 1.031250s user + 0.234375s system = 1.265625s CPU (108.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.308767s wall, 1.171875s user + 0.234375s system = 1.406250s CPU (107.4%)

RUN-1004 : used memory is 420 MB, reserved memory is 377 MB, peak memory is 901 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 355
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 75 valid insts, and 1113 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.287195s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (100.8%)

RUN-1004 : used memory is 476 MB, reserved memory is 434 MB, peak memory is 901 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.280493s wall, 0.734375s user + 0.281250s system = 1.015625s CPU (13.9%)

RUN-1004 : used memory is 505 MB, reserved memory is 465 MB, peak memory is 901 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.136142s wall, 2.093750s user + 0.390625s system = 2.484375s CPU (27.2%)

RUN-1004 : used memory is 395 MB, reserved memory is 351 MB, peak memory is 901 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-5007 WARNING: literal value truncated to fit in 24 bits in LED1.v(15)
HDL-1007 : analyze verilog file LED1.v
HDL-5007 WARNING: literal value truncated to fit in 24 bits in LED1.v(15)
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/2 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/0 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 119/0 useful/useless nets, 95/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 36 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19443.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(221): len = 14898.1, overlap = 0
PHY-3002 : Step(222): len = 12378.3, overlap = 0
PHY-3002 : Step(223): len = 10575, overlap = 0
PHY-3002 : Step(224): len = 8889.9, overlap = 0
PHY-3002 : Step(225): len = 7979.3, overlap = 0
PHY-3002 : Step(226): len = 6921, overlap = 0
PHY-3002 : Step(227): len = 5871.6, overlap = 0
PHY-3002 : Step(228): len = 5131.3, overlap = 0
PHY-3002 : Step(229): len = 4229.3, overlap = 0
PHY-3002 : Step(230): len = 3349.5, overlap = 0
PHY-3002 : Step(231): len = 2710.6, overlap = 0
PHY-3002 : Step(232): len = 2106.3, overlap = 0
PHY-3002 : Step(233): len = 1487, overlap = 0
PHY-3002 : Step(234): len = 1128.7, overlap = 0
PHY-3002 : Step(235): len = 975.4, overlap = 0
PHY-3002 : Step(236): len = 962.4, overlap = 0
PHY-3002 : Step(237): len = 962.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(238): len = 951, overlap = 0
PHY-3002 : Step(239): len = 951, overlap = 0
PHY-3002 : Step(240): len = 957.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(241): len = 950.4, overlap = 1.5
PHY-3002 : Step(242): len = 950.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(243): len = 1639.8, overlap = 0
PHY-3002 : Step(244): len = 1345.6, overlap = 0.5
PHY-3002 : Step(245): len = 1061.1, overlap = 1.5
PHY-3002 : Step(246): len = 999.8, overlap = 2
PHY-3002 : Step(247): len = 980.9, overlap = 2
PHY-3002 : Step(248): len = 977.7, overlap = 2
PHY-3002 : Step(249): len = 974.9, overlap = 2
PHY-3002 : Step(250): len = 957.8, overlap = 2
PHY-3002 : Step(251): len = 954.7, overlap = 2
PHY-3002 : Step(252): len = 960.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005076s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (307.8%)

PHY-3001 : Legalized: Len = 1385.4, Over = 0
PHY-3001 : Final: Len = 1385.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013904s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.4%)

RUN-1003 : finish command "place" in  1.102780s wall, 1.546875s user + 0.562500s system = 2.109375s CPU (191.3%)

RUN-1004 : used memory is 398 MB, reserved memory is 357 MB, peak memory is 901 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 22 to 20
PHY-1001 : Pin misalignment score is improved from 20 to 20
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012473s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.3%)

PHY-1001 : End global routing;  0.065487s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 2736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.052345s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 2736
PHY-1001 : End DR Iter 1; 0.004261s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (1466.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.500993s wall, 1.296875s user + 0.312500s system = 1.609375s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.638232s wall, 1.437500s user + 0.312500s system = 1.750000s CPU (106.8%)

RUN-1004 : used memory is 446 MB, reserved memory is 406 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 355
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 75 valid insts, and 1113 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.297391s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (101.2%)

RUN-1004 : used memory is 504 MB, reserved memory is 464 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.170583s wall, 0.484375s user + 0.187500s system = 0.671875s CPU (9.4%)

RUN-1004 : used memory is 526 MB, reserved memory is 488 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.015322s wall, 1.859375s user + 0.265625s system = 2.125000s CPU (23.6%)

RUN-1004 : used memory is 414 MB, reserved memory is 370 MB, peak memory is 921 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19845.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 15174.8, overlap = 0
PHY-3002 : Step(254): len = 12656.2, overlap = 0
PHY-3002 : Step(255): len = 10758.5, overlap = 0
PHY-3002 : Step(256): len = 8972.5, overlap = 0
PHY-3002 : Step(257): len = 8113.7, overlap = 0
PHY-3002 : Step(258): len = 7001.4, overlap = 0
PHY-3002 : Step(259): len = 6105.3, overlap = 0
PHY-3002 : Step(260): len = 5226.2, overlap = 0
PHY-3002 : Step(261): len = 4377.5, overlap = 0
PHY-3002 : Step(262): len = 3562.1, overlap = 0
PHY-3002 : Step(263): len = 2825.3, overlap = 0
PHY-3002 : Step(264): len = 2238.4, overlap = 0
PHY-3002 : Step(265): len = 1723.4, overlap = 0
PHY-3002 : Step(266): len = 1281.6, overlap = 0
PHY-3002 : Step(267): len = 1148, overlap = 0
PHY-3002 : Step(268): len = 1104.6, overlap = 0
PHY-3002 : Step(269): len = 1099, overlap = 0
PHY-3002 : Step(270): len = 1099, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(271): len = 1091.4, overlap = 0
PHY-3002 : Step(272): len = 1091.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 1093, overlap = 1.5
PHY-3002 : Step(274): len = 1093, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010693s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(275): len = 1991.7, overlap = 0.25
PHY-3002 : Step(276): len = 1617.8, overlap = 0.75
PHY-3002 : Step(277): len = 1353.2, overlap = 2.25
PHY-3002 : Step(278): len = 1262.3, overlap = 2.25
PHY-3002 : Step(279): len = 1196.9, overlap = 2.25
PHY-3002 : Step(280): len = 1162.9, overlap = 2.25
PHY-3002 : Step(281): len = 1117.7, overlap = 2.25
PHY-3002 : Step(282): len = 1114.6, overlap = 2.25
PHY-3002 : Step(283): len = 1104.2, overlap = 2.25
PHY-3002 : Step(284): len = 1102.9, overlap = 2.25
PHY-3002 : Step(285): len = 1102.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (332.3%)

PHY-3001 : Legalized: Len = 1727.4, Over = 0
PHY-3001 : Final: Len = 1727.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015580s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.3%)

RUN-1003 : finish command "place" in  1.144070s wall, 1.421875s user + 0.656250s system = 2.078125s CPU (181.6%)

RUN-1004 : used memory is 427 MB, reserved memory is 388 MB, peak memory is 921 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014169s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.5%)

PHY-1001 : End global routing;  0.069564s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.084195s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (111.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3440
PHY-1001 : End DR Iter 1; 0.004188s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (1119.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.222082s wall, 0.984375s user + 0.296875s system = 1.281250s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.363268s wall, 1.156250s user + 0.296875s system = 1.453125s CPU (106.6%)

RUN-1004 : used memory is 453 MB, reserved memory is 414 MB, peak memory is 923 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 384
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 96 valid insts, and 1171 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.278608s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 480 MB, peak memory is 923 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.317265s wall, 0.703125s user + 0.265625s system = 0.968750s CPU (13.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 497 MB, peak memory is 923 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.149431s wall, 2.062500s user + 0.312500s system = 2.375000s CPU (26.0%)

RUN-1004 : used memory is 487 MB, reserved memory is 449 MB, peak memory is 923 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.292061s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.4%)

RUN-1004 : used memory is 521 MB, reserved memory is 483 MB, peak memory is 923 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.396337s wall, 0.687500s user + 0.187500s system = 0.875000s CPU (11.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 501 MB, peak memory is 923 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.254812s wall, 2.125000s user + 0.250000s system = 2.375000s CPU (25.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 397 MB, peak memory is 923 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19845.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(286): len = 15174.8, overlap = 0
PHY-3002 : Step(287): len = 12656.2, overlap = 0
PHY-3002 : Step(288): len = 10758.5, overlap = 0
PHY-3002 : Step(289): len = 8972.5, overlap = 0
PHY-3002 : Step(290): len = 8113.7, overlap = 0
PHY-3002 : Step(291): len = 7001.4, overlap = 0
PHY-3002 : Step(292): len = 6105.3, overlap = 0
PHY-3002 : Step(293): len = 5226.2, overlap = 0
PHY-3002 : Step(294): len = 4377.5, overlap = 0
PHY-3002 : Step(295): len = 3562.1, overlap = 0
PHY-3002 : Step(296): len = 2825.3, overlap = 0
PHY-3002 : Step(297): len = 2238.4, overlap = 0
PHY-3002 : Step(298): len = 1723.4, overlap = 0
PHY-3002 : Step(299): len = 1281.6, overlap = 0
PHY-3002 : Step(300): len = 1148, overlap = 0
PHY-3002 : Step(301): len = 1104.6, overlap = 0
PHY-3002 : Step(302): len = 1099, overlap = 0
PHY-3002 : Step(303): len = 1099, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003250s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(304): len = 1091.4, overlap = 0
PHY-3002 : Step(305): len = 1091.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(306): len = 1093, overlap = 1.5
PHY-3002 : Step(307): len = 1093, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(308): len = 1991.7, overlap = 0.25
PHY-3002 : Step(309): len = 1617.8, overlap = 0.75
PHY-3002 : Step(310): len = 1353.2, overlap = 2.25
PHY-3002 : Step(311): len = 1262.3, overlap = 2.25
PHY-3002 : Step(312): len = 1196.9, overlap = 2.25
PHY-3002 : Step(313): len = 1162.9, overlap = 2.25
PHY-3002 : Step(314): len = 1117.7, overlap = 2.25
PHY-3002 : Step(315): len = 1114.6, overlap = 2.25
PHY-3002 : Step(316): len = 1104.2, overlap = 2.25
PHY-3002 : Step(317): len = 1102.9, overlap = 2.25
PHY-3002 : Step(318): len = 1102.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (324.1%)

PHY-3001 : Legalized: Len = 1727.4, Over = 0
PHY-3001 : Final: Len = 1727.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017295s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (271.0%)

RUN-1003 : finish command "place" in  1.153584s wall, 1.390625s user + 0.687500s system = 2.078125s CPU (180.1%)

RUN-1004 : used memory is 448 MB, reserved memory is 412 MB, peak memory is 923 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014786s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.069696s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.087738s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (195.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3440
PHY-1001 : End DR Iter 1; 0.004038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.186289s wall, 1.062500s user + 0.218750s system = 1.281250s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.329181s wall, 1.218750s user + 0.265625s system = 1.484375s CPU (111.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 438 MB, peak memory is 940 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 384
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 96 valid insts, and 1171 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../Downloads/LED1/LED1.bit" in  1.285517s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.9%)

RUN-1004 : used memory is 522 MB, reserved memory is 484 MB, peak memory is 940 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.153170s wall, 0.484375s user + 0.187500s system = 0.671875s CPU (9.4%)

RUN-1004 : used memory is 551 MB, reserved memory is 515 MB, peak memory is 940 MB
RUN-1003 : finish command "download -bit ..\..\..\..\Downloads\LED1\LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.001813s wall, 1.953125s user + 0.234375s system = 2.187500s CPU (24.3%)

RUN-1004 : used memory is 488 MB, reserved memory is 453 MB, peak memory is 940 MB
GUI-1001 : Download success!
