{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628283297794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628283297795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 15:54:57 2021 " "Processing started: Fri Aug 06 15:54:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628283297795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283297795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283297795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628283298304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628283298304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "VGA_driver.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N Top.v(22) " "Verilog HDL Declaration information at Top.v(22): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628283308848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308853 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "teclado.v(57) " "Verilog HDL information at teclado.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628283308855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(18) " "Verilog HDL Declaration information at pwm_basico.v(18): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628283308857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628283308866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628283308921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N Top.v(100) " "Verilog HDL or VHDL warning at Top.v(100): object \"N\" assigned a value but never read" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628283308921 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_basico pwm_basico:pwm " "Elaborating entity \"pwm_basico\" for hierarchy \"pwm_basico:pwm\"" {  } { { "Top.v" "pwm" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628283308931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 pwm_basico.v(25) " "Verilog HDL assignment warning at pwm_basico.v(25): truncated value with size 12 to match size of target (4)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308932 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(80) " "Verilog HDL assignment warning at pwm_basico.v(80): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308933 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm_basico.v(86) " "Verilog HDL assignment warning at pwm_basico.v(86): truncated value with size 32 to match size of target (12)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308934 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(91) " "Verilog HDL assignment warning at pwm_basico.v(91): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308934 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(103) " "Verilog HDL assignment warning at pwm_basico.v(103): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308934 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(104) " "Verilog HDL assignment warning at pwm_basico.v(104): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308935 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(105) " "Verilog HDL assignment warning at pwm_basico.v(105): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308935 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(131) " "Verilog HDL assignment warning at pwm_basico.v(131): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308936 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(85) " "Verilog HDL Always Construct warning at pwm_basico.v(85): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628283308936 "|Top|pwm_basico:pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(85) " "Verilog HDL Always Construct warning at pwm_basico.v(85): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628283308936 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(89) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308937 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(89) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308937 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(89) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(89) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(89) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(89) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(89) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(89) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(89) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(89) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(89) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(89) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(89) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(89) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308938 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(89) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308939 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(89) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308939 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(89) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308939 "|Top|pwm_basico:pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(89) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(89)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283308939 "|Top|pwm_basico:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display " "Elaborating entity \"Display\" for hierarchy \"Display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628283308948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308950 "|Top|Display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display.v(28) " "Verilog HDL assignment warning at Display.v(28): truncated value with size 32 to match size of target (2)" {  } { { "Display.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628283308951 "|Top|Display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg Display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"Display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "Display.v" "bcdtosseg" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628283308952 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[11\] " "Net \"salidaN\[11\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[11\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[10\] " "Net \"salidaN\[10\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[10\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[9\] " "Net \"salidaN\[9\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[9\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[8\] " "Net \"salidaN\[8\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[8\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[7\] " "Net \"salidaN\[7\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[7\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[6\] " "Net \"salidaN\[6\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[6\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[5\] " "Net \"salidaN\[5\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[5\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "salidaN\[4\] " "Net \"salidaN\[4\]\" is missing source, defaulting to GND" {  } { { "Top.v" "salidaN\[4\]" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 103 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628283308965 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1628283308965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628283309416 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[5\] GND " "Pin \"sseg\[5\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[4\] GND " "Pin \"sseg\[4\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[3\] GND " "Pin \"sseg\[3\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[2\] GND " "Pin \"sseg\[2\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[1\] GND " "Pin \"sseg\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[0\] GND " "Pin \"sseg\[0\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628283309460 "|Top|sseg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628283309460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628283309568 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628283310022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283310064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628283310195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628283310195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628283310241 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628283310241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628283310241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628283310241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628283310263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 15:55:10 2021 " "Processing ended: Fri Aug 06 15:55:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628283310263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628283310263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628283310263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628283310263 ""}
