

================================================================
== Vitis HLS Report for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_31'
================================================================
* Date:           Sat Sep  6 21:21:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.354 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1848|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      243|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        2|     2091|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |p_out10_din      |         +|   0|  0|  71|          64|          16|
    |p_out11_din      |         +|   0|  0|  71|          64|          16|
    |p_out12_din      |         +|   0|  0|  71|          64|          16|
    |p_out13_din      |         +|   0|  0|  71|          64|          16|
    |p_out14_din      |         +|   0|  0|  71|          64|          16|
    |p_out15_din      |         +|   0|  0|  71|          64|          17|
    |p_out16_din      |         +|   0|  0|  71|          64|          17|
    |p_out17_din      |         +|   0|  0|  71|          64|          17|
    |p_out18_din      |         +|   0|  0|  71|          64|          17|
    |p_out19_din      |         +|   0|  0|  71|          64|          17|
    |p_out1_din       |         +|   0|  0|  71|          64|          14|
    |p_out20_din      |         +|   0|  0|  71|          64|          17|
    |p_out21_din      |         +|   0|  0|  71|          64|          17|
    |p_out22_din      |         +|   0|  0|  71|          64|          17|
    |p_out23_din      |         +|   0|  0|  71|          64|          17|
    |p_out24_din      |         +|   0|  0|  71|          64|          17|
    |p_out25_din      |         +|   0|  0|  71|          64|          17|
    |p_out2_din       |         +|   0|  0|  71|          64|          14|
    |p_out3_din       |         +|   0|  0|  71|          64|          15|
    |p_out4_din       |         +|   0|  0|  71|          64|          15|
    |p_out5_din       |         +|   0|  0|  71|          64|          15|
    |p_out6_din       |         +|   0|  0|  71|          64|          15|
    |p_out7_din       |         +|   0|  0|  71|          64|          16|
    |p_out8_din       |         +|   0|  0|  71|          64|          16|
    |p_out9_din       |         +|   0|  0|  71|          64|          16|
    |p_out_din        |         +|   0|  0|  71|          64|          13|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|1848|        1665|         417|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |p_out10_blk_n  |   9|          2|    1|          2|
    |p_out11_blk_n  |   9|          2|    1|          2|
    |p_out12_blk_n  |   9|          2|    1|          2|
    |p_out13_blk_n  |   9|          2|    1|          2|
    |p_out14_blk_n  |   9|          2|    1|          2|
    |p_out15_blk_n  |   9|          2|    1|          2|
    |p_out16_blk_n  |   9|          2|    1|          2|
    |p_out17_blk_n  |   9|          2|    1|          2|
    |p_out18_blk_n  |   9|          2|    1|          2|
    |p_out19_blk_n  |   9|          2|    1|          2|
    |p_out1_blk_n   |   9|          2|    1|          2|
    |p_out20_blk_n  |   9|          2|    1|          2|
    |p_out21_blk_n  |   9|          2|    1|          2|
    |p_out22_blk_n  |   9|          2|    1|          2|
    |p_out23_blk_n  |   9|          2|    1|          2|
    |p_out24_blk_n  |   9|          2|    1|          2|
    |p_out25_blk_n  |   9|          2|    1|          2|
    |p_out2_blk_n   |   9|          2|    1|          2|
    |p_out3_blk_n   |   9|          2|    1|          2|
    |p_out4_blk_n   |   9|          2|    1|          2|
    |p_out5_blk_n   |   9|          2|    1|          2|
    |p_out6_blk_n   |   9|          2|    1|          2|
    |p_out7_blk_n   |   9|          2|    1|          2|
    |p_out8_blk_n   |   9|          2|    1|          2|
    |p_out9_blk_n   |   9|          2|    1|          2|
    |p_out_blk_n    |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 243|         54|   27|         54|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  ocnn6_streaming_layer_pipeline_Block_entry_proc.31|  return value|
|layer_weights           |   in|   64|     ap_none|                                       layer_weights|        scalar|
|p_out_din               |  out|   64|     ap_fifo|                                               p_out|       pointer|
|p_out_full_n            |   in|    1|     ap_fifo|                                               p_out|       pointer|
|p_out_write             |  out|    1|     ap_fifo|                                               p_out|       pointer|
|p_out_num_data_valid    |   in|   11|     ap_fifo|                                               p_out|       pointer|
|p_out_fifo_cap          |   in|   11|     ap_fifo|                                               p_out|       pointer|
|p_out1_din              |  out|   64|     ap_fifo|                                              p_out1|       pointer|
|p_out1_full_n           |   in|    1|     ap_fifo|                                              p_out1|       pointer|
|p_out1_write            |  out|    1|     ap_fifo|                                              p_out1|       pointer|
|p_out1_num_data_valid   |   in|   11|     ap_fifo|                                              p_out1|       pointer|
|p_out1_fifo_cap         |   in|   11|     ap_fifo|                                              p_out1|       pointer|
|p_out2_din              |  out|   64|     ap_fifo|                                              p_out2|       pointer|
|p_out2_full_n           |   in|    1|     ap_fifo|                                              p_out2|       pointer|
|p_out2_write            |  out|    1|     ap_fifo|                                              p_out2|       pointer|
|p_out2_num_data_valid   |   in|   11|     ap_fifo|                                              p_out2|       pointer|
|p_out2_fifo_cap         |   in|   11|     ap_fifo|                                              p_out2|       pointer|
|p_out3_din              |  out|   64|     ap_fifo|                                              p_out3|       pointer|
|p_out3_full_n           |   in|    1|     ap_fifo|                                              p_out3|       pointer|
|p_out3_write            |  out|    1|     ap_fifo|                                              p_out3|       pointer|
|p_out3_num_data_valid   |   in|   11|     ap_fifo|                                              p_out3|       pointer|
|p_out3_fifo_cap         |   in|   11|     ap_fifo|                                              p_out3|       pointer|
|p_out4_din              |  out|   64|     ap_fifo|                                              p_out4|       pointer|
|p_out4_full_n           |   in|    1|     ap_fifo|                                              p_out4|       pointer|
|p_out4_write            |  out|    1|     ap_fifo|                                              p_out4|       pointer|
|p_out4_num_data_valid   |   in|   11|     ap_fifo|                                              p_out4|       pointer|
|p_out4_fifo_cap         |   in|   11|     ap_fifo|                                              p_out4|       pointer|
|p_out5_din              |  out|   64|     ap_fifo|                                              p_out5|       pointer|
|p_out5_full_n           |   in|    1|     ap_fifo|                                              p_out5|       pointer|
|p_out5_write            |  out|    1|     ap_fifo|                                              p_out5|       pointer|
|p_out5_num_data_valid   |   in|   11|     ap_fifo|                                              p_out5|       pointer|
|p_out5_fifo_cap         |   in|   11|     ap_fifo|                                              p_out5|       pointer|
|p_out6_din              |  out|   64|     ap_fifo|                                              p_out6|       pointer|
|p_out6_full_n           |   in|    1|     ap_fifo|                                              p_out6|       pointer|
|p_out6_write            |  out|    1|     ap_fifo|                                              p_out6|       pointer|
|p_out6_num_data_valid   |   in|   11|     ap_fifo|                                              p_out6|       pointer|
|p_out6_fifo_cap         |   in|   11|     ap_fifo|                                              p_out6|       pointer|
|p_out7_din              |  out|   64|     ap_fifo|                                              p_out7|       pointer|
|p_out7_full_n           |   in|    1|     ap_fifo|                                              p_out7|       pointer|
|p_out7_write            |  out|    1|     ap_fifo|                                              p_out7|       pointer|
|p_out7_num_data_valid   |   in|   11|     ap_fifo|                                              p_out7|       pointer|
|p_out7_fifo_cap         |   in|   11|     ap_fifo|                                              p_out7|       pointer|
|p_out8_din              |  out|   64|     ap_fifo|                                              p_out8|       pointer|
|p_out8_full_n           |   in|    1|     ap_fifo|                                              p_out8|       pointer|
|p_out8_write            |  out|    1|     ap_fifo|                                              p_out8|       pointer|
|p_out8_num_data_valid   |   in|   11|     ap_fifo|                                              p_out8|       pointer|
|p_out8_fifo_cap         |   in|   11|     ap_fifo|                                              p_out8|       pointer|
|p_out9_din              |  out|   64|     ap_fifo|                                              p_out9|       pointer|
|p_out9_full_n           |   in|    1|     ap_fifo|                                              p_out9|       pointer|
|p_out9_write            |  out|    1|     ap_fifo|                                              p_out9|       pointer|
|p_out9_num_data_valid   |   in|   11|     ap_fifo|                                              p_out9|       pointer|
|p_out9_fifo_cap         |   in|   11|     ap_fifo|                                              p_out9|       pointer|
|p_out10_din             |  out|   64|     ap_fifo|                                             p_out10|       pointer|
|p_out10_full_n          |   in|    1|     ap_fifo|                                             p_out10|       pointer|
|p_out10_write           |  out|    1|     ap_fifo|                                             p_out10|       pointer|
|p_out10_num_data_valid  |   in|   11|     ap_fifo|                                             p_out10|       pointer|
|p_out10_fifo_cap        |   in|   11|     ap_fifo|                                             p_out10|       pointer|
|p_out11_din             |  out|   64|     ap_fifo|                                             p_out11|       pointer|
|p_out11_full_n          |   in|    1|     ap_fifo|                                             p_out11|       pointer|
|p_out11_write           |  out|    1|     ap_fifo|                                             p_out11|       pointer|
|p_out11_num_data_valid  |   in|   11|     ap_fifo|                                             p_out11|       pointer|
|p_out11_fifo_cap        |   in|   11|     ap_fifo|                                             p_out11|       pointer|
|p_out12_din             |  out|   64|     ap_fifo|                                             p_out12|       pointer|
|p_out12_full_n          |   in|    1|     ap_fifo|                                             p_out12|       pointer|
|p_out12_write           |  out|    1|     ap_fifo|                                             p_out12|       pointer|
|p_out12_num_data_valid  |   in|   11|     ap_fifo|                                             p_out12|       pointer|
|p_out12_fifo_cap        |   in|   11|     ap_fifo|                                             p_out12|       pointer|
|p_out13_din             |  out|   64|     ap_fifo|                                             p_out13|       pointer|
|p_out13_full_n          |   in|    1|     ap_fifo|                                             p_out13|       pointer|
|p_out13_write           |  out|    1|     ap_fifo|                                             p_out13|       pointer|
|p_out13_num_data_valid  |   in|   11|     ap_fifo|                                             p_out13|       pointer|
|p_out13_fifo_cap        |   in|   11|     ap_fifo|                                             p_out13|       pointer|
|p_out14_din             |  out|   64|     ap_fifo|                                             p_out14|       pointer|
|p_out14_full_n          |   in|    1|     ap_fifo|                                             p_out14|       pointer|
|p_out14_write           |  out|    1|     ap_fifo|                                             p_out14|       pointer|
|p_out14_num_data_valid  |   in|   11|     ap_fifo|                                             p_out14|       pointer|
|p_out14_fifo_cap        |   in|   11|     ap_fifo|                                             p_out14|       pointer|
|p_out15_din             |  out|   64|     ap_fifo|                                             p_out15|       pointer|
|p_out15_full_n          |   in|    1|     ap_fifo|                                             p_out15|       pointer|
|p_out15_write           |  out|    1|     ap_fifo|                                             p_out15|       pointer|
|p_out15_num_data_valid  |   in|   11|     ap_fifo|                                             p_out15|       pointer|
|p_out15_fifo_cap        |   in|   11|     ap_fifo|                                             p_out15|       pointer|
|p_out16_din             |  out|   64|     ap_fifo|                                             p_out16|       pointer|
|p_out16_full_n          |   in|    1|     ap_fifo|                                             p_out16|       pointer|
|p_out16_write           |  out|    1|     ap_fifo|                                             p_out16|       pointer|
|p_out16_num_data_valid  |   in|   11|     ap_fifo|                                             p_out16|       pointer|
|p_out16_fifo_cap        |   in|   11|     ap_fifo|                                             p_out16|       pointer|
|p_out17_din             |  out|   64|     ap_fifo|                                             p_out17|       pointer|
|p_out17_full_n          |   in|    1|     ap_fifo|                                             p_out17|       pointer|
|p_out17_write           |  out|    1|     ap_fifo|                                             p_out17|       pointer|
|p_out17_num_data_valid  |   in|   11|     ap_fifo|                                             p_out17|       pointer|
|p_out17_fifo_cap        |   in|   11|     ap_fifo|                                             p_out17|       pointer|
|p_out18_din             |  out|   64|     ap_fifo|                                             p_out18|       pointer|
|p_out18_full_n          |   in|    1|     ap_fifo|                                             p_out18|       pointer|
|p_out18_write           |  out|    1|     ap_fifo|                                             p_out18|       pointer|
|p_out18_num_data_valid  |   in|   11|     ap_fifo|                                             p_out18|       pointer|
|p_out18_fifo_cap        |   in|   11|     ap_fifo|                                             p_out18|       pointer|
|p_out19_din             |  out|   64|     ap_fifo|                                             p_out19|       pointer|
|p_out19_full_n          |   in|    1|     ap_fifo|                                             p_out19|       pointer|
|p_out19_write           |  out|    1|     ap_fifo|                                             p_out19|       pointer|
|p_out19_num_data_valid  |   in|   11|     ap_fifo|                                             p_out19|       pointer|
|p_out19_fifo_cap        |   in|   11|     ap_fifo|                                             p_out19|       pointer|
|p_out20_din             |  out|   64|     ap_fifo|                                             p_out20|       pointer|
|p_out20_full_n          |   in|    1|     ap_fifo|                                             p_out20|       pointer|
|p_out20_write           |  out|    1|     ap_fifo|                                             p_out20|       pointer|
|p_out20_num_data_valid  |   in|   11|     ap_fifo|                                             p_out20|       pointer|
|p_out20_fifo_cap        |   in|   11|     ap_fifo|                                             p_out20|       pointer|
|p_out21_din             |  out|   64|     ap_fifo|                                             p_out21|       pointer|
|p_out21_full_n          |   in|    1|     ap_fifo|                                             p_out21|       pointer|
|p_out21_write           |  out|    1|     ap_fifo|                                             p_out21|       pointer|
|p_out21_num_data_valid  |   in|   11|     ap_fifo|                                             p_out21|       pointer|
|p_out21_fifo_cap        |   in|   11|     ap_fifo|                                             p_out21|       pointer|
|p_out22_din             |  out|   64|     ap_fifo|                                             p_out22|       pointer|
|p_out22_full_n          |   in|    1|     ap_fifo|                                             p_out22|       pointer|
|p_out22_write           |  out|    1|     ap_fifo|                                             p_out22|       pointer|
|p_out22_num_data_valid  |   in|   11|     ap_fifo|                                             p_out22|       pointer|
|p_out22_fifo_cap        |   in|   11|     ap_fifo|                                             p_out22|       pointer|
|p_out23_din             |  out|   64|     ap_fifo|                                             p_out23|       pointer|
|p_out23_full_n          |   in|    1|     ap_fifo|                                             p_out23|       pointer|
|p_out23_write           |  out|    1|     ap_fifo|                                             p_out23|       pointer|
|p_out23_num_data_valid  |   in|   11|     ap_fifo|                                             p_out23|       pointer|
|p_out23_fifo_cap        |   in|   11|     ap_fifo|                                             p_out23|       pointer|
|p_out24_din             |  out|   64|     ap_fifo|                                             p_out24|       pointer|
|p_out24_full_n          |   in|    1|     ap_fifo|                                             p_out24|       pointer|
|p_out24_write           |  out|    1|     ap_fifo|                                             p_out24|       pointer|
|p_out24_num_data_valid  |   in|   11|     ap_fifo|                                             p_out24|       pointer|
|p_out24_fifo_cap        |   in|   11|     ap_fifo|                                             p_out24|       pointer|
|p_out25_din             |  out|   64|     ap_fifo|                                             p_out25|       pointer|
|p_out25_full_n          |   in|    1|     ap_fifo|                                             p_out25|       pointer|
|p_out25_write           |  out|    1|     ap_fifo|                                             p_out25|       pointer|
|p_out25_num_data_valid  |   in|   11|     ap_fifo|                                             p_out25|       pointer|
|p_out25_fifo_cap        |   in|   11|     ap_fifo|                                             p_out25|       pointer|
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_out25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %layer_weights"   --->   Operation 28 'read' 'layer_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%p_out_tmp_0 = add i64 %layer_weights_read, i64 4096"   --->   Operation 29 'add' 'p_out_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out, i64 %p_out_tmp_0"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%p_out1_tmp_0 = add i64 %layer_weights_read, i64 8192"   --->   Operation 31 'add' 'p_out1_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out1, i64 %p_out1_tmp_0"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%p_out2_tmp_0 = add i64 %layer_weights_read, i64 12288"   --->   Operation 33 'add' 'p_out2_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out2, i64 %p_out2_tmp_0"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%p_out3_tmp_0 = add i64 %layer_weights_read, i64 16384"   --->   Operation 35 'add' 'p_out3_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out3, i64 %p_out3_tmp_0"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%p_out4_tmp_0 = add i64 %layer_weights_read, i64 20480"   --->   Operation 37 'add' 'p_out4_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out4, i64 %p_out4_tmp_0"   --->   Operation 38 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 39 [1/1] (1.14ns)   --->   "%p_out5_tmp_0 = add i64 %layer_weights_read, i64 24576"   --->   Operation 39 'add' 'p_out5_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out5, i64 %p_out5_tmp_0"   --->   Operation 40 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 41 [1/1] (1.14ns)   --->   "%p_out6_tmp_0 = add i64 %layer_weights_read, i64 28672"   --->   Operation 41 'add' 'p_out6_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out6, i64 %p_out6_tmp_0"   --->   Operation 42 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%p_out7_tmp_0 = add i64 %layer_weights_read, i64 32768"   --->   Operation 43 'add' 'p_out7_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out7, i64 %p_out7_tmp_0"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%p_out8_tmp_0 = add i64 %layer_weights_read, i64 36864"   --->   Operation 45 'add' 'p_out8_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out8, i64 %p_out8_tmp_0"   --->   Operation 46 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 47 [1/1] (1.14ns)   --->   "%p_out9_tmp_0 = add i64 %layer_weights_read, i64 40960"   --->   Operation 47 'add' 'p_out9_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out9, i64 %p_out9_tmp_0"   --->   Operation 48 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 49 [1/1] (1.14ns)   --->   "%p_out10_tmp_0 = add i64 %layer_weights_read, i64 45056"   --->   Operation 49 'add' 'p_out10_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out10, i64 %p_out10_tmp_0"   --->   Operation 50 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 51 [1/1] (1.14ns)   --->   "%p_out11_tmp_0 = add i64 %layer_weights_read, i64 49152"   --->   Operation 51 'add' 'p_out11_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out11, i64 %p_out11_tmp_0"   --->   Operation 52 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%p_out12_tmp_0 = add i64 %layer_weights_read, i64 53248"   --->   Operation 53 'add' 'p_out12_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out12, i64 %p_out12_tmp_0"   --->   Operation 54 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 55 [1/1] (1.14ns)   --->   "%p_out13_tmp_0 = add i64 %layer_weights_read, i64 57344"   --->   Operation 55 'add' 'p_out13_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out13, i64 %p_out13_tmp_0"   --->   Operation 56 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%p_out14_tmp_0 = add i64 %layer_weights_read, i64 61440"   --->   Operation 57 'add' 'p_out14_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out14, i64 %p_out14_tmp_0"   --->   Operation 58 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 59 [1/1] (1.14ns)   --->   "%p_out15_tmp_0 = add i64 %layer_weights_read, i64 65536"   --->   Operation 59 'add' 'p_out15_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out15, i64 %p_out15_tmp_0"   --->   Operation 60 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 61 [1/1] (1.14ns)   --->   "%p_out16_tmp_0 = add i64 %layer_weights_read, i64 69632"   --->   Operation 61 'add' 'p_out16_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out16, i64 %p_out16_tmp_0"   --->   Operation 62 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 63 [1/1] (1.14ns)   --->   "%p_out17_tmp_0 = add i64 %layer_weights_read, i64 73728"   --->   Operation 63 'add' 'p_out17_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out17, i64 %p_out17_tmp_0"   --->   Operation 64 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 65 [1/1] (1.14ns)   --->   "%p_out18_tmp_0 = add i64 %layer_weights_read, i64 77824"   --->   Operation 65 'add' 'p_out18_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out18, i64 %p_out18_tmp_0"   --->   Operation 66 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 67 [1/1] (1.14ns)   --->   "%p_out19_tmp_0 = add i64 %layer_weights_read, i64 81920"   --->   Operation 67 'add' 'p_out19_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out19, i64 %p_out19_tmp_0"   --->   Operation 68 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 69 [1/1] (1.14ns)   --->   "%p_out20_tmp_0 = add i64 %layer_weights_read, i64 86016"   --->   Operation 69 'add' 'p_out20_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out20, i64 %p_out20_tmp_0"   --->   Operation 70 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 71 [1/1] (1.14ns)   --->   "%p_out21_tmp_0 = add i64 %layer_weights_read, i64 90112"   --->   Operation 71 'add' 'p_out21_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out21, i64 %p_out21_tmp_0"   --->   Operation 72 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 73 [1/1] (1.14ns)   --->   "%p_out22_tmp_0 = add i64 %layer_weights_read, i64 94208"   --->   Operation 73 'add' 'p_out22_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out22, i64 %p_out22_tmp_0"   --->   Operation 74 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 75 [1/1] (1.14ns)   --->   "%p_out23_tmp_0 = add i64 %layer_weights_read, i64 98304"   --->   Operation 75 'add' 'p_out23_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out23, i64 %p_out23_tmp_0"   --->   Operation 76 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 77 [1/1] (1.14ns)   --->   "%p_out24_tmp_0 = add i64 %layer_weights_read, i64 102400"   --->   Operation 77 'add' 'p_out24_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out24, i64 %p_out24_tmp_0"   --->   Operation 78 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 79 [1/1] (1.14ns)   --->   "%p_out25_tmp_0 = add i64 %layer_weights_read, i64 106496"   --->   Operation 79 'add' 'p_out25_tmp_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] ( I:1.20ns O:1.20ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %p_out25, i64 %p_out25_tmp_0"   --->   Operation 80 'write' 'write_ln0' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
layer_weights_read (read         ) [ 00]
p_out_tmp_0        (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out1_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out2_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out3_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out4_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out5_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out6_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out7_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out8_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out9_tmp_0       (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out10_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out11_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out12_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out13_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out14_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out15_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out16_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out17_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out18_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out19_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out20_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out21_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out22_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out23_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out24_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
p_out25_tmp_0      (add          ) [ 00]
write_ln0          (write        ) [ 00]
ret_ln0            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_out13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_out14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_out15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_out16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_out17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_out18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_out19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_out20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_out21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_out22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_out23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_out24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_out25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="layer_weights_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="64" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="64" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="64" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="64" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="64" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln0_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln0_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln0_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="64" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="64" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln0_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="64" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln0_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln0_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln0_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="64" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln0_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="64" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln0_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="64" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="write_ln0_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="64" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln0_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="64" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="write_ln0_write_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="64" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_out_tmp_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="14" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out_tmp_0/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_out1_tmp_0_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="15" slack="0"/>
<pin id="322" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out1_tmp_0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_out2_tmp_0_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out2_tmp_0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_out3_tmp_0_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out3_tmp_0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_out4_tmp_0_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out4_tmp_0/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_out5_tmp_0_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out5_tmp_0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_out6_tmp_0_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out6_tmp_0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_out7_tmp_0_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="17" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out7_tmp_0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_out8_tmp_0_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="0"/>
<pin id="371" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out8_tmp_0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_out9_tmp_0_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="17" slack="0"/>
<pin id="378" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out9_tmp_0/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_out10_tmp_0_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="17" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out10_tmp_0/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_out11_tmp_0_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="17" slack="0"/>
<pin id="392" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out11_tmp_0/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_out12_tmp_0_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="17" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out12_tmp_0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_out13_tmp_0_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="17" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out13_tmp_0/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_out14_tmp_0_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="17" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out14_tmp_0/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_out15_tmp_0_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out15_tmp_0/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_out16_tmp_0_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="18" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out16_tmp_0/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_out17_tmp_0_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="18" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out17_tmp_0/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_out18_tmp_0_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="18" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out18_tmp_0/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_out19_tmp_0_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="18" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out19_tmp_0/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_out20_tmp_0_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out20_tmp_0/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_out21_tmp_0_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="18" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out21_tmp_0/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_out22_tmp_0_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="18" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out22_tmp_0/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_out23_tmp_0_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="18" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out23_tmp_0/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_out24_tmp_0_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="18" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out24_tmp_0/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_out25_tmp_0_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="18" slack="0"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_out25_tmp_0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="124" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="323"><net_src comp="124" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="330"><net_src comp="124" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="337"><net_src comp="124" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="344"><net_src comp="124" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="340" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="351"><net_src comp="124" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="358"><net_src comp="124" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="84" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="365"><net_src comp="124" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="372"><net_src comp="124" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="379"><net_src comp="124" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="90" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="386"><net_src comp="124" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="92" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="393"><net_src comp="124" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="94" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="400"><net_src comp="124" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="407"><net_src comp="124" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="414"><net_src comp="124" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="100" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="421"><net_src comp="124" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="102" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="428"><net_src comp="124" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="104" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="435"><net_src comp="124" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="106" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="442"><net_src comp="124" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="108" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="449"><net_src comp="124" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="110" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="456"><net_src comp="124" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="112" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="463"><net_src comp="124" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="114" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="470"><net_src comp="124" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="116" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="466" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="477"><net_src comp="124" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="118" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="484"><net_src comp="124" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="120" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="491"><net_src comp="124" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="122" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="305" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
	Port: p_out9 | {1 }
	Port: p_out10 | {1 }
	Port: p_out11 | {1 }
	Port: p_out12 | {1 }
	Port: p_out13 | {1 }
	Port: p_out14 | {1 }
	Port: p_out15 | {1 }
	Port: p_out16 | {1 }
	Port: p_out17 | {1 }
	Port: p_out18 | {1 }
	Port: p_out19 | {1 }
	Port: p_out20 | {1 }
	Port: p_out21 | {1 }
	Port: p_out22 | {1 }
	Port: p_out23 | {1 }
	Port: p_out24 | {1 }
	Port: p_out25 | {1 }
 - Input state : 
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : layer_weights | {1 }
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out1 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out2 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out3 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out4 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out5 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out6 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out7 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out8 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out9 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out10 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out11 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out12 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out13 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out14 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out15 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out16 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out17 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out18 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out19 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out20 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out21 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out22 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out23 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out24 | {}
	Port: ocnn6_streaming_layer_pipeline_Block_entry_proc.31 : p_out25 | {}
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       p_out_tmp_0_fu_312       |    0    |    71   |
|          |       p_out1_tmp_0_fu_319      |    0    |    71   |
|          |       p_out2_tmp_0_fu_326      |    0    |    71   |
|          |       p_out3_tmp_0_fu_333      |    0    |    71   |
|          |       p_out4_tmp_0_fu_340      |    0    |    71   |
|          |       p_out5_tmp_0_fu_347      |    0    |    71   |
|          |       p_out6_tmp_0_fu_354      |    0    |    71   |
|          |       p_out7_tmp_0_fu_361      |    0    |    71   |
|          |       p_out8_tmp_0_fu_368      |    0    |    71   |
|          |       p_out9_tmp_0_fu_375      |    0    |    71   |
|          |      p_out10_tmp_0_fu_382      |    0    |    71   |
|          |      p_out11_tmp_0_fu_389      |    0    |    71   |
|    add   |      p_out12_tmp_0_fu_396      |    0    |    71   |
|          |      p_out13_tmp_0_fu_403      |    0    |    71   |
|          |      p_out14_tmp_0_fu_410      |    0    |    71   |
|          |      p_out15_tmp_0_fu_417      |    0    |    71   |
|          |      p_out16_tmp_0_fu_424      |    0    |    71   |
|          |      p_out17_tmp_0_fu_431      |    0    |    71   |
|          |      p_out18_tmp_0_fu_438      |    0    |    71   |
|          |      p_out19_tmp_0_fu_445      |    0    |    71   |
|          |      p_out20_tmp_0_fu_452      |    0    |    71   |
|          |      p_out21_tmp_0_fu_459      |    0    |    71   |
|          |      p_out22_tmp_0_fu_466      |    0    |    71   |
|          |      p_out23_tmp_0_fu_473      |    0    |    71   |
|          |      p_out24_tmp_0_fu_480      |    0    |    71   |
|          |      p_out25_tmp_0_fu_487      |    0    |    71   |
|----------|--------------------------------|---------|---------|
|   read   | layer_weights_read_read_fu_124 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln0_write_fu_130     |    0    |    0    |
|          |     write_ln0_write_fu_137     |    0    |    0    |
|          |     write_ln0_write_fu_144     |    0    |    0    |
|          |     write_ln0_write_fu_151     |    0    |    0    |
|          |     write_ln0_write_fu_158     |    0    |    0    |
|          |     write_ln0_write_fu_165     |    0    |    0    |
|          |     write_ln0_write_fu_172     |    0    |    0    |
|          |     write_ln0_write_fu_179     |    0    |    0    |
|          |     write_ln0_write_fu_186     |    0    |    0    |
|          |     write_ln0_write_fu_193     |    0    |    0    |
|          |     write_ln0_write_fu_200     |    0    |    0    |
|          |     write_ln0_write_fu_207     |    0    |    0    |
|   write  |     write_ln0_write_fu_214     |    0    |    0    |
|          |     write_ln0_write_fu_221     |    0    |    0    |
|          |     write_ln0_write_fu_228     |    0    |    0    |
|          |     write_ln0_write_fu_235     |    0    |    0    |
|          |     write_ln0_write_fu_242     |    0    |    0    |
|          |     write_ln0_write_fu_249     |    0    |    0    |
|          |     write_ln0_write_fu_256     |    0    |    0    |
|          |     write_ln0_write_fu_263     |    0    |    0    |
|          |     write_ln0_write_fu_270     |    0    |    0    |
|          |     write_ln0_write_fu_277     |    0    |    0    |
|          |     write_ln0_write_fu_284     |    0    |    0    |
|          |     write_ln0_write_fu_291     |    0    |    0    |
|          |     write_ln0_write_fu_298     |    0    |    0    |
|          |     write_ln0_write_fu_305     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1846  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1846  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  1846  |
+-----------+--------+--------+
