{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641574956131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641574956132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "couter0to5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"couter0to5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641574956141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641574956209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641574956209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641574956390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641574956397 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641574956691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641574956691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641574956691 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641574956691 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641574956694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641574956694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641574956694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641574956694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641574956694 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641574956694 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641574956695 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641574957071 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641574957238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "couter0to5.sdc " "Synopsys Design Constraints File file not found: 'couter0to5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641574957239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641574957240 ""}
{ "Warning" "WSTA_SCC_LOOP" "51 " "Found combinational loop of 51 nodes" { { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~7\|combout " "Node \"ff2\|ff\|nand4~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~0\|datab " "Node \"ff2\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~0\|combout " "Node \"ff2\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand5~0\|datab " "Node \"ff2\|ff\|nand5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand5~0\|combout " "Node \"ff2\|ff\|nand5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand5~0\|dataa " "Node \"ff2\|ff\|nand5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~1\|datac " "Node \"ff2\|ff\|nand4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~1\|combout " "Node \"ff2\|ff\|nand4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~7\|datab " "Node \"ff2\|ff\|nand4~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~5\|datab " "Node \"ff2\|ff\|nand4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~5\|combout " "Node \"ff2\|ff\|nand4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~7\|datac " "Node \"ff2\|ff\|nand4~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~6\|datab " "Node \"ff2\|ff\|nand4~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~6\|combout " "Node \"ff2\|ff\|nand4~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~7\|datad " "Node \"ff2\|ff\|nand4~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~3\|datad " "Node \"ff2\|ff\|nand4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~3\|combout " "Node \"ff2\|ff\|nand4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~5\|datac " "Node \"ff2\|ff\|nand4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~6\|datac " "Node \"ff2\|ff\|nand4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~2\|datab " "Node \"ff2\|ff\|nand4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~2\|combout " "Node \"ff2\|ff\|nand4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~3\|datac " "Node \"ff2\|ff\|nand4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~4\|datac " "Node \"ff2\|ff\|nand4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~4\|combout " "Node \"ff2\|ff\|nand4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~5\|datad " "Node \"ff2\|ff\|nand4~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~6\|datad " "Node \"ff2\|ff\|nand4~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~4\|datad " "Node \"ff2\|ff\|nand4~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix12\|y~0\|datad " "Node \"mix12\|y~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix12\|y~0\|combout " "Node \"mix12\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~1\|datab " "Node \"ff2\|ff\|nand4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~1\|datac " "Node \"mix3\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~1\|combout " "Node \"mix3\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~2\|dataa " "Node \"mix3\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~2\|combout " "Node \"mix3\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4\|datac " "Node \"ff3\|ff\|nand4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4\|combout " "Node \"ff3\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4~0\|datab " "Node \"ff3\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4~0\|combout " "Node \"ff3\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand5~0\|datab " "Node \"ff3\|ff\|nand5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand5~0\|combout " "Node \"ff3\|ff\|nand5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand5~0\|dataa " "Node \"ff3\|ff\|nand5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4\|datab " "Node \"ff3\|ff\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix13\|y~0\|datad " "Node \"mix13\|y~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix13\|y~0\|combout " "Node \"mix13\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~5\|dataa " "Node \"ff2\|ff\|nand4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~1\|dataa " "Node \"mix3\|WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~2\|datad " "Node \"mix3\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~6\|dataa " "Node \"ff2\|ff\|nand4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|ff\|nand4\|dataa " "Node \"ff3\|ff\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "mix3\|WideOr0~2\|datac " "Node \"mix3\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|ff\|nand4~7\|dataa " "Node \"ff2\|ff\|nand4~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957241 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 9 -1 0 } } { "mix1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix1.sv" 3 -1 0 } } { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix4to1.sv" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641574957241 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand5~0\|combout " "Node \"ff1\|ff\|nand5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand5~0\|dataa " "Node \"ff1\|ff\|nand5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand4\|datab " "Node \"ff1\|ff\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand4\|combout " "Node \"ff1\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand4~0\|datab " "Node \"ff1\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand4~0\|combout " "Node \"ff1\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand5~0\|datab " "Node \"ff1\|ff\|nand5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|ff\|nand4\|dataa " "Node \"ff1\|ff\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641574957243 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 9 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641574957243 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff1\|ff\|nand4\|datac  to: ff1\|ff\|nand5~0\|combout " "From: ff1\|ff\|nand4\|datac  to: ff1\|ff\|nand5~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff1\|ff\|nand4~0\|datac  to: ff1\|ff\|nand4\|combout " "From: ff1\|ff\|nand4~0\|datac  to: ff1\|ff\|nand4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff2\|ff\|nand4~0\|datac  to: mix13\|y~0\|combout " "From: ff2\|ff\|nand4~0\|datac  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff2\|ff\|nand4~1\|dataa  to: mix13\|y~0\|combout " "From: ff2\|ff\|nand4~1\|dataa  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff2\|ff\|nand4~2\|dataa  to: mix13\|y~0\|combout " "From: ff2\|ff\|nand4~2\|dataa  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff2\|ff\|nand4~3\|datab  to: mix13\|y~0\|combout " "From: ff2\|ff\|nand4~3\|datab  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff2\|ff\|nand4~4\|datab  to: mix13\|y~0\|combout " "From: ff2\|ff\|nand4~4\|datab  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ff3\|ff\|nand4~0\|datac  to: ff3\|ff\|nand4\|combout " "From: ff3\|ff\|nand4~0\|datac  to: ff3\|ff\|nand4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mix3\|WideOr0~1\|datab  to: mix13\|y~0\|combout " "From: mix3\|WideOr0~1\|datab  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mix3\|WideOr0~2\|datab  to: mix13\|y~0\|combout " "From: mix3\|WideOr0~2\|datab  to: mix13\|y~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641574957248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641574957248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641574957249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641574957249 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641574957250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641574957484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641574957484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641574957484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641574957485 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641574957485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641574957485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641574957486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641574957486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641574957486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641574957486 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641574957486 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 7 3 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 7 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1641574957487 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1641574957487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1641574957487 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641574957488 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1641574957488 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1641574957488 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641574957501 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641574957505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641574958711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641574958787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641574958800 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641574959526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641574959526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641574959785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641574960950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641574960950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641574961170 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimiza