

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 10:10:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.94>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p" [dfg_199.c:7]   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %p_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 24 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 25 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 26 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 28 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 29 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 30 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 31 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 32 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 33 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 34 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 35 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 36 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 37 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662_1 = zext i1 %tmp"   --->   Operation 39 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %r_V_1, i32 53, i32 60"   --->   Operation 40 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662_1, i8 %tmp_1"   --->   Operation 41 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%data_V_1 = xor i64 %data_V, i64 9223372036854775808" [dfg_199.c:16]   --->   Operation 42 'xor' 'data_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 43 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V_1"   --->   Operation 44 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 45 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 46 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 47 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln16_1 = add i8 %select_ln59, i8 169" [dfg_199.c:16]   --->   Operation 48 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_12, i1 0"   --->   Operation 49 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 50 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 51 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 52 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 53 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_11"   --->   Operation 54 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 55 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 56 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i47_cast_cast_cast = sext i12 %ush_1"   --->   Operation 57 'sext' 'sh_prom_i_i_i_i_i47_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i47_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i47_cast_cast_cast"   --->   Operation 58 'zext' 'sh_prom_i_i_i_i_i47_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i47_cast_cast_cast_cast"   --->   Operation 59 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i47_cast_cast_cast_cast"   --->   Operation 60 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53"   --->   Operation 61 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 62 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60"   --->   Operation 63 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662, i8 %tmp_2"   --->   Operation 64 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:7]   --->   Operation 65 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i8 %add_ln16_1" [dfg_199.c:16]   --->   Operation 66 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 67 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%result_V_4 = sub i8 0, i8 %val_1"   --->   Operation 68 'sub' 'result_V_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%result_V = select i1 %p_Result_1, i8 %result_V_4, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 69 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%sext_ln16_1 = sext i8 %result_V" [dfg_199.c:16]   --->   Operation 70 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i8 %p_5_read" [dfg_199.c:16]   --->   Operation 71 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%sub_ln16 = sub i9 128, i9 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 72 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%zext_ln16 = zext i9 %sub_ln16" [dfg_199.c:16]   --->   Operation 73 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln16 = add i10 %zext_ln16, i10 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 74 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [13/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 75 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 76 [12/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 76 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 77 [11/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 77 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 78 [10/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 78 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 79 [9/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 79 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 80 [8/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 80 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 81 [7/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 81 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 82 [6/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 82 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 83 [5/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 83 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 84 [4/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 84 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 85 [3/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 85 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 86 [2/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 86 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.47>
ST_15 : Operation 87 [1/13] (3.47ns)   --->   "%sdiv_ln16 = sdiv i10 %sext_ln16, i10 %add_ln16" [dfg_199.c:16]   --->   Operation 87 'sdiv' 'sdiv_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i10 %sdiv_ln16" [dfg_199.c:16]   --->   Operation 88 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 89 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 90 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 90 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 91 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 91 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 92 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 92 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 93 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 93 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 95 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 100 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_3" [dfg_199.c:16]   --->   Operation 100 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i64 %result" [dfg_199.c:17]   --->   Operation 101 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                                  (read          ) [ 0000000000000000000000]
data_V                                  (bitcast       ) [ 0010000000000000000000]
tmp_9                                   (partselect    ) [ 0000000000000000000000]
tmp_10                                  (trunc         ) [ 0000000000000000000000]
mantissa                                (bitconcatenate) [ 0000000000000000000000]
zext_ln15                               (zext          ) [ 0000000000000000000000]
zext_ln510                              (zext          ) [ 0000000000000000000000]
add_ln510                               (add           ) [ 0000000000000000000000]
isNeg                                   (bitselect     ) [ 0000000000000000000000]
sub_ln1311                              (sub           ) [ 0000000000000000000000]
sext_ln1311                             (sext          ) [ 0000000000000000000000]
ush                                     (select        ) [ 0000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000000000000000000000]
r_V                                     (lshr          ) [ 0000000000000000000000]
r_V_1                                   (shl           ) [ 0000000000000000000000]
tmp                                     (bitselect     ) [ 0000000000000000000000]
zext_ln662_1                            (zext          ) [ 0000000000000000000000]
tmp_1                                   (partselect    ) [ 0000000000000000000000]
val                                     (select        ) [ 0010000000000000000000]
data_V_1                                (xor           ) [ 0011000000000000000000]
tmp_11                                  (partselect    ) [ 0010000000000000000000]
tmp_12                                  (trunc         ) [ 0010000000000000000000]
p_Result_s                              (bitselect     ) [ 0000000000000000000000]
result_V_2                              (sub           ) [ 0000000000000000000000]
select_ln59                             (select        ) [ 0000000000000000000000]
add_ln16_1                              (add           ) [ 0001000000000000000000]
mantissa_1                              (bitconcatenate) [ 0000000000000000000000]
zext_ln15_1                             (zext          ) [ 0000000000000000000000]
zext_ln510_1                            (zext          ) [ 0000000000000000000000]
add_ln510_1                             (add           ) [ 0000000000000000000000]
isNeg_1                                 (bitselect     ) [ 0000000000000000000000]
sub_ln1311_1                            (sub           ) [ 0000000000000000000000]
sext_ln1311_1                           (sext          ) [ 0000000000000000000000]
ush_1                                   (select        ) [ 0000000000000000000000]
sh_prom_i_i_i_i_i47_cast_cast_cast      (sext          ) [ 0000000000000000000000]
sh_prom_i_i_i_i_i47_cast_cast_cast_cast (zext          ) [ 0000000000000000000000]
r_V_2                                   (lshr          ) [ 0000000000000000000000]
r_V_3                                   (shl           ) [ 0000000000000000000000]
tmp_8                                   (bitselect     ) [ 0000000000000000000000]
zext_ln662                              (zext          ) [ 0000000000000000000000]
tmp_2                                   (partselect    ) [ 0000000000000000000000]
val_1                                   (select        ) [ 0001000000000000000000]
p_5_read                                (read          ) [ 0000000000000000000000]
sext_ln16                               (sext          ) [ 0000111111111111000000]
p_Result_1                              (bitselect     ) [ 0000000000000000000000]
result_V_4                              (sub           ) [ 0000000000000000000000]
result_V                                (select        ) [ 0000000000000000000000]
sext_ln16_1                             (sext          ) [ 0000000000000000000000]
sext_ln16_2                             (sext          ) [ 0000000000000000000000]
sub_ln16                                (sub           ) [ 0000000000000000000000]
zext_ln16                               (zext          ) [ 0000000000000000000000]
add_ln16                                (add           ) [ 0000111111111111000000]
sdiv_ln16                               (sdiv          ) [ 0000000000000000100000]
sext_ln16_3                             (sext          ) [ 0000000000000000011111]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 0000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000]
result                                  (sitodp        ) [ 0000000000000000000000]
ret_ln17                                (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i113.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_5_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="result/16 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_V_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_9_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="0" index="3" bw="7" slack="0"/>
<pin id="92" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_10_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="mantissa_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="54" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="52" slack="0"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln15_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="54" slack="0"/>
<pin id="113" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln510_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln510_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="isNeg_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="12" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sub_ln1311_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln1311_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ush_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="0" index="2" bw="12" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="54" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_V_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="54" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="137" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln662_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="137" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="val_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="data_V_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="data_V_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_11_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="7" slack="0"/>
<pin id="212" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_12_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Result_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="1"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="result_V_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="1"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln59_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln16_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mantissa_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="54" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="52" slack="1"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln15_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="54" slack="0"/>
<pin id="257" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln510_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln510_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="11" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="isNeg_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="12" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln1311_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="1"/>
<pin id="279" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln1311_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ush_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sh_prom_i_i_i_i_i47_cast_cast_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i47_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sh_prom_i_i_i_i_i47_cast_cast_cast_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i47_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="r_V_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="54" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="r_V_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="54" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="113" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln662_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="113" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="val_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln16_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="2"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="result_V_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="1"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="result_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="1"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln16_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln16_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln16_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln16_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln16_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln16/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln16_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_3/16 "/>
</bind>
</comp>

<comp id="399" class="1005" name="data_V_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="val_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="410" class="1005" name="data_V_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="2"/>
<pin id="412" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_V_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_11_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="1"/>
<pin id="417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_12_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="52" slack="1"/>
<pin id="423" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln16_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="val_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="sext_ln16_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="1"/>
<pin id="439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="442" class="1005" name="add_ln16_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="447" class="1005" name="sdiv_ln16_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln16 "/>
</bind>
</comp>

<comp id="452" class="1005" name="sext_ln16_3_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="68" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="83" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="83" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="114"><net_src comp="101" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="87" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="87" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="125" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="119" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="111" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="111" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="155" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="159" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="165" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="198"><net_src comp="125" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="179" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="183" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="83" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="221" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="258"><net_src comp="246" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="262" pin="2"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="255" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="255" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="301" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="307" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="268" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="321" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="325" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="346" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="74" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="365" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="343" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="402"><net_src comp="83" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="407"><net_src comp="193" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="413"><net_src comp="201" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="418"><net_src comp="207" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="424"><net_src comp="217" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="429"><net_src comp="240" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="434"><net_src comp="335" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="440"><net_src comp="343" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="445"><net_src comp="383" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="450"><net_src comp="389" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="455"><net_src comp="395" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_5 | {3 }
  - Chain level:
	State 1
		tmp_9 : 1
		tmp_10 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662_1 : 10
		tmp_1 : 9
		val : 11
		data_V_1 : 1
		tmp_11 : 1
		tmp_12 : 1
	State 2
		select_ln59 : 1
		add_ln16_1 : 2
		zext_ln15_1 : 1
		add_ln510_1 : 1
		isNeg_1 : 2
		sext_ln1311_1 : 1
		ush_1 : 3
		sh_prom_i_i_i_i_i47_cast_cast_cast : 4
		sh_prom_i_i_i_i_i47_cast_cast_cast_cast : 5
		r_V_2 : 6
		r_V_3 : 6
		tmp_8 : 7
		zext_ln662 : 8
		tmp_2 : 7
		val_1 : 9
	State 3
		result_V : 1
		sext_ln16_1 : 2
		sub_ln16 : 1
		zext_ln16 : 2
		add_ln16 : 3
		sdiv_ln16 : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		result : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		ret_ln17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_159                   |    0    |   161   |
|          |                  r_V_2_fu_301                  |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_1_fu_165                  |    0    |   161   |
|          |                  r_V_3_fu_307                  |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|   sdiv   |                   grp_fu_389                   |   130   |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                sub_ln1311_fu_133               |    0    |    12   |
|          |                result_V_2_fu_228               |    0    |    15   |
|    sub   |               sub_ln1311_1_fu_276              |    0    |    12   |
|          |                result_V_4_fu_353               |    0    |    15   |
|          |                 sub_ln16_fu_373                |    0    |    14   |
|----------|------------------------------------------------|---------|---------|
|    xor   |                 data_V_1_fu_201                |    0    |    64   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_143                   |    0    |    12   |
|          |                   val_fu_193                   |    0    |    8    |
|  select  |               select_ln59_fu_233               |    0    |    8    |
|          |                  ush_1_fu_285                  |    0    |    12   |
|          |                  val_1_fu_335                  |    0    |    8    |
|          |                 result_V_fu_358                |    0    |    8    |
|----------|------------------------------------------------|---------|---------|
|          |                add_ln510_fu_119                |    0    |    12   |
|    add   |                add_ln16_1_fu_240               |    0    |    15   |
|          |               add_ln510_1_fu_262               |    0    |    12   |
|          |                 add_ln16_fu_383                |    0    |    14   |
|----------|------------------------------------------------|---------|---------|
|   read   |                p_read_read_fu_68               |    0    |    0    |
|          |               p_5_read_read_fu_74              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                    grp_fu_80                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_9_fu_87                  |    0    |    0    |
|partselect|                  tmp_1_fu_183                  |    0    |    0    |
|          |                  tmp_11_fu_207                 |    0    |    0    |
|          |                  tmp_2_fu_325                  |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                  tmp_10_fu_97                  |    0    |    0    |
|          |                  tmp_12_fu_217                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|bitconcatenate|                 mantissa_fu_101                |    0    |    0    |
|          |                mantissa_1_fu_246               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln15_fu_111                |    0    |    0    |
|          |                zext_ln510_fu_115               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_155  |    0    |    0    |
|          |               zext_ln662_1_fu_179              |    0    |    0    |
|   zext   |               zext_ln15_1_fu_255               |    0    |    0    |
|          |               zext_ln510_1_fu_259              |    0    |    0    |
|          | sh_prom_i_i_i_i_i47_cast_cast_cast_cast_fu_297 |    0    |    0    |
|          |                zext_ln662_fu_321               |    0    |    0    |
|          |                zext_ln16_fu_379                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_125                  |    0    |    0    |
|          |                   tmp_fu_171                   |    0    |    0    |
| bitselect|                p_Result_s_fu_221               |    0    |    0    |
|          |                 isNeg_1_fu_268                 |    0    |    0    |
|          |                  tmp_8_fu_313                  |    0    |    0    |
|          |                p_Result_1_fu_346               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_139               |    0    |    0    |
|          |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_151    |    0    |    0    |
|          |              sext_ln1311_1_fu_281              |    0    |    0    |
|   sext   |    sh_prom_i_i_i_i_i47_cast_cast_cast_fu_293   |    0    |    0    |
|          |                sext_ln16_fu_343                |    0    |    0    |
|          |               sext_ln16_1_fu_365               |    0    |    0    |
|          |               sext_ln16_2_fu_369               |    0    |    0    |
|          |               sext_ln16_3_fu_395               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |   130   |   948   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln16_1_reg_426|    8   |
|  add_ln16_reg_442 |   10   |
|  data_V_1_reg_410 |   64   |
|   data_V_reg_399  |   64   |
| sdiv_ln16_reg_447 |   10   |
|sext_ln16_3_reg_452|   32   |
| sext_ln16_reg_437 |   10   |
|   tmp_11_reg_415  |   11   |
|   tmp_12_reg_421  |   52   |
|   val_1_reg_431   |    8   |
|    val_reg_404    |    8   |
+-------------------+--------+
|       Total       |   277  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_389 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_389 |  p1  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   58   ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   130  |   948  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   277  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   407  |   975  |
+-----------+--------+--------+--------+
