git clone --depth 1 --no-tags https://github.com/VishalNov18/Router-1-3-design-in-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528952181
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/Low-Power-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528811108
git clone --depth 1 --no-tags https://github.com/javed-alam01/Serial-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528120544
git clone --depth 1 --no-tags https://github.com/Bharadwaj297/Design-of-an-8-bit-MC-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528274349
git clone --depth 1 --no-tags https://github.com/minecraftdixit/sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528146449
git clone --depth 1 --no-tags https://github.com/luchLasarya/Inc_encoder_DE10-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527159042
git clone --depth 1 --no-tags https://github.com/pradumnk/6-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525390596
git clone --depth 1 --no-tags https://github.com/robinyangyanfeng/General_Components_for_Digital_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525595679
git clone --depth 1 --no-tags https://github.com/thkim2031/efabless_mpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526589127
git clone --depth 1 --no-tags https://github.com/init-01/SNU-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527564813
git clone --depth 1 --no-tags https://github.com/zhuyueqq/-Xilinx-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526203553
git clone --depth 1 --no-tags https://github.com/seshasainadh/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526235241
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526226694
git clone --depth 1 --no-tags https://github.com/YinChian/VSCode-Wave-Show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531256431
git clone --depth 1 --no-tags https://github.com/ritikmakhija/369Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531284997
git clone --depth 1 --no-tags https://github.com/guioco/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529977112
git clone --depth 1 --no-tags https://github.com/smunaut/tinytapeout-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529951578
git clone --depth 1 --no-tags https://github.com/ianhan/tinytapeout_pulsar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529943198
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-ENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529898330
git clone --depth 1 --no-tags https://github.com/Sirawit7205/tinytapeout-2G57-2G58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530354466
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530626219
git clone --depth 1 --no-tags https://github.com/andars/tiny-tapeout-module-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530897156
git clone --depth 1 --no-tags https://github.com/djsaye/fpga_tank_trouble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530927436
git clone --depth 1 --no-tags https://github.com/youmna2023/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530425478
git clone --depth 1 --no-tags https://github.com/Azeem-M/Processor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530907554
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530819652
git clone --depth 1 --no-tags https://github.com/narmitsmartstriker/VHDL-Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525488380
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_uart_adc_sound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526762665
git clone --depth 1 --no-tags https://github.com/IslamAdam/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526654591
git clone --depth 1 --no-tags https://github.com/Tauqir-Ahmad/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526561507
git clone --depth 1 --no-tags https://github.com/SDZZGNDRC/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526617386
git clone --depth 1 --no-tags https://github.com/sumanmahato027/asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526495097
git clone --depth 1 --no-tags https://github.com/usd-cs/comp300-fa22-p0-2-boardtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526423743
git clone --depth 1 --no-tags https://github.com/Knight0fCarol/SEUfuckFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525796095
git clone --depth 1 --no-tags https://github.com/Infinity-24/UART-Universal-Asynchronous-Receiver-Transmitter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526040613
git clone --depth 1 --no-tags https://github.com/OIhroDIL/seg_test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527404696
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Ultrasonic-sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527286745
git clone --depth 1 --no-tags https://github.com/AllenDBoston/PMU_caravel_mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528469042
git clone --depth 1 --no-tags https://github.com/DingZ0115/2022_Spring_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528357148
git clone --depth 1 --no-tags https://github.com/Harshkadole/Unconventional-density-based-traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528817683
git clone --depth 1 --no-tags https://github.com/ZeroX29a/pynq_clock_Divider_with_sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529294225
git clone --depth 1 --no-tags https://github.com/KAMOME-code/RSA-encryption-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529469310
git clone --depth 1 --no-tags https://github.com/Ayesh-Rajakaruna/Image-downsampling-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528647740
git clone --depth 1 --no-tags https://github.com/chiplet/tinytapeout-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529890037
git clone --depth 1 --no-tags https://github.com/bigwhoman/Mini-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529892645
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-ELA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529902694
git clone --depth 1 --no-tags https://github.com/kambadur/tinytapeout_2bitcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529937241
git clone --depth 1 --no-tags https://github.com/tkuester/wokwi-directghost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529606846
git clone --depth 1 --no-tags https://github.com/nicoleddm/Projeto-Jogo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529440776
git clone --depth 1 --no-tags https://github.com/yangyang1120/ISLAB_summer2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530065854
git clone --depth 1 --no-tags https://github.com/phish432/Carry-Lookahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524552377
git clone --depth 1 --no-tags https://github.com/Rahulyadav121201/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524876045
git clone --depth 1 --no-tags https://github.com/Sondos-Shabana/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524569765
git clone --depth 1 --no-tags https://github.com/SushmaUsurupati/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524999708
git clone --depth 1 --no-tags https://github.com/manijith/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525112918
git clone --depth 1 --no-tags https://github.com/Jagadeesh100100/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525058655
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525266119
git clone --depth 1 --no-tags https://github.com/knirajiitb/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525682123
git clone --depth 1 --no-tags https://github.com/Mahi36/32-bit-Brent-Kung-Logarithmic-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525381572
git clone --depth 1 --no-tags https://github.com/lpn-plant/lpntpm-lpc-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525349297
git clone --depth 1 --no-tags https://github.com/bieganski/tinytapeout_bieganski.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530232702
git clone --depth 1 --no-tags https://github.com/dominic-meads/CAN_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530917306
git clone --depth 1 --no-tags https://github.com/ThorKn/tinytapeout_shiftregister_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531050423
git clone --depth 1 --no-tags https://github.com/andars/universal-turing-machine-aw7s8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531233322
git clone --depth 1 --no-tags https://github.com/azzeloof/FunPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531248401
git clone --depth 1 --no-tags https://github.com/rmosenkis/DDR-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530776485
git clone --depth 1 --no-tags https://github.com/shubham-sai47/FSM_Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530580974
git clone --depth 1 --no-tags https://github.com/todd1251/tinytapeout-figure8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531159062
git clone --depth 1 --no-tags https://github.com/seungjoyea/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525639740
git clone --depth 1 --no-tags https://github.com/ika-musume/IKAOPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531833545
git clone --depth 1 --no-tags https://github.com/b224hisl/rioschip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535979089
git clone --depth 1 --no-tags https://github.com/ericlewis/openfpga-dominos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535787522
git clone --depth 1 --no-tags https://github.com/emu-russia/dmgcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536534699
git clone --depth 1 --no-tags https://github.com/Giftwen/CourseDigitalIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533843976
git clone --depth 1 --no-tags https://github.com/va7deo/SNK68.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534355239
git clone --depth 1 --no-tags https://github.com/fangyzh26/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532523339
git clone --depth 1 --no-tags https://github.com/ericlewis/openfpga-qbert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536298103
git clone --depth 1 --no-tags https://github.com/balanx/SpinalHDLDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537495138
git clone --depth 1 --no-tags https://github.com/muhammedkocaoglu/mystic_riscv64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535391501
git clone --depth 1 --no-tags https://github.com/vinayrayapati/iiitb_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533235367
git clone --depth 1 --no-tags https://github.com/ensariskin/5-Stage-Pipeline-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537160123
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533123705
git clone --depth 1 --no-tags https://github.com/idea-fasoc/openfasoc-tapeouts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537631823
git clone --depth 1 --no-tags https://github.com/antongale/EXERION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534424594
git clone --depth 1 --no-tags https://github.com/Dudestin/tinyEther.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533500257
git clone --depth 1 --no-tags https://github.com/The8BitEnthusiast/vga-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536764361
git clone --depth 1 --no-tags https://github.com/AkhilDotG/Floating-point-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537745353
git clone --depth 1 --no-tags https://github.com/sts08015/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531707935
git clone --depth 1 --no-tags https://github.com/imihajlow/74xx-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532514692
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534719369
git clone --depth 1 --no-tags https://github.com/mikeakohn/intel_8008.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537225713
git clone --depth 1 --no-tags https://github.com/xiaoyuehai/DITES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537341483
git clone --depth 1 --no-tags https://github.com/fm4dd/gm-proto-e1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532758745
git clone --depth 1 --no-tags https://github.com/mdhasnainali/CSE2112-Digital_System_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532867022
git clone --depth 1 --no-tags https://github.com/ericlewis/analogue-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531933897
git clone --depth 1 --no-tags https://github.com/am2mcu/ATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535963034
