
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v' to AST representation.
Generating RTLIL representation for module `\addr_fifo'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dual_port_ram       
root of   1 design levels: addr_fifo           
Automatically selected addr_fifo as design top module.

2.2. Analyzing design hierarchy..
Top module:  \addr_fifo
Used module:     \dual_port_ram
Parameter \DATA_WIDTH = 4'0101
Parameter \ADDR_WIDTH = 4'0100

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 4'0101
Parameter \ADDR_WIDTH = 4'0100
Generating RTLIL representation for module `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100'.

2.4. Analyzing design hierarchy..
Top module:  \addr_fifo
Used module:     $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100

2.5. Analyzing design hierarchy..
Top module:  \addr_fifo
Used module:     $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100
Removing unused module `\dual_port_ram'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47 in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39 in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:235$8 in module addr_fifo.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_EN[4:0]$53
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_DATA[4:0]$52
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_ADDR[3:0]$51
     4/4: $0\out2[4:0]
Creating decoders for process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_EN[4:0]$45
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_DATA[4:0]$44
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_ADDR[3:0]$43
     4/4: $0\out1[4:0]
Creating decoders for process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:235$8'.
     1/1: $0\status_cnt[4:0]
Creating decoders for process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:229$7'.
     1/1: $0\q[4:0]
Creating decoders for process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:222$5'.
     1/1: $0\rd_pointer[3:0]
Creating decoders for process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:215$3'.
     1/1: $0\wr_pointer[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.\out2' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
  created $dff cell `$procdff$90' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_ADDR' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_DATA' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:298$38_EN' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.\out1' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_ADDR' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_DATA' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:289$37_EN' using process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\addr_fifo.\status_cnt' using process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:235$8'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\addr_fifo.\q' using process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:229$7'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\addr_fifo.\rd_pointer' using process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:222$5'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\addr_fifo.\wr_pointer' using process `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:215$3'.
  created $dff cell `$procdff$101' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
Removing empty process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:296$47'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
Removing empty process `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:287$39'.
Found and cleaned up 2 empty switches in `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:235$8'.
Removing empty process `addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:235$8'.
Found and cleaned up 1 empty switch in `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:229$7'.
Removing empty process `addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:229$7'.
Found and cleaned up 1 empty switch in `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:222$5'.
Removing empty process `addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:222$5'.
Found and cleaned up 1 empty switch in `\addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:215$3'.
Removing empty process `addr_fifo.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:215$3'.
Cleaned up 7 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Optimizing module addr_fifo.
<suppressed ~2 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Optimizing module addr_fifo.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100'.
Finding identical cells in module `\addr_fifo'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addr_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
    Consolidated identical input bits for $mux cell $procmux$68:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$68_Y
      New ports: A=1'0, B=1'1, Y=$procmux$68_Y [0]
      New connections: $procmux$68_Y [4:1] = { $procmux$68_Y [0] $procmux$68_Y [0] $procmux$68_Y [0] $procmux$68_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$56:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$56_Y
      New ports: A=1'0, B=1'1, Y=$procmux$56_Y [0]
      New connections: $procmux$56_Y [4:1] = { $procmux$56_Y [0] $procmux$56_Y [0] $procmux$56_Y [0] $procmux$56_Y [0] }
  Optimizing cells in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
  Optimizing cells in module \addr_fifo.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100'.
Finding identical cells in module `\addr_fifo'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$90 ($dff) from module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100 (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:301$54_DATA, Q = \out2).
Adding EN signal on $procdff$94 ($dff) from module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100 (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:292$46_DATA, Q = \out1).
Adding EN signal on $procdff$98 ($dff) from module addr_fifo (D = $procmux$82_Y, Q = \status_cnt).
Adding EN signal on $procdff$99 ($dff) from module addr_fifo (D = \data_ram, Q = \q).
Adding EN signal on $procdff$100 ($dff) from module addr_fifo (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:226$6_Y, Q = \rd_pointer).
Adding EN signal on $procdff$101 ($dff) from module addr_fifo (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v:219$4_Y, Q = \wr_pointer).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100..
Finding unused cells or wires in module \addr_fifo..
Removed 11 unused cells and 44 unused wires.
<suppressed ~13 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Optimizing module addr_fifo.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addr_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
  Optimizing cells in module \addr_fifo.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100'.
Finding identical cells in module `\addr_fifo'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100..
Finding unused cells or wires in module \addr_fifo..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100.
Optimizing module addr_fifo.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:             69
   Number of public wires:           9
   Number of public wire bits:      31
   Number of memories:               1
   Number of memory bits:           20
   Number of processes:              0
   Number of cells:                 12
     $dffe                          10
     $mux                           20

=== addr_fifo ===

   Number of wires:                 28
   Number of wire bits:            107
   Number of public wires:          13
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           40
     $dffe                          18
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

=== design hierarchy ===

   addr_fifo                         1
     $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100      0

   Number of wires:                 28
   Number of wire bits:            107
   Number of public wires:          13
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           40
     $dffe                          18
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

End of script. Logfile hash: 32c01efc8d, CPU: user 0.04s system 0.00s, MEM: 11.75 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 4x opt_expr (0 sec), 22% 2x read_verilog (0 sec), ...
