module crc_generator #(parameter WIDTH = 8, parameter POLY = 8'h07) (
    input wire clk,
    input wire reset,
    input wire data_valid,
    input wire [7:0] data_in,
    output reg [WIDTH-1:0] crc_out
);

    reg [WIDTH-1:0] crc;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            crc <= 0;
        end else if (data_valid) begin
            integer i;
            reg [7:0] data;
            data = data_in;
            for (i = 0; i < 8; i = i + 1) begin
                if ((crc[WIDTH-1] ^ data[7]) == 1)
                    crc = (crc << 1) ^ POLY;
                else
                    crc = crc << 1;
                data = data << 1;
            end
        end
    end

    always @(*) begin
        crc_out = crc;
    end

endmodule
