
dcmotorsimple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f88  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800411c  0800411c  0001411c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004154  08004154  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004154  08004154  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004154  08004154  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004154  08004154  00014154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004158  08004158  00014158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800415c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000000c  08004168  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08004168  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d870  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020cc  00000000  00000000  0002d8ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d60  00000000  00000000  0002f978  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c38  00000000  00000000  000306d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002901  00000000  00000000  00031310  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cadc  00000000  00000000  00033c11  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000be664  00000000  00000000  000406ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fed51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003710  00000000  00000000  000fedcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004104 	.word	0x08004104

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004104 	.word	0x08004104

080001d4 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001da:	463b      	mov	r3, r7
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]
 80001e8:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 80001ea:	4b27      	ldr	r3, [pc, #156]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001ec:	4a27      	ldr	r2, [pc, #156]	; (800028c <MX_ADC2_Init+0xb8>)
 80001ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80001f0:	4b25      	ldr	r3, [pc, #148]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80001f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80001f8:	4b23      	ldr	r3, [pc, #140]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001fe:	4b22      	ldr	r3, [pc, #136]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000204:	4b20      	ldr	r3, [pc, #128]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000206:	2200      	movs	r2, #0
 8000208:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800020a:	4b1f      	ldr	r3, [pc, #124]	; (8000288 <MX_ADC2_Init+0xb4>)
 800020c:	2200      	movs	r2, #0
 800020e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000212:	4b1d      	ldr	r3, [pc, #116]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000214:	2200      	movs	r2, #0
 8000216:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000218:	4b1b      	ldr	r3, [pc, #108]	; (8000288 <MX_ADC2_Init+0xb4>)
 800021a:	2201      	movs	r2, #1
 800021c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800021e:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000220:	2200      	movs	r2, #0
 8000222:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000226:	2201      	movs	r2, #1
 8000228:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800022a:	4b17      	ldr	r3, [pc, #92]	; (8000288 <MX_ADC2_Init+0xb4>)
 800022c:	2200      	movs	r2, #0
 800022e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000232:	4b15      	ldr	r3, [pc, #84]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000234:	2204      	movs	r2, #4
 8000236:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000238:	4b13      	ldr	r3, [pc, #76]	; (8000288 <MX_ADC2_Init+0xb4>)
 800023a:	2200      	movs	r2, #0
 800023c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800023e:	4b12      	ldr	r3, [pc, #72]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000240:	2200      	movs	r2, #0
 8000242:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000244:	4810      	ldr	r0, [pc, #64]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000246:	f000 fbe7 	bl	8000a18 <HAL_ADC_Init>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000250:	f000 fa2a 	bl	80006a8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000254:	2303      	movs	r3, #3
 8000256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000258:	2301      	movs	r3, #1
 800025a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800025c:	2300      	movs	r3, #0
 800025e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000260:	2300      	movs	r3, #0
 8000262:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000264:	2300      	movs	r3, #0
 8000266:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000268:	2300      	movs	r3, #0
 800026a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800026c:	463b      	mov	r3, r7
 800026e:	4619      	mov	r1, r3
 8000270:	4805      	ldr	r0, [pc, #20]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000272:	f000 fdcb 	bl	8000e0c <HAL_ADC_ConfigChannel>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800027c:	f000 fa14 	bl	80006a8 <Error_Handler>
  }

}
 8000280:	bf00      	nop
 8000282:	3718      	adds	r7, #24
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000028 	.word	0x20000028
 800028c:	50000100 	.word	0x50000100

08000290 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b08a      	sub	sp, #40	; 0x28
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000298:	f107 0314 	add.w	r3, r7, #20
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	605a      	str	r2, [r3, #4]
 80002a2:	609a      	str	r2, [r3, #8]
 80002a4:	60da      	str	r2, [r3, #12]
 80002a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a15      	ldr	r2, [pc, #84]	; (8000304 <HAL_ADC_MspInit+0x74>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d124      	bne.n	80002fc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002b2:	4b15      	ldr	r3, [pc, #84]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002b4:	695b      	ldr	r3, [r3, #20]
 80002b6:	4a14      	ldr	r2, [pc, #80]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002bc:	6153      	str	r3, [r2, #20]
 80002be:	4b12      	ldr	r3, [pc, #72]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002c0:	695b      	ldr	r3, [r3, #20]
 80002c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002c6:	613b      	str	r3, [r7, #16]
 80002c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ca:	4b0f      	ldr	r3, [pc, #60]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	4a0e      	ldr	r2, [pc, #56]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d4:	6153      	str	r3, [r2, #20]
 80002d6:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA6     ------> ADC2_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80002e2:	2340      	movs	r3, #64	; 0x40
 80002e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e6:	2303      	movs	r3, #3
 80002e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ea:	2300      	movs	r3, #0
 80002ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ee:	f107 0314 	add.w	r3, r7, #20
 80002f2:	4619      	mov	r1, r3
 80002f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002f8:	f001 f9ba 	bl	8001670 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80002fc:	bf00      	nop
 80002fe:	3728      	adds	r7, #40	; 0x28
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	50000100 	.word	0x50000100
 8000308:	40021000 	.word	0x40021000

0800030c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000316:	4a13      	ldr	r2, [pc, #76]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	3302      	adds	r3, #2
 800031e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	0c1b      	lsrs	r3, r3, #16
 8000326:	43db      	mvns	r3, r3
 8000328:	ea02 0103 	and.w	r1, r2, r3
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	fa93 f3a3 	rbit	r3, r3
 8000338:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	fab3 f383 	clz	r3, r3
 8000340:	b2db      	uxtb	r3, r3
 8000342:	461a      	mov	r2, r3
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	fa03 f202 	lsl.w	r2, r3, r2
 800034a:	4806      	ldr	r0, [pc, #24]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	430a      	orrs	r2, r1
 8000352:	3302      	adds	r3, #2
 8000354:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000358:	bf00      	nop
 800035a:	3714      	adds	r7, #20
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40010000 	.word	0x40010000

08000368 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000368:	b480      	push	{r7}
 800036a:	b089      	sub	sp, #36	; 0x24
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	60b9      	str	r1, [r7, #8]
 8000372:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	68bb      	ldr	r3, [r7, #8]
 800037a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	fa93 f3a3 	rbit	r3, r3
 8000382:	613b      	str	r3, [r7, #16]
  return result;
 8000384:	693b      	ldr	r3, [r7, #16]
 8000386:	fab3 f383 	clz	r3, r3
 800038a:	b2db      	uxtb	r3, r3
 800038c:	005b      	lsls	r3, r3, #1
 800038e:	2103      	movs	r1, #3
 8000390:	fa01 f303 	lsl.w	r3, r1, r3
 8000394:	43db      	mvns	r3, r3
 8000396:	401a      	ands	r2, r3
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800039c:	69fb      	ldr	r3, [r7, #28]
 800039e:	fa93 f3a3 	rbit	r3, r3
 80003a2:	61bb      	str	r3, [r7, #24]
  return result;
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	fab3 f383 	clz	r3, r3
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	6879      	ldr	r1, [r7, #4]
 80003b0:	fa01 f303 	lsl.w	r3, r1, r3
 80003b4:	431a      	orrs	r2, r3
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	601a      	str	r2, [r3, #0]
}
 80003ba:	bf00      	nop
 80003bc:	3724      	adds	r7, #36	; 0x24
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b089      	sub	sp, #36	; 0x24
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	60f8      	str	r0, [r7, #12]
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	68da      	ldr	r2, [r3, #12]
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	fa93 f3a3 	rbit	r3, r3
 80003e0:	613b      	str	r3, [r7, #16]
  return result;
 80003e2:	693b      	ldr	r3, [r7, #16]
 80003e4:	fab3 f383 	clz	r3, r3
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	2103      	movs	r1, #3
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	43db      	mvns	r3, r3
 80003f4:	401a      	ands	r2, r3
 80003f6:	68bb      	ldr	r3, [r7, #8]
 80003f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003fa:	69fb      	ldr	r3, [r7, #28]
 80003fc:	fa93 f3a3 	rbit	r3, r3
 8000400:	61bb      	str	r3, [r7, #24]
  return result;
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	fab3 f383 	clz	r3, r3
 8000408:	b2db      	uxtb	r3, r3
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	6879      	ldr	r1, [r7, #4]
 800040e:	fa01 f303 	lsl.w	r3, r1, r3
 8000412:	431a      	orrs	r2, r3
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	60da      	str	r2, [r3, #12]
}
 8000418:	bf00      	nop
 800041a:	3724      	adds	r7, #36	; 0x24
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr

08000424 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000448:	4b08      	ldr	r3, [pc, #32]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800044a:	695a      	ldr	r2, [r3, #20]
 800044c:	4907      	ldr	r1, [pc, #28]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4313      	orrs	r3, r2
 8000452:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4013      	ands	r3, r2
 800045c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800045e:	68fb      	ldr	r3, [r7, #12]
}
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	40021000 	.word	0x40021000

08000470 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b08a      	sub	sp, #40	; 0x28
 8000474:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000476:	f107 031c 	add.w	r3, r7, #28
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
 800048c:	60da      	str	r2, [r3, #12]
 800048e:	611a      	str	r2, [r3, #16]
 8000490:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000492:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000496:	f7ff ffd3 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 800049a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800049e:	f7ff ffcf 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004a2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004a6:	f7ff ffcb 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80004aa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004ae:	f7ff ffc7 	bl	8000440 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin|EN_A_Pin);
 80004b2:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80004b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ba:	f7ff ffb3 	bl	8000424 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, IN1_A_Pin|IN2_A_Pin);
 80004be:	2130      	movs	r1, #48	; 0x30
 80004c0:	4824      	ldr	r0, [pc, #144]	; (8000554 <MX_GPIO_Init+0xe4>)
 80004c2:	f7ff ffaf 	bl	8000424 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80004c6:	4924      	ldr	r1, [pc, #144]	; (8000558 <MX_GPIO_Init+0xe8>)
 80004c8:	2002      	movs	r0, #2
 80004ca:	f7ff ff1f 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d4:	4821      	ldr	r0, [pc, #132]	; (800055c <MX_GPIO_Init+0xec>)
 80004d6:	f7ff ff76 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80004da:	2200      	movs	r2, #0
 80004dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e0:	481e      	ldr	r0, [pc, #120]	; (800055c <MX_GPIO_Init+0xec>)
 80004e2:	f7ff ff41 	bl	8000368 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80004e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004ea:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80004f0:	2301      	movs	r3, #1
 80004f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80004f6:	2300      	movs	r3, #0
 80004f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80004fc:	2302      	movs	r3, #2
 80004fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	4618      	mov	r0, r3
 8000508:	f003 fb6a 	bl	8003be0 <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin|EN_A_Pin;
 800050c:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8000510:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000512:	2301      	movs	r3, #1
 8000514:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	4619      	mov	r1, r3
 8000526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800052a:	f003 fd46 	bl	8003fba <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN1_A_Pin|IN2_A_Pin;
 800052e:	2330      	movs	r3, #48	; 0x30
 8000530:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000532:	2301      	movs	r3, #1
 8000534:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000536:	2300      	movs	r3, #0
 8000538:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800053a:	2300      	movs	r3, #0
 800053c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800053e:	2300      	movs	r3, #0
 8000540:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	4619      	mov	r1, r3
 8000546:	4803      	ldr	r0, [pc, #12]	; (8000554 <MX_GPIO_Init+0xe4>)
 8000548:	f003 fd37 	bl	8003fba <LL_GPIO_Init>

}
 800054c:	bf00      	nop
 800054e:	3728      	adds	r7, #40	; 0x28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	48000400 	.word	0x48000400
 8000558:	00f00003 	.word	0x00f00003
 800055c:	48000800 	.word	0x48000800

08000560 <LL_GPIO_SetOutputPin>:
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	683a      	ldr	r2, [r7, #0]
 800056e:	619a      	str	r2, [r3, #24]
}
 8000570:	bf00      	nop
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr

0800057c <LL_GPIO_ResetOutputPin>:
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800058c:	bf00      	nop
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <test_ContinuousSingleDirection>:
//		  LL_GPIO_ResetOutputPin(EN_A_GPIO_Port, EN_A_Pin);
//		  __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
//		  while(1);
//}

void test_ContinuousSingleDirection(void){
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(IN1_A_GPIO_Port, IN1_A_Pin);
 800059c:	2110      	movs	r1, #16
 800059e:	4807      	ldr	r0, [pc, #28]	; (80005bc <test_ContinuousSingleDirection+0x24>)
 80005a0:	f7ff ffde 	bl	8000560 <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(IN2_A_GPIO_Port, IN2_A_Pin);
 80005a4:	2120      	movs	r1, #32
 80005a6:	4805      	ldr	r0, [pc, #20]	; (80005bc <test_ContinuousSingleDirection+0x24>)
 80005a8:	f7ff ffe8 	bl	800057c <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(EN_A_GPIO_Port, EN_A_Pin);
 80005ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b4:	f7ff ffd4 	bl	8000560 <LL_GPIO_SetOutputPin>
	while(1);
 80005b8:	e7fe      	b.n	80005b8 <test_ContinuousSingleDirection+0x20>
 80005ba:	bf00      	nop
 80005bc:	48000400 	.word	0x48000400

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c4:	f000 f9c2 	bl	800094c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c8:	f000 f80c 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005cc:	f7ff ff50 	bl	8000470 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d0:	f000 f920 	bl	8000814 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80005d4:	f000 f8d8 	bl	8000788 <MX_TIM16_Init>
  MX_ADC2_Init();
 80005d8:	f7ff fdfc 	bl	80001d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  test_ContinuousSingleDirection();
 80005dc:	f7ff ffdc 	bl	8000598 <test_ContinuousSingleDirection>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while(1){
 80005e0:	e7fe      	b.n	80005e0 <main+0x20>
	...

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b0a6      	sub	sp, #152	; 0x98
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005ee:	2228      	movs	r2, #40	; 0x28
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fd7e 	bl	80040f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2258      	movs	r2, #88	; 0x58
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f003 fd70 	bl	80040f4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000614:	2302      	movs	r3, #2
 8000616:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000618:	2301      	movs	r3, #1
 800061a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061c:	2310      	movs	r3, #16
 800061e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000628:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800062c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000630:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000634:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000642:	4618      	mov	r0, r3
 8000644:	f001 f99e 	bl	8001984 <HAL_RCC_OscConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800064e:	f000 f82b 	bl	80006a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000652:	230f      	movs	r3, #15
 8000654:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000656:	2302      	movs	r3, #2
 8000658:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000662:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000668:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800066c:	2102      	movs	r1, #2
 800066e:	4618      	mov	r0, r3
 8000670:	f002 f89e 	bl	80027b0 <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800067a:	f000 f815 	bl	80006a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16;
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <SystemClock_Config+0xc0>)
 8000680:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000686:	2300      	movs	r3, #0
 8000688:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	4618      	mov	r0, r3
 800068e:	f002 fac5 	bl	8002c1c <HAL_RCCEx_PeriphCLKConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000698:	f000 f806 	bl	80006a8 <Error_Handler>
  }
}
 800069c:	bf00      	nop
 800069e:	3798      	adds	r7, #152	; 0x98
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	00800002 	.word	0x00800002

080006a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
	...

080006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <HAL_MspInit+0x44>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	; (80006fc <HAL_MspInit+0x44>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6193      	str	r3, [r2, #24]
 80006ca:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <HAL_MspInit+0x44>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	4b09      	ldr	r3, [pc, #36]	; (80006fc <HAL_MspInit+0x44>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	4a08      	ldr	r2, [pc, #32]	; (80006fc <HAL_MspInit+0x44>)
 80006dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e0:	61d3      	str	r3, [r2, #28]
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <HAL_MspInit+0x44>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40021000 	.word	0x40021000

08000700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000712:	e7fe      	b.n	8000712 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	e7fe      	b.n	8000718 <MemManage_Handler+0x4>

0800071a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071e:	e7fe      	b.n	800071e <BusFault_Handler+0x4>

08000720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000724:	e7fe      	b.n	8000724 <UsageFault_Handler+0x4>

08000726 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000726:	b480      	push	{r7}
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000754:	f000 f940 	bl	80009d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <SystemInit+0x28>)
 8000762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000766:	4a07      	ldr	r2, [pc, #28]	; (8000784 <SystemInit+0x28>)
 8000768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800076c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000770:	4b04      	ldr	r3, [pc, #16]	; (8000784 <SystemInit+0x28>)
 8000772:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000776:	609a      	str	r2, [r3, #8]
#endif
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_TIM16_Init+0x44>)
 800078e:	4a10      	ldr	r2, [pc, #64]	; (80007d0 <MX_TIM16_Init+0x48>)
 8000790:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_TIM16_Init+0x44>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_TIM16_Init+0x44>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3599;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_TIM16_Init+0x44>)
 80007a0:	f640 620f 	movw	r2, #3599	; 0xe0f
 80007a4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_TIM16_Init+0x44>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <MX_TIM16_Init+0x44>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_TIM16_Init+0x44>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80007b8:	4804      	ldr	r0, [pc, #16]	; (80007cc <MX_TIM16_Init+0x44>)
 80007ba:	f002 fc4d 	bl	8003058 <HAL_TIM_Base_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80007c4:	f7ff ff70 	bl	80006a8 <Error_Handler>
  }

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000078 	.word	0x20000078
 80007d0:	40014400 	.word	0x40014400

080007d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0a      	ldr	r2, [pc, #40]	; (800080c <HAL_TIM_Base_MspInit+0x38>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d10b      	bne.n	80007fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80007e6:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <HAL_TIM_Base_MspInit+0x3c>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	4a09      	ldr	r2, [pc, #36]	; (8000810 <HAL_TIM_Base_MspInit+0x3c>)
 80007ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f0:	6193      	str	r3, [r2, #24]
 80007f2:	4b07      	ldr	r3, [pc, #28]	; (8000810 <HAL_TIM_Base_MspInit+0x3c>)
 80007f4:	699b      	ldr	r3, [r3, #24]
 80007f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80007fe:	bf00      	nop
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40014400 	.word	0x40014400
 8000810:	40021000 	.word	0x40021000

08000814 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000818:	4b14      	ldr	r3, [pc, #80]	; (800086c <MX_USART2_UART_Init+0x58>)
 800081a:	4a15      	ldr	r2, [pc, #84]	; (8000870 <MX_USART2_UART_Init+0x5c>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b13      	ldr	r3, [pc, #76]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b11      	ldr	r3, [pc, #68]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0f      	ldr	r3, [pc, #60]	; (800086c <MX_USART2_UART_Init+0x58>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0e      	ldr	r3, [pc, #56]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b0c      	ldr	r3, [pc, #48]	; (800086c <MX_USART2_UART_Init+0x58>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b09      	ldr	r3, [pc, #36]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b08      	ldr	r3, [pc, #32]	; (800086c <MX_USART2_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000850:	4b06      	ldr	r3, [pc, #24]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	; (800086c <MX_USART2_UART_Init+0x58>)
 8000858:	f002 fcc8 	bl	80031ec <HAL_UART_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000862:	f7ff ff21 	bl	80006a8 <Error_Handler>
  }

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200000b8 	.word	0x200000b8
 8000870:	40004400 	.word	0x40004400

08000874 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a17      	ldr	r2, [pc, #92]	; (80008f0 <HAL_UART_MspInit+0x7c>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d128      	bne.n	80008e8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000896:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <HAL_UART_MspInit+0x80>)
 8000898:	69db      	ldr	r3, [r3, #28]
 800089a:	4a16      	ldr	r2, [pc, #88]	; (80008f4 <HAL_UART_MspInit+0x80>)
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	61d3      	str	r3, [r2, #28]
 80008a2:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <HAL_UART_MspInit+0x80>)
 80008a4:	69db      	ldr	r3, [r3, #28]
 80008a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <HAL_UART_MspInit+0x80>)
 80008b0:	695b      	ldr	r3, [r3, #20]
 80008b2:	4a10      	ldr	r2, [pc, #64]	; (80008f4 <HAL_UART_MspInit+0x80>)
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b8:	6153      	str	r3, [r2, #20]
 80008ba:	4b0e      	ldr	r3, [pc, #56]	; (80008f4 <HAL_UART_MspInit+0x80>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008c6:	230c      	movs	r3, #12
 80008c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008d6:	2307      	movs	r3, #7
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008da:	f107 0314 	add.w	r3, r7, #20
 80008de:	4619      	mov	r1, r3
 80008e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e4:	f000 fec4 	bl	8001670 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80008e8:	bf00      	nop
 80008ea:	3728      	adds	r7, #40	; 0x28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	40004400 	.word	0x40004400
 80008f4:	40021000 	.word	0x40021000

080008f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000930 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80008fc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80008fe:	e003      	b.n	8000908 <LoopCopyDataInit>

08000900 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000902:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000904:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000906:	3104      	adds	r1, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000908:	480b      	ldr	r0, [pc, #44]	; (8000938 <LoopForever+0xa>)
	ldr	r3, =_edata
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <LoopForever+0xe>)
	adds	r2, r0, r1
 800090c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800090e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000910:	d3f6      	bcc.n	8000900 <CopyDataInit>
	ldr	r2, =_sbss
 8000912:	4a0b      	ldr	r2, [pc, #44]	; (8000940 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000914:	e002      	b.n	800091c <LoopFillZerobss>

08000916 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000916:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000918:	f842 3b04 	str.w	r3, [r2], #4

0800091c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <LoopForever+0x16>)
	cmp	r2, r3
 800091e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000920:	d3f9      	bcc.n	8000916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000922:	f7ff ff1b 	bl	800075c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000926:	f003 fbc1 	bl	80040ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800092a:	f7ff fe49 	bl	80005c0 <main>

0800092e <LoopForever>:

LoopForever:
    b LoopForever
 800092e:	e7fe      	b.n	800092e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000930:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000934:	0800415c 	.word	0x0800415c
	ldr	r0, =_sdata
 8000938:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800093c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000940:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000944:	2000013c 	.word	0x2000013c

08000948 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000948:	e7fe      	b.n	8000948 <ADC1_2_IRQHandler>
	...

0800094c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <HAL_Init+0x28>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a07      	ldr	r2, [pc, #28]	; (8000974 <HAL_Init+0x28>)
 8000956:	f043 0310 	orr.w	r3, r3, #16
 800095a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800095c:	2003      	movs	r0, #3
 800095e:	f000 fe53 	bl	8001608 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000962:	2000      	movs	r0, #0
 8000964:	f000 f808 	bl	8000978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000968:	f7ff fea6 	bl	80006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40022000 	.word	0x40022000

08000978 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <HAL_InitTick+0x54>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_InitTick+0x58>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4619      	mov	r1, r3
 800098a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000992:	fbb2 f3f3 	udiv	r3, r2, r3
 8000996:	4618      	mov	r0, r3
 8000998:	f000 fe5d 	bl	8001656 <HAL_SYSTICK_Config>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e00e      	b.n	80009c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2b0f      	cmp	r3, #15
 80009aa:	d80a      	bhi.n	80009c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ac:	2200      	movs	r2, #0
 80009ae:	6879      	ldr	r1, [r7, #4]
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009b4:	f000 fe33 	bl	800161e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b8:	4a06      	ldr	r2, [pc, #24]	; (80009d4 <HAL_InitTick+0x5c>)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009be:	2300      	movs	r3, #0
 80009c0:	e000      	b.n	80009c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009c2:	2301      	movs	r3, #1
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000008 	.word	0x20000008
 80009d4:	20000004 	.word	0x20000004

080009d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_IncTick+0x20>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b06      	ldr	r3, [pc, #24]	; (80009fc <HAL_IncTick+0x24>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4413      	add	r3, r2
 80009e8:	4a04      	ldr	r2, [pc, #16]	; (80009fc <HAL_IncTick+0x24>)
 80009ea:	6013      	str	r3, [r2, #0]
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	20000008 	.word	0x20000008
 80009fc:	20000138 	.word	0x20000138

08000a00 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a04:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <HAL_GetTick+0x14>)
 8000a06:	681b      	ldr	r3, [r3, #0]
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000138 	.word	0x20000138

08000a18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b09a      	sub	sp, #104	; 0x68
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a20:	2300      	movs	r3, #0
 8000a22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000a26:	2300      	movs	r3, #0
 8000a28:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d101      	bne.n	8000a38 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e1e3      	b.n	8000e00 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	691b      	ldr	r3, [r3, #16]
 8000a3c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a42:	f003 0310 	and.w	r3, r3, #16
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d176      	bne.n	8000b38 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d152      	bne.n	8000af8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fc0f 	bl	8000290 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d13b      	bne.n	8000af8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f000 fcaf 	bl	80013e4 <ADC_Disable>
 8000a86:	4603      	mov	r3, r0
 8000a88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a90:	f003 0310 	and.w	r3, r3, #16
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d12f      	bne.n	8000af8 <HAL_ADC_Init+0xe0>
 8000a98:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d12b      	bne.n	8000af8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000aa8:	f023 0302 	bic.w	r3, r3, #2
 8000aac:	f043 0202 	orr.w	r2, r3, #2
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	689a      	ldr	r2, [r3, #8]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ac2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	689a      	ldr	r2, [r3, #8]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ad2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000ad4:	4b92      	ldr	r3, [pc, #584]	; (8000d20 <HAL_ADC_Init+0x308>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a92      	ldr	r2, [pc, #584]	; (8000d24 <HAL_ADC_Init+0x30c>)
 8000ada:	fba2 2303 	umull	r2, r3, r2, r3
 8000ade:	0c9a      	lsrs	r2, r3, #18
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	4413      	add	r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000aea:	e002      	b.n	8000af2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	3b01      	subs	r3, #1
 8000af0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1f9      	bne.n	8000aec <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d007      	beq.n	8000b16 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b14:	d110      	bne.n	8000b38 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	f023 0312 	bic.w	r3, r3, #18
 8000b1e:	f043 0210 	orr.w	r2, r3, #16
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2a:	f043 0201 	orr.w	r2, r3, #1
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3c:	f003 0310 	and.w	r3, r3, #16
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	f040 8150 	bne.w	8000de6 <HAL_ADC_Init+0x3ce>
 8000b46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f040 814b 	bne.w	8000de6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	f040 8143 	bne.w	8000de6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b64:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000b68:	f043 0202 	orr.w	r2, r3, #2
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b78:	d004      	beq.n	8000b84 <HAL_ADC_Init+0x16c>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a6a      	ldr	r2, [pc, #424]	; (8000d28 <HAL_ADC_Init+0x310>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d101      	bne.n	8000b88 <HAL_ADC_Init+0x170>
 8000b84:	4b69      	ldr	r3, [pc, #420]	; (8000d2c <HAL_ADC_Init+0x314>)
 8000b86:	e000      	b.n	8000b8a <HAL_ADC_Init+0x172>
 8000b88:	4b69      	ldr	r3, [pc, #420]	; (8000d30 <HAL_ADC_Init+0x318>)
 8000b8a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b94:	d102      	bne.n	8000b9c <HAL_ADC_Init+0x184>
 8000b96:	4b64      	ldr	r3, [pc, #400]	; (8000d28 <HAL_ADC_Init+0x310>)
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	e01a      	b.n	8000bd2 <HAL_ADC_Init+0x1ba>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a61      	ldr	r2, [pc, #388]	; (8000d28 <HAL_ADC_Init+0x310>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d103      	bne.n	8000bae <HAL_ADC_Init+0x196>
 8000ba6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	e011      	b.n	8000bd2 <HAL_ADC_Init+0x1ba>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a60      	ldr	r2, [pc, #384]	; (8000d34 <HAL_ADC_Init+0x31c>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d102      	bne.n	8000bbe <HAL_ADC_Init+0x1a6>
 8000bb8:	4b5f      	ldr	r3, [pc, #380]	; (8000d38 <HAL_ADC_Init+0x320>)
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	e009      	b.n	8000bd2 <HAL_ADC_Init+0x1ba>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a5d      	ldr	r2, [pc, #372]	; (8000d38 <HAL_ADC_Init+0x320>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d102      	bne.n	8000bce <HAL_ADC_Init+0x1b6>
 8000bc8:	4b5a      	ldr	r3, [pc, #360]	; (8000d34 <HAL_ADC_Init+0x31c>)
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	e001      	b.n	8000bd2 <HAL_ADC_Init+0x1ba>
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	f003 0303 	and.w	r3, r3, #3
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d108      	bne.n	8000bf2 <HAL_ADC_Init+0x1da>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d101      	bne.n	8000bf2 <HAL_ADC_Init+0x1da>
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e000      	b.n	8000bf4 <HAL_ADC_Init+0x1dc>
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d11c      	bne.n	8000c32 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000bf8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d010      	beq.n	8000c20 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	f003 0303 	and.w	r3, r3, #3
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d107      	bne.n	8000c1a <HAL_ADC_Init+0x202>
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d101      	bne.n	8000c1a <HAL_ADC_Init+0x202>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e000      	b.n	8000c1c <HAL_ADC_Init+0x204>
 8000c1a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d108      	bne.n	8000c32 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	431a      	orrs	r2, r3
 8000c2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c30:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	7e5b      	ldrb	r3, [r3, #25]
 8000c36:	035b      	lsls	r3, r3, #13
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c3c:	2a01      	cmp	r2, #1
 8000c3e:	d002      	beq.n	8000c46 <HAL_ADC_Init+0x22e>
 8000c40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c44:	e000      	b.n	8000c48 <HAL_ADC_Init+0x230>
 8000c46:	2200      	movs	r2, #0
 8000c48:	431a      	orrs	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d11b      	bne.n	8000c9e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	7e5b      	ldrb	r3, [r3, #25]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d109      	bne.n	8000c82 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c72:	3b01      	subs	r3, #1
 8000c74:	045a      	lsls	r2, r3, #17
 8000c76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c7e:	663b      	str	r3, [r7, #96]	; 0x60
 8000c80:	e00d      	b.n	8000c9e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000c8a:	f043 0220 	orr.w	r2, r3, #32
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c96:	f043 0201 	orr.w	r2, r3, #1
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d054      	beq.n	8000d50 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a22      	ldr	r2, [pc, #136]	; (8000d34 <HAL_ADC_Init+0x31c>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d004      	beq.n	8000cba <HAL_ADC_Init+0x2a2>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a20      	ldr	r2, [pc, #128]	; (8000d38 <HAL_ADC_Init+0x320>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d140      	bne.n	8000d3c <HAL_ADC_Init+0x324>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cbe:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000cc2:	d02a      	beq.n	8000d1a <HAL_ADC_Init+0x302>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ccc:	d022      	beq.n	8000d14 <HAL_ADC_Init+0x2fc>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cd2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000cd6:	d01a      	beq.n	8000d0e <HAL_ADC_Init+0x2f6>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cdc:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000ce0:	d012      	beq.n	8000d08 <HAL_ADC_Init+0x2f0>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000cea:	d00a      	beq.n	8000d02 <HAL_ADC_Init+0x2ea>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000cf4:	d002      	beq.n	8000cfc <HAL_ADC_Init+0x2e4>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfa:	e023      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000cfc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d00:	e020      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d02:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000d06:	e01d      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d08:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000d0c:	e01a      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d12:	e017      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d14:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000d18:	e014      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d1a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000d1e:	e011      	b.n	8000d44 <HAL_ADC_Init+0x32c>
 8000d20:	20000000 	.word	0x20000000
 8000d24:	431bde83 	.word	0x431bde83
 8000d28:	50000100 	.word	0x50000100
 8000d2c:	50000300 	.word	0x50000300
 8000d30:	50000700 	.word	0x50000700
 8000d34:	50000400 	.word	0x50000400
 8000d38:	50000500 	.word	0x50000500
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	f003 030c 	and.w	r3, r3, #12
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d114      	bne.n	8000d88 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	6812      	ldr	r2, [r2, #0]
 8000d68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d6c:	f023 0302 	bic.w	r3, r3, #2
 8000d70:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	7e1b      	ldrb	r3, [r3, #24]
 8000d76:	039a      	lsls	r2, r3, #14
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	4313      	orrs	r3, r2
 8000d82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d84:	4313      	orrs	r3, r2
 8000d86:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68da      	ldr	r2, [r3, #12]
 8000d8e:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <HAL_ADC_Init+0x3f0>)
 8000d90:	4013      	ands	r3, r2
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000d98:	430b      	orrs	r3, r1
 8000d9a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	691b      	ldr	r3, [r3, #16]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d10c      	bne.n	8000dbe <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	f023 010f 	bic.w	r1, r3, #15
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	1e5a      	subs	r2, r3, #1
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	430a      	orrs	r2, r1
 8000dba:	631a      	str	r2, [r3, #48]	; 0x30
 8000dbc:	e007      	b.n	8000dce <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f022 020f 	bic.w	r2, r2, #15
 8000dcc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd8:	f023 0303 	bic.w	r3, r3, #3
 8000ddc:	f043 0201 	orr.w	r2, r3, #1
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	641a      	str	r2, [r3, #64]	; 0x40
 8000de4:	e00a      	b.n	8000dfc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	f023 0312 	bic.w	r3, r3, #18
 8000dee:	f043 0210 	orr.w	r2, r3, #16
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000df6:	2301      	movs	r3, #1
 8000df8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000dfc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3768      	adds	r7, #104	; 0x68
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	fff0c007 	.word	0xfff0c007

08000e0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b09b      	sub	sp, #108	; 0x6c
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e16:	2300      	movs	r3, #0
 8000e18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d101      	bne.n	8000e2e <HAL_ADC_ConfigChannel+0x22>
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	e2cb      	b.n	80013c6 <HAL_ADC_ConfigChannel+0x5ba>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2201      	movs	r2, #1
 8000e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f040 82af 	bne.w	80013a4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	d81c      	bhi.n	8000e88 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4413      	add	r3, r2
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	461a      	mov	r2, r3
 8000e62:	231f      	movs	r3, #31
 8000e64:	4093      	lsls	r3, r2
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4019      	ands	r1, r3
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	430a      	orrs	r2, r1
 8000e84:	631a      	str	r2, [r3, #48]	; 0x30
 8000e86:	e063      	b.n	8000f50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b09      	cmp	r3, #9
 8000e8e:	d81e      	bhi.n	8000ece <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	4413      	add	r3, r2
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	3b1e      	subs	r3, #30
 8000ea4:	221f      	movs	r2, #31
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	4019      	ands	r1, r3
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	6818      	ldr	r0, [r3, #0]
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685a      	ldr	r2, [r3, #4]
 8000eb6:	4613      	mov	r3, r2
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	4413      	add	r3, r2
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	3b1e      	subs	r3, #30
 8000ec0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	635a      	str	r2, [r3, #52]	; 0x34
 8000ecc:	e040      	b.n	8000f50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2b0e      	cmp	r3, #14
 8000ed4:	d81e      	bhi.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685a      	ldr	r2, [r3, #4]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	3b3c      	subs	r3, #60	; 0x3c
 8000eea:	221f      	movs	r2, #31
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	4019      	ands	r1, r3
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	4613      	mov	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	4413      	add	r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	3b3c      	subs	r3, #60	; 0x3c
 8000f06:	fa00 f203 	lsl.w	r2, r0, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	639a      	str	r2, [r3, #56]	; 0x38
 8000f12:	e01d      	b.n	8000f50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	4413      	add	r3, r2
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	3b5a      	subs	r3, #90	; 0x5a
 8000f28:	221f      	movs	r2, #31
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	4019      	ands	r1, r3
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	6818      	ldr	r0, [r3, #0]
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	4413      	add	r3, r2
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	3b5a      	subs	r3, #90	; 0x5a
 8000f44:	fa00 f203 	lsl.w	r2, r0, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 030c 	and.w	r3, r3, #12
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f040 80e5 	bne.w	800112a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b09      	cmp	r3, #9
 8000f66:	d91c      	bls.n	8000fa2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6999      	ldr	r1, [r3, #24]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	4613      	mov	r3, r2
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	4413      	add	r3, r2
 8000f78:	3b1e      	subs	r3, #30
 8000f7a:	2207      	movs	r2, #7
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	4019      	ands	r1, r3
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	6898      	ldr	r0, [r3, #8]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	4413      	add	r3, r2
 8000f92:	3b1e      	subs	r3, #30
 8000f94:	fa00 f203 	lsl.w	r2, r0, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	619a      	str	r2, [r3, #24]
 8000fa0:	e019      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	6959      	ldr	r1, [r3, #20]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	2207      	movs	r2, #7
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	4019      	ands	r1, r3
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	6898      	ldr	r0, [r3, #8]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	4413      	add	r3, r2
 8000fca:	fa00 f203 	lsl.w	r2, r0, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	695a      	ldr	r2, [r3, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	08db      	lsrs	r3, r3, #3
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	2b03      	cmp	r3, #3
 8000ff6:	d84f      	bhi.n	8001098 <HAL_ADC_ConfigChannel+0x28c>
 8000ff8:	a201      	add	r2, pc, #4	; (adr r2, 8001000 <HAL_ADC_ConfigChannel+0x1f4>)
 8000ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffe:	bf00      	nop
 8001000:	08001011 	.word	0x08001011
 8001004:	08001033 	.word	0x08001033
 8001008:	08001055 	.word	0x08001055
 800100c:	08001077 	.word	0x08001077
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001016:	4b9f      	ldr	r3, [pc, #636]	; (8001294 <HAL_ADC_ConfigChannel+0x488>)
 8001018:	4013      	ands	r3, r2
 800101a:	683a      	ldr	r2, [r7, #0]
 800101c:	6812      	ldr	r2, [r2, #0]
 800101e:	0691      	lsls	r1, r2, #26
 8001020:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001022:	430a      	orrs	r2, r1
 8001024:	431a      	orrs	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800102e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001030:	e07e      	b.n	8001130 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001038:	4b96      	ldr	r3, [pc, #600]	; (8001294 <HAL_ADC_ConfigChannel+0x488>)
 800103a:	4013      	ands	r3, r2
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	0691      	lsls	r1, r2, #26
 8001042:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001044:	430a      	orrs	r2, r1
 8001046:	431a      	orrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001050:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001052:	e06d      	b.n	8001130 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800105a:	4b8e      	ldr	r3, [pc, #568]	; (8001294 <HAL_ADC_ConfigChannel+0x488>)
 800105c:	4013      	ands	r3, r2
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	6812      	ldr	r2, [r2, #0]
 8001062:	0691      	lsls	r1, r2, #26
 8001064:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001066:	430a      	orrs	r2, r1
 8001068:	431a      	orrs	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001072:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001074:	e05c      	b.n	8001130 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800107c:	4b85      	ldr	r3, [pc, #532]	; (8001294 <HAL_ADC_ConfigChannel+0x488>)
 800107e:	4013      	ands	r3, r2
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	6812      	ldr	r2, [r2, #0]
 8001084:	0691      	lsls	r1, r2, #26
 8001086:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001088:	430a      	orrs	r2, r1
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001094:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001096:	e04b      	b.n	8001130 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800109e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	069b      	lsls	r3, r3, #26
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d107      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010ba:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80010c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	069b      	lsls	r3, r3, #26
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d107      	bne.n	80010e0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010de:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80010e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	069b      	lsls	r3, r3, #26
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d107      	bne.n	8001104 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001102:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800110a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	069b      	lsls	r3, r3, #26
 8001114:	429a      	cmp	r2, r3
 8001116:	d10a      	bne.n	800112e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001126:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001128:	e001      	b.n	800112e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800112a:	bf00      	nop
 800112c:	e000      	b.n	8001130 <HAL_ADC_ConfigChannel+0x324>
      break;
 800112e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	2b01      	cmp	r3, #1
 800113c:	d108      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x344>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b01      	cmp	r3, #1
 800114a:	d101      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x344>
 800114c:	2301      	movs	r3, #1
 800114e:	e000      	b.n	8001152 <HAL_ADC_ConfigChannel+0x346>
 8001150:	2300      	movs	r3, #0
 8001152:	2b00      	cmp	r3, #0
 8001154:	f040 8131 	bne.w	80013ba <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d00f      	beq.n	8001180 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2201      	movs	r2, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	400a      	ands	r2, r1
 800117a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800117e:	e049      	b.n	8001214 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2201      	movs	r2, #1
 800118e:	409a      	lsls	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	430a      	orrs	r2, r1
 8001196:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b09      	cmp	r3, #9
 80011a0:	d91c      	bls.n	80011dc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6999      	ldr	r1, [r3, #24]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	3b1b      	subs	r3, #27
 80011b4:	2207      	movs	r2, #7
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	4019      	ands	r1, r3
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	6898      	ldr	r0, [r3, #8]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4413      	add	r3, r2
 80011cc:	3b1b      	subs	r3, #27
 80011ce:	fa00 f203 	lsl.w	r2, r0, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	430a      	orrs	r2, r1
 80011d8:	619a      	str	r2, [r3, #24]
 80011da:	e01b      	b.n	8001214 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6959      	ldr	r1, [r3, #20]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	4613      	mov	r3, r2
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	4413      	add	r3, r2
 80011ee:	2207      	movs	r2, #7
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	4019      	ands	r1, r3
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	6898      	ldr	r0, [r3, #8]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	4613      	mov	r3, r2
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	4413      	add	r3, r2
 8001208:	fa00 f203 	lsl.w	r2, r0, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	430a      	orrs	r2, r1
 8001212:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800121c:	d004      	beq.n	8001228 <HAL_ADC_ConfigChannel+0x41c>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a1d      	ldr	r2, [pc, #116]	; (8001298 <HAL_ADC_ConfigChannel+0x48c>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d101      	bne.n	800122c <HAL_ADC_ConfigChannel+0x420>
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <HAL_ADC_ConfigChannel+0x490>)
 800122a:	e000      	b.n	800122e <HAL_ADC_ConfigChannel+0x422>
 800122c:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <HAL_ADC_ConfigChannel+0x494>)
 800122e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b10      	cmp	r3, #16
 8001236:	d105      	bne.n	8001244 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001238:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001240:	2b00      	cmp	r3, #0
 8001242:	d015      	beq.n	8001270 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001248:	2b11      	cmp	r3, #17
 800124a:	d105      	bne.n	8001258 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800124c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001254:	2b00      	cmp	r3, #0
 8001256:	d00b      	beq.n	8001270 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800125c:	2b12      	cmp	r3, #18
 800125e:	f040 80ac 	bne.w	80013ba <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001262:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800126a:	2b00      	cmp	r3, #0
 800126c:	f040 80a5 	bne.w	80013ba <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001278:	d102      	bne.n	8001280 <HAL_ADC_ConfigChannel+0x474>
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_ADC_ConfigChannel+0x48c>)
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	e023      	b.n	80012c8 <HAL_ADC_ConfigChannel+0x4bc>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a04      	ldr	r2, [pc, #16]	; (8001298 <HAL_ADC_ConfigChannel+0x48c>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d10c      	bne.n	80012a4 <HAL_ADC_ConfigChannel+0x498>
 800128a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	e01a      	b.n	80012c8 <HAL_ADC_ConfigChannel+0x4bc>
 8001292:	bf00      	nop
 8001294:	83fff000 	.word	0x83fff000
 8001298:	50000100 	.word	0x50000100
 800129c:	50000300 	.word	0x50000300
 80012a0:	50000700 	.word	0x50000700
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a4a      	ldr	r2, [pc, #296]	; (80013d4 <HAL_ADC_ConfigChannel+0x5c8>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d102      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x4a8>
 80012ae:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <HAL_ADC_ConfigChannel+0x5cc>)
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	e009      	b.n	80012c8 <HAL_ADC_ConfigChannel+0x4bc>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a47      	ldr	r2, [pc, #284]	; (80013d8 <HAL_ADC_ConfigChannel+0x5cc>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d102      	bne.n	80012c4 <HAL_ADC_ConfigChannel+0x4b8>
 80012be:	4b45      	ldr	r3, [pc, #276]	; (80013d4 <HAL_ADC_ConfigChannel+0x5c8>)
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e001      	b.n	80012c8 <HAL_ADC_ConfigChannel+0x4bc>
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d108      	bne.n	80012e8 <HAL_ADC_ConfigChannel+0x4dc>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d101      	bne.n	80012e8 <HAL_ADC_ConfigChannel+0x4dc>
 80012e4:	2301      	movs	r3, #1
 80012e6:	e000      	b.n	80012ea <HAL_ADC_ConfigChannel+0x4de>
 80012e8:	2300      	movs	r3, #0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d150      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80012ee:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d010      	beq.n	8001316 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d107      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x504>
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b01      	cmp	r3, #1
 800130a:	d101      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x504>
 800130c:	2301      	movs	r3, #1
 800130e:	e000      	b.n	8001312 <HAL_ADC_ConfigChannel+0x506>
 8001310:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001312:	2b00      	cmp	r3, #0
 8001314:	d13c      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b10      	cmp	r3, #16
 800131c:	d11d      	bne.n	800135a <HAL_ADC_ConfigChannel+0x54e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001326:	d118      	bne.n	800135a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001328:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001330:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001332:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001334:	4b29      	ldr	r3, [pc, #164]	; (80013dc <HAL_ADC_ConfigChannel+0x5d0>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a29      	ldr	r2, [pc, #164]	; (80013e0 <HAL_ADC_ConfigChannel+0x5d4>)
 800133a:	fba2 2303 	umull	r2, r3, r2, r3
 800133e:	0c9a      	lsrs	r2, r3, #18
 8001340:	4613      	mov	r3, r2
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800134a:	e002      	b.n	8001352 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	3b01      	subs	r3, #1
 8001350:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1f9      	bne.n	800134c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001358:	e02e      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2b11      	cmp	r3, #17
 8001360:	d10b      	bne.n	800137a <HAL_ADC_ConfigChannel+0x56e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800136a:	d106      	bne.n	800137a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800136c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001376:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001378:	e01e      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b12      	cmp	r3, #18
 8001380:	d11a      	bne.n	80013b8 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001382:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800138a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800138c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800138e:	e013      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	f043 0220 	orr.w	r2, r3, #32
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80013a2:	e00a      	b.n	80013ba <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a8:	f043 0220 	orr.w	r2, r3, #32
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80013b6:	e000      	b.n	80013ba <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013b8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80013c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	376c      	adds	r7, #108	; 0x6c
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	50000400 	.word	0x50000400
 80013d8:	50000500 	.word	0x50000500
 80013dc:	20000000 	.word	0x20000000
 80013e0:	431bde83 	.word	0x431bde83

080013e4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 0303 	and.w	r3, r3, #3
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d108      	bne.n	8001410 <ADC_Disable+0x2c>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <ADC_Disable+0x2c>
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <ADC_Disable+0x2e>
 8001410:	2300      	movs	r3, #0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d040      	beq.n	8001498 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 030d 	and.w	r3, r3, #13
 8001420:	2b01      	cmp	r3, #1
 8001422:	d10f      	bne.n	8001444 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f042 0202 	orr.w	r2, r2, #2
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2203      	movs	r2, #3
 800143a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800143c:	f7ff fae0 	bl	8000a00 <HAL_GetTick>
 8001440:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001442:	e022      	b.n	800148a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001448:	f043 0210 	orr.w	r2, r3, #16
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001454:	f043 0201 	orr.w	r2, r3, #1
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e01c      	b.n	800149a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001460:	f7ff face 	bl	8000a00 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d90d      	bls.n	800148a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f043 0210 	orr.w	r2, r3, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f043 0201 	orr.w	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e007      	b.n	800149a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f003 0301 	and.w	r3, r3, #1
 8001494:	2b01      	cmp	r3, #1
 8001496:	d0e3      	beq.n	8001460 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014c0:	4013      	ands	r3, r2
 80014c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d6:	4a04      	ldr	r2, [pc, #16]	; (80014e8 <__NVIC_SetPriorityGrouping+0x44>)
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	60d3      	str	r3, [r2, #12]
}
 80014dc:	bf00      	nop
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f0:	4b04      	ldr	r3, [pc, #16]	; (8001504 <__NVIC_GetPriorityGrouping+0x18>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	0a1b      	lsrs	r3, r3, #8
 80014f6:	f003 0307 	and.w	r3, r3, #7
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0a      	blt.n	8001532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	490c      	ldr	r1, [pc, #48]	; (8001554 <__NVIC_SetPriority+0x4c>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	0112      	lsls	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	440b      	add	r3, r1
 800152c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001530:	e00a      	b.n	8001548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	; (8001558 <__NVIC_SetPriority+0x50>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3b04      	subs	r3, #4
 8001540:	0112      	lsls	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	440b      	add	r3, r1
 8001546:	761a      	strb	r2, [r3, #24]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000e100 	.word	0xe000e100
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	; 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	2b04      	cmp	r3, #4
 8001578:	bf28      	it	cs
 800157a:	2304      	movcs	r3, #4
 800157c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3304      	adds	r3, #4
 8001582:	2b06      	cmp	r3, #6
 8001584:	d902      	bls.n	800158c <NVIC_EncodePriority+0x30>
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3b03      	subs	r3, #3
 800158a:	e000      	b.n	800158e <NVIC_EncodePriority+0x32>
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	401a      	ands	r2, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43d9      	mvns	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	4313      	orrs	r3, r2
         );
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3724      	adds	r7, #36	; 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015d4:	d301      	bcc.n	80015da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015d6:	2301      	movs	r3, #1
 80015d8:	e00f      	b.n	80015fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <SysTick_Config+0x40>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3b01      	subs	r3, #1
 80015e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015e2:	210f      	movs	r1, #15
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015e8:	f7ff ff8e 	bl	8001508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <SysTick_Config+0x40>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f2:	4b04      	ldr	r3, [pc, #16]	; (8001604 <SysTick_Config+0x40>)
 80015f4:	2207      	movs	r2, #7
 80015f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	e000e010 	.word	0xe000e010

08001608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ff47 	bl	80014a4 <__NVIC_SetPriorityGrouping>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
 800162a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001630:	f7ff ff5c 	bl	80014ec <__NVIC_GetPriorityGrouping>
 8001634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff ff8e 	bl	800155c <NVIC_EncodePriority>
 8001640:	4602      	mov	r2, r0
 8001642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff5d 	bl	8001508 <__NVIC_SetPriority>
}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7ff ffb0 	bl	80015c4 <SysTick_Config>
 8001664:	4603      	mov	r3, r0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001670:	b480      	push	{r7}
 8001672:	b087      	sub	sp, #28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167e:	e160      	b.n	8001942 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2101      	movs	r1, #1
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 8152 	beq.w	800193c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b02      	cmp	r3, #2
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x38>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b12      	cmp	r3, #18
 80016a6:	d123      	bne.n	80016f0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	08da      	lsrs	r2, r3, #3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3208      	adds	r2, #8
 80016b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	220f      	movs	r2, #15
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	08da      	lsrs	r2, r3, #3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3208      	adds	r2, #8
 80016ea:	6939      	ldr	r1, [r7, #16]
 80016ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	2203      	movs	r2, #3
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 0203 	and.w	r2, r3, #3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4313      	orrs	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d00b      	beq.n	8001744 <HAL_GPIO_Init+0xd4>
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	2b02      	cmp	r3, #2
 8001732:	d007      	beq.n	8001744 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001738:	2b11      	cmp	r3, #17
 800173a:	d003      	beq.n	8001744 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b12      	cmp	r3, #18
 8001742:	d130      	bne.n	80017a6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2203      	movs	r2, #3
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800177a:	2201      	movs	r2, #1
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43db      	mvns	r3, r3
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	4013      	ands	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	091b      	lsrs	r3, r3, #4
 8001790:	f003 0201 	and.w	r2, r3, #1
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	2203      	movs	r2, #3
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	689a      	ldr	r2, [r3, #8]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 80ac 	beq.w	800193c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e4:	4b5e      	ldr	r3, [pc, #376]	; (8001960 <HAL_GPIO_Init+0x2f0>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a5d      	ldr	r2, [pc, #372]	; (8001960 <HAL_GPIO_Init+0x2f0>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b5b      	ldr	r3, [pc, #364]	; (8001960 <HAL_GPIO_Init+0x2f0>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017fc:	4a59      	ldr	r2, [pc, #356]	; (8001964 <HAL_GPIO_Init+0x2f4>)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	089b      	lsrs	r3, r3, #2
 8001802:	3302      	adds	r3, #2
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	220f      	movs	r2, #15
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001826:	d025      	beq.n	8001874 <HAL_GPIO_Init+0x204>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a4f      	ldr	r2, [pc, #316]	; (8001968 <HAL_GPIO_Init+0x2f8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d01f      	beq.n	8001870 <HAL_GPIO_Init+0x200>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a4e      	ldr	r2, [pc, #312]	; (800196c <HAL_GPIO_Init+0x2fc>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d019      	beq.n	800186c <HAL_GPIO_Init+0x1fc>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a4d      	ldr	r2, [pc, #308]	; (8001970 <HAL_GPIO_Init+0x300>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d013      	beq.n	8001868 <HAL_GPIO_Init+0x1f8>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a4c      	ldr	r2, [pc, #304]	; (8001974 <HAL_GPIO_Init+0x304>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d00d      	beq.n	8001864 <HAL_GPIO_Init+0x1f4>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a4b      	ldr	r2, [pc, #300]	; (8001978 <HAL_GPIO_Init+0x308>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d007      	beq.n	8001860 <HAL_GPIO_Init+0x1f0>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a4a      	ldr	r2, [pc, #296]	; (800197c <HAL_GPIO_Init+0x30c>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d101      	bne.n	800185c <HAL_GPIO_Init+0x1ec>
 8001858:	2306      	movs	r3, #6
 800185a:	e00c      	b.n	8001876 <HAL_GPIO_Init+0x206>
 800185c:	2307      	movs	r3, #7
 800185e:	e00a      	b.n	8001876 <HAL_GPIO_Init+0x206>
 8001860:	2305      	movs	r3, #5
 8001862:	e008      	b.n	8001876 <HAL_GPIO_Init+0x206>
 8001864:	2304      	movs	r3, #4
 8001866:	e006      	b.n	8001876 <HAL_GPIO_Init+0x206>
 8001868:	2303      	movs	r3, #3
 800186a:	e004      	b.n	8001876 <HAL_GPIO_Init+0x206>
 800186c:	2302      	movs	r3, #2
 800186e:	e002      	b.n	8001876 <HAL_GPIO_Init+0x206>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_GPIO_Init+0x206>
 8001874:	2300      	movs	r3, #0
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	f002 0203 	and.w	r2, r2, #3
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	4093      	lsls	r3, r2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001886:	4937      	ldr	r1, [pc, #220]	; (8001964 <HAL_GPIO_Init+0x2f4>)
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	089b      	lsrs	r3, r3, #2
 800188c:	3302      	adds	r3, #2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001894:	4b3a      	ldr	r3, [pc, #232]	; (8001980 <HAL_GPIO_Init+0x310>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018b8:	4a31      	ldr	r2, [pc, #196]	; (8001980 <HAL_GPIO_Init+0x310>)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80018be:	4b30      	ldr	r3, [pc, #192]	; (8001980 <HAL_GPIO_Init+0x310>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018e2:	4a27      	ldr	r2, [pc, #156]	; (8001980 <HAL_GPIO_Init+0x310>)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018e8:	4b25      	ldr	r3, [pc, #148]	; (8001980 <HAL_GPIO_Init+0x310>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800190c:	4a1c      	ldr	r2, [pc, #112]	; (8001980 <HAL_GPIO_Init+0x310>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001912:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <HAL_GPIO_Init+0x310>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	43db      	mvns	r3, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4313      	orrs	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001936:	4a12      	ldr	r2, [pc, #72]	; (8001980 <HAL_GPIO_Init+0x310>)
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	f47f ae97 	bne.w	8001680 <HAL_GPIO_Init+0x10>
  }
}
 8001952:	bf00      	nop
 8001954:	371c      	adds	r7, #28
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	48000400 	.word	0x48000400
 800196c:	48000800 	.word	0x48000800
 8001970:	48000c00 	.word	0x48000c00
 8001974:	48001000 	.word	0x48001000
 8001978:	48001400 	.word	0x48001400
 800197c:	48001800 	.word	0x48001800
 8001980:	40010400 	.word	0x40010400

08001984 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800198a:	af00      	add	r7, sp, #0
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	f000 bf01 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 8160 	beq.w	8001c6e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019ae:	4bae      	ldr	r3, [pc, #696]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 030c 	and.w	r3, r3, #12
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d00c      	beq.n	80019d4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019ba:	4bab      	ldr	r3, [pc, #684]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	2b08      	cmp	r3, #8
 80019c4:	d159      	bne.n	8001a7a <HAL_RCC_OscConfig+0xf6>
 80019c6:	4ba8      	ldr	r3, [pc, #672]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80019ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019d2:	d152      	bne.n	8001a7a <HAL_RCC_OscConfig+0xf6>
 80019d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019d8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 80019e8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ec:	fab3 f383 	clz	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d102      	bne.n	8001a06 <HAL_RCC_OscConfig+0x82>
 8001a00:	4b99      	ldr	r3, [pc, #612]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	e015      	b.n	8001a32 <HAL_RCC_OscConfig+0xae>
 8001a06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a0a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001a12:	fa93 f3a3 	rbit	r3, r3
 8001a16:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001a1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a1e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001a22:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001a26:	fa93 f3a3 	rbit	r3, r3
 8001a2a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001a2e:	4b8e      	ldr	r3, [pc, #568]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a36:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001a3a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001a3e:	fa92 f2a2 	rbit	r2, r2
 8001a42:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001a46:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a4a:	fab2 f282 	clz	r2, r2
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	f042 0220 	orr.w	r2, r2, #32
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	f002 021f 	and.w	r2, r2, #31
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a60:	4013      	ands	r3, r2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 8102 	beq.w	8001c6c <HAL_RCC_OscConfig+0x2e8>
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f040 80fc 	bne.w	8001c6c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	f000 be93 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a84:	d106      	bne.n	8001a94 <HAL_RCC_OscConfig+0x110>
 8001a86:	4b78      	ldr	r3, [pc, #480]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a77      	ldr	r2, [pc, #476]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	e030      	b.n	8001af6 <HAL_RCC_OscConfig+0x172>
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x134>
 8001a9e:	4b72      	ldr	r3, [pc, #456]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a71      	ldr	r2, [pc, #452]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001aa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b6f      	ldr	r3, [pc, #444]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a6e      	ldr	r2, [pc, #440]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ab0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	e01e      	b.n	8001af6 <HAL_RCC_OscConfig+0x172>
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ac2:	d10c      	bne.n	8001ade <HAL_RCC_OscConfig+0x15a>
 8001ac4:	4b68      	ldr	r3, [pc, #416]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a67      	ldr	r2, [pc, #412]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001aca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	4b65      	ldr	r3, [pc, #404]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a64      	ldr	r2, [pc, #400]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	e00b      	b.n	8001af6 <HAL_RCC_OscConfig+0x172>
 8001ade:	4b62      	ldr	r3, [pc, #392]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a61      	ldr	r2, [pc, #388]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	4b5f      	ldr	r3, [pc, #380]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a5e      	ldr	r2, [pc, #376]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001af4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d059      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7fe ff7e 	bl	8000a00 <HAL_GetTick>
 8001b04:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b08:	e00a      	b.n	8001b20 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b0a:	f7fe ff79 	bl	8000a00 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b64      	cmp	r3, #100	; 0x64
 8001b18:	d902      	bls.n	8001b20 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	f000 be40 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8001b20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b24:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b28:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b2c:	fa93 f3a3 	rbit	r3, r3
 8001b30:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001b34:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b38:	fab3 f383 	clz	r3, r3
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	095b      	lsrs	r3, r3, #5
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	f043 0301 	orr.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d102      	bne.n	8001b52 <HAL_RCC_OscConfig+0x1ce>
 8001b4c:	4b46      	ldr	r3, [pc, #280]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	e015      	b.n	8001b7e <HAL_RCC_OscConfig+0x1fa>
 8001b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b56:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001b5e:	fa93 f3a3 	rbit	r3, r3
 8001b62:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b6a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001b6e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b82:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001b86:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001b8a:	fa92 f2a2 	rbit	r2, r2
 8001b8e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001b92:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001b96:	fab2 f282 	clz	r2, r2
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f042 0220 	orr.w	r2, r2, #32
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	f002 021f 	and.w	r2, r2, #31
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0ab      	beq.n	8001b0a <HAL_RCC_OscConfig+0x186>
 8001bb2:	e05c      	b.n	8001c6e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7fe ff24 	bl	8000a00 <HAL_GetTick>
 8001bb8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbe:	f7fe ff1f 	bl	8000a00 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b64      	cmp	r3, #100	; 0x64
 8001bcc:	d902      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	f000 bde6 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8001bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bdc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001be0:	fa93 f3a3 	rbit	r3, r3
 8001be4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001be8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d102      	bne.n	8001c06 <HAL_RCC_OscConfig+0x282>
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	e015      	b.n	8001c32 <HAL_RCC_OscConfig+0x2ae>
 8001c06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c0a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001c1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c1e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c22:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001c26:	fa93 f3a3 	rbit	r3, r3
 8001c2a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <HAL_RCC_OscConfig+0x2e4>)
 8001c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c36:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001c3a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001c3e:	fa92 f2a2 	rbit	r2, r2
 8001c42:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001c46:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c4a:	fab2 f282 	clz	r2, r2
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	f042 0220 	orr.w	r2, r2, #32
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	f002 021f 	and.w	r2, r2, #31
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1ab      	bne.n	8001bbe <HAL_RCC_OscConfig+0x23a>
 8001c66:	e002      	b.n	8001c6e <HAL_RCC_OscConfig+0x2ea>
 8001c68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f000 8170 	beq.w	8001f5e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c7e:	4bd0      	ldr	r3, [pc, #832]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00c      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c8a:	4bcd      	ldr	r3, [pc, #820]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d16d      	bne.n	8001d72 <HAL_RCC_OscConfig+0x3ee>
 8001c96:	4bca      	ldr	r3, [pc, #808]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001c9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ca2:	d166      	bne.n	8001d72 <HAL_RCC_OscConfig+0x3ee>
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001cb6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	fab3 f383 	clz	r3, r3
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	095b      	lsrs	r3, r3, #5
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d102      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x350>
 8001cce:	4bbc      	ldr	r3, [pc, #752]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e013      	b.n	8001cfc <HAL_RCC_OscConfig+0x378>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001cec:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001cf0:	fa93 f3a3 	rbit	r3, r3
 8001cf4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001cf8:	4bb1      	ldr	r3, [pc, #708]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001d02:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001d06:	fa92 f2a2 	rbit	r2, r2
 8001d0a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001d0e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d12:	fab2 f282 	clz	r2, r2
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	f042 0220 	orr.w	r2, r2, #32
 8001d1c:	b2d2      	uxtb	r2, r2
 8001d1e:	f002 021f 	and.w	r2, r2, #31
 8001d22:	2101      	movs	r1, #1
 8001d24:	fa01 f202 	lsl.w	r2, r1, r2
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d007      	beq.n	8001d3e <HAL_RCC_OscConfig+0x3ba>
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d002      	beq.n	8001d3e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	f000 bd31 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3e:	4ba0      	ldr	r3, [pc, #640]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	21f8      	movs	r1, #248	; 0xf8
 8001d4e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001d56:	fa91 f1a1 	rbit	r1, r1
 8001d5a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001d5e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001d62:	fab1 f181 	clz	r1, r1
 8001d66:	b2c9      	uxtb	r1, r1
 8001d68:	408b      	lsls	r3, r1
 8001d6a:	4995      	ldr	r1, [pc, #596]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d70:	e0f5      	b.n	8001f5e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 8085 	beq.w	8001e88 <HAL_RCC_OscConfig+0x504>
 8001d7e:	2301      	movs	r3, #1
 8001d80:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001d88:	fa93 f3a3 	rbit	r3, r3
 8001d8c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001d90:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	461a      	mov	r2, r3
 8001da6:	2301      	movs	r3, #1
 8001da8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7fe fe29 	bl	8000a00 <HAL_GetTick>
 8001dae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db2:	e00a      	b.n	8001dca <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db4:	f7fe fe24 	bl	8000a00 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d902      	bls.n	8001dca <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	f000 bceb 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001dd4:	fa93 f3a3 	rbit	r3, r3
 8001dd8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001ddc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de0:	fab3 f383 	clz	r3, r3
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	095b      	lsrs	r3, r3, #5
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d102      	bne.n	8001dfa <HAL_RCC_OscConfig+0x476>
 8001df4:	4b72      	ldr	r3, [pc, #456]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	e013      	b.n	8001e22 <HAL_RCC_OscConfig+0x49e>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e00:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001e04:	fa93 f3a3 	rbit	r3, r3
 8001e08:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e12:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e1e:	4b68      	ldr	r3, [pc, #416]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e22:	2202      	movs	r2, #2
 8001e24:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001e28:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001e2c:	fa92 f2a2 	rbit	r2, r2
 8001e30:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001e34:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e38:	fab2 f282 	clz	r2, r2
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	f042 0220 	orr.w	r2, r2, #32
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	f002 021f 	and.w	r2, r2, #31
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0af      	beq.n	8001db4 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e54:	4b5a      	ldr	r3, [pc, #360]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	21f8      	movs	r1, #248	; 0xf8
 8001e64:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001e6c:	fa91 f1a1 	rbit	r1, r1
 8001e70:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001e74:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001e78:	fab1 f181 	clz	r1, r1
 8001e7c:	b2c9      	uxtb	r1, r1
 8001e7e:	408b      	lsls	r3, r1
 8001e80:	494f      	ldr	r1, [pc, #316]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]
 8001e86:	e06a      	b.n	8001f5e <HAL_RCC_OscConfig+0x5da>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001e92:	fa93 f3a3 	rbit	r3, r3
 8001e96:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001e9a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e9e:	fab3 f383 	clz	r3, r3
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ea8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	461a      	mov	r2, r3
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7fe fda4 	bl	8000a00 <HAL_GetTick>
 8001eb8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ebe:	f7fe fd9f 	bl	8000a00 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d902      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	f000 bc66 	b.w	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001ee6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eea:	fab3 f383 	clz	r3, r3
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	095b      	lsrs	r3, r3, #5
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d102      	bne.n	8001f04 <HAL_RCC_OscConfig+0x580>
 8001efe:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	e013      	b.n	8001f2c <HAL_RCC_OscConfig+0x5a8>
 8001f04:	2302      	movs	r3, #2
 8001f06:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001f16:	2302      	movs	r3, #2
 8001f18:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f1c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001f20:	fa93 f3a3 	rbit	r3, r3
 8001f24:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f28:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <HAL_RCC_OscConfig+0x63c>)
 8001f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001f32:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001f36:	fa92 f2a2 	rbit	r2, r2
 8001f3a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001f3e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f42:	fab2 f282 	clz	r2, r2
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	f042 0220 	orr.w	r2, r2, #32
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	f002 021f 	and.w	r2, r2, #31
 8001f52:	2101      	movs	r1, #1
 8001f54:	fa01 f202 	lsl.w	r2, r1, r2
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1af      	bne.n	8001ebe <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0308 	and.w	r3, r3, #8
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80da 	beq.w	8002122 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	695b      	ldr	r3, [r3, #20]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d069      	beq.n	800204c <HAL_RCC_OscConfig+0x6c8>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001f8a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f8e:	fab3 f383 	clz	r3, r3
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_RCC_OscConfig+0x640>)
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa2:	f7fe fd2d 	bl	8000a00 <HAL_GetTick>
 8001fa6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001faa:	e00d      	b.n	8001fc8 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fac:	f7fe fd28 	bl	8000a00 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d905      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e3ef      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	10908120 	.word	0x10908120
 8001fc8:	2302      	movs	r3, #2
 8001fca:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001fd2:	fa93 f2a3 	rbit	r2, r3
 8001fd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	fa93 f2a3 	rbit	r2, r3
 8001fee:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	fa93 f2a3 	rbit	r2, r3
 8002006:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800200a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800200c:	4ba4      	ldr	r3, [pc, #656]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800200e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002010:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002014:	2102      	movs	r1, #2
 8002016:	6019      	str	r1, [r3, #0]
 8002018:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	fa93 f1a3 	rbit	r1, r3
 8002022:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002026:	6019      	str	r1, [r3, #0]
  return result;
 8002028:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002038:	b2db      	uxtb	r3, r3
 800203a:	f003 031f 	and.w	r3, r3, #31
 800203e:	2101      	movs	r1, #1
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	4013      	ands	r3, r2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0b0      	beq.n	8001fac <HAL_RCC_OscConfig+0x628>
 800204a:	e06a      	b.n	8002122 <HAL_RCC_OscConfig+0x79e>
 800204c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002050:	2201      	movs	r2, #1
 8002052:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002054:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	fa93 f2a3 	rbit	r2, r3
 800205e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002062:	601a      	str	r2, [r3, #0]
  return result;
 8002064:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002068:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800206a:	fab3 f383 	clz	r3, r3
 800206e:	b2db      	uxtb	r3, r3
 8002070:	461a      	mov	r2, r3
 8002072:	4b8c      	ldr	r3, [pc, #560]	; (80022a4 <HAL_RCC_OscConfig+0x920>)
 8002074:	4413      	add	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	461a      	mov	r2, r3
 800207a:	2300      	movs	r3, #0
 800207c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7fe fcbf 	bl	8000a00 <HAL_GetTick>
 8002082:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002086:	e009      	b.n	800209c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002088:	f7fe fcba 	bl	8000a00 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e381      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 800209c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020a0:	2202      	movs	r2, #2
 80020a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	fa93 f2a3 	rbit	r2, r3
 80020ae:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80020b8:	2202      	movs	r2, #2
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	fa93 f2a3 	rbit	r2, r3
 80020c6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80020d0:	2202      	movs	r2, #2
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	fa93 f2a3 	rbit	r2, r3
 80020de:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80020e2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e4:	4b6e      	ldr	r3, [pc, #440]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80020e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80020ec:	2102      	movs	r1, #2
 80020ee:	6019      	str	r1, [r3, #0]
 80020f0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	fa93 f1a3 	rbit	r1, r3
 80020fa:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80020fe:	6019      	str	r1, [r3, #0]
  return result;
 8002100:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f003 031f 	and.w	r3, r3, #31
 8002116:	2101      	movs	r1, #1
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	4013      	ands	r3, r2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1b2      	bne.n	8002088 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002122:	1d3b      	adds	r3, r7, #4
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 8157 	beq.w	80023e0 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002138:	4b59      	ldr	r3, [pc, #356]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d112      	bne.n	800216a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002144:	4b56      	ldr	r3, [pc, #344]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	4a55      	ldr	r2, [pc, #340]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800214a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214e:	61d3      	str	r3, [r2, #28]
 8002150:	4b53      	ldr	r3, [pc, #332]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 8002152:	69db      	ldr	r3, [r3, #28]
 8002154:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	f107 030c 	add.w	r3, r7, #12
 8002162:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216a:	4b4f      	ldr	r3, [pc, #316]	; (80022a8 <HAL_RCC_OscConfig+0x924>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d11a      	bne.n	80021ac <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002176:	4b4c      	ldr	r3, [pc, #304]	; (80022a8 <HAL_RCC_OscConfig+0x924>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a4b      	ldr	r2, [pc, #300]	; (80022a8 <HAL_RCC_OscConfig+0x924>)
 800217c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002180:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002182:	f7fe fc3d 	bl	8000a00 <HAL_GetTick>
 8002186:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218a:	e009      	b.n	80021a0 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800218c:	f7fe fc38 	bl	8000a00 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b64      	cmp	r3, #100	; 0x64
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e2ff      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a0:	4b41      	ldr	r3, [pc, #260]	; (80022a8 <HAL_RCC_OscConfig+0x924>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0ef      	beq.n	800218c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d106      	bne.n	80021c4 <HAL_RCC_OscConfig+0x840>
 80021b6:	4b3a      	ldr	r3, [pc, #232]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021b8:	6a1b      	ldr	r3, [r3, #32]
 80021ba:	4a39      	ldr	r2, [pc, #228]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6213      	str	r3, [r2, #32]
 80021c2:	e02f      	b.n	8002224 <HAL_RCC_OscConfig+0x8a0>
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x864>
 80021ce:	4b34      	ldr	r3, [pc, #208]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	4a33      	ldr	r2, [pc, #204]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021d4:	f023 0301 	bic.w	r3, r3, #1
 80021d8:	6213      	str	r3, [r2, #32]
 80021da:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	4a30      	ldr	r2, [pc, #192]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021e0:	f023 0304 	bic.w	r3, r3, #4
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	e01d      	b.n	8002224 <HAL_RCC_OscConfig+0x8a0>
 80021e8:	1d3b      	adds	r3, r7, #4
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b05      	cmp	r3, #5
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0x888>
 80021f2:	4b2b      	ldr	r3, [pc, #172]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	4a2a      	ldr	r2, [pc, #168]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 80021f8:	f043 0304 	orr.w	r3, r3, #4
 80021fc:	6213      	str	r3, [r2, #32]
 80021fe:	4b28      	ldr	r3, [pc, #160]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	4a27      	ldr	r2, [pc, #156]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6213      	str	r3, [r2, #32]
 800220a:	e00b      	b.n	8002224 <HAL_RCC_OscConfig+0x8a0>
 800220c:	4b24      	ldr	r3, [pc, #144]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a23      	ldr	r2, [pc, #140]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 8002212:	f023 0301 	bic.w	r3, r3, #1
 8002216:	6213      	str	r3, [r2, #32]
 8002218:	4b21      	ldr	r3, [pc, #132]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	4a20      	ldr	r2, [pc, #128]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800221e:	f023 0304 	bic.w	r3, r3, #4
 8002222:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d06a      	beq.n	8002304 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800222e:	f7fe fbe7 	bl	8000a00 <HAL_GetTick>
 8002232:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002236:	e00b      	b.n	8002250 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002238:	f7fe fbe2 	bl	8000a00 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f241 3288 	movw	r2, #5000	; 0x1388
 8002248:	4293      	cmp	r3, r2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e2a7      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8002250:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002254:	2202      	movs	r2, #2
 8002256:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	fa93 f2a3 	rbit	r2, r3
 8002262:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800226c:	2202      	movs	r2, #2
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	fa93 f2a3 	rbit	r2, r3
 800227a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800227e:	601a      	str	r2, [r3, #0]
  return result;
 8002280:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002284:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002286:	fab3 f383 	clz	r3, r3
 800228a:	b2db      	uxtb	r3, r3
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	b2db      	uxtb	r3, r3
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d108      	bne.n	80022ac <HAL_RCC_OscConfig+0x928>
 800229a:	4b01      	ldr	r3, [pc, #4]	; (80022a0 <HAL_RCC_OscConfig+0x91c>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	e013      	b.n	80022c8 <HAL_RCC_OscConfig+0x944>
 80022a0:	40021000 	.word	0x40021000
 80022a4:	10908120 	.word	0x10908120
 80022a8:	40007000 	.word	0x40007000
 80022ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80022b0:	2202      	movs	r2, #2
 80022b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	fa93 f2a3 	rbit	r2, r3
 80022be:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	4bc0      	ldr	r3, [pc, #768]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80022cc:	2102      	movs	r1, #2
 80022ce:	6011      	str	r1, [r2, #0]
 80022d0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	fa92 f1a2 	rbit	r1, r2
 80022da:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80022de:	6011      	str	r1, [r2, #0]
  return result;
 80022e0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	fab2 f282 	clz	r2, r2
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	f002 021f 	and.w	r2, r2, #31
 80022f6:	2101      	movs	r1, #1
 80022f8:	fa01 f202 	lsl.w	r2, r1, r2
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d09a      	beq.n	8002238 <HAL_RCC_OscConfig+0x8b4>
 8002302:	e063      	b.n	80023cc <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002304:	f7fe fb7c 	bl	8000a00 <HAL_GetTick>
 8002308:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800230c:	e00b      	b.n	8002326 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800230e:	f7fe fb77 	bl	8000a00 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f241 3288 	movw	r2, #5000	; 0x1388
 800231e:	4293      	cmp	r3, r2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e23c      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8002326:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800232a:	2202      	movs	r2, #2
 800232c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	fa93 f2a3 	rbit	r2, r3
 8002338:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002342:	2202      	movs	r2, #2
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	fa93 f2a3 	rbit	r2, r3
 8002350:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002354:	601a      	str	r2, [r3, #0]
  return result;
 8002356:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800235a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800235c:	fab3 f383 	clz	r3, r3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	b2db      	uxtb	r3, r3
 8002366:	f043 0302 	orr.w	r3, r3, #2
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d102      	bne.n	8002376 <HAL_RCC_OscConfig+0x9f2>
 8002370:	4b95      	ldr	r3, [pc, #596]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	e00d      	b.n	8002392 <HAL_RCC_OscConfig+0xa0e>
 8002376:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800237a:	2202      	movs	r2, #2
 800237c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	fa93 f2a3 	rbit	r2, r3
 8002388:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	4b8e      	ldr	r3, [pc, #568]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002396:	2102      	movs	r1, #2
 8002398:	6011      	str	r1, [r2, #0]
 800239a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	fa92 f1a2 	rbit	r1, r2
 80023a4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023a8:	6011      	str	r1, [r2, #0]
  return result;
 80023aa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	fab2 f282 	clz	r2, r2
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	f002 021f 	and.w	r2, r2, #31
 80023c0:	2101      	movs	r1, #1
 80023c2:	fa01 f202 	lsl.w	r2, r1, r2
 80023c6:	4013      	ands	r3, r2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1a0      	bne.n	800230e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023cc:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d105      	bne.n	80023e0 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d4:	4b7c      	ldr	r3, [pc, #496]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	4a7b      	ldr	r2, [pc, #492]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80023da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023de:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f000 81d9 	beq.w	800279e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ec:	4b76      	ldr	r3, [pc, #472]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	f000 81a6 	beq.w	8002746 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	2b02      	cmp	r3, #2
 8002402:	f040 811e 	bne.w	8002642 <HAL_RCC_OscConfig+0xcbe>
 8002406:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800240a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800240e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002410:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	fa93 f2a3 	rbit	r2, r3
 800241a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800241e:	601a      	str	r2, [r3, #0]
  return result;
 8002420:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002424:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002426:	fab3 f383 	clz	r3, r3
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002430:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	461a      	mov	r2, r3
 8002438:	2300      	movs	r3, #0
 800243a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7fe fae0 	bl	8000a00 <HAL_GetTick>
 8002440:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002444:	e009      	b.n	800245a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002446:	f7fe fadb 	bl	8000a00 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e1a2      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 800245a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800245e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	fa93 f2a3 	rbit	r2, r3
 800246e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002472:	601a      	str	r2, [r3, #0]
  return result;
 8002474:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002478:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800247a:	fab3 f383 	clz	r3, r3
 800247e:	b2db      	uxtb	r3, r3
 8002480:	095b      	lsrs	r3, r3, #5
 8002482:	b2db      	uxtb	r3, r3
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b01      	cmp	r3, #1
 800248c:	d102      	bne.n	8002494 <HAL_RCC_OscConfig+0xb10>
 800248e:	4b4e      	ldr	r3, [pc, #312]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	e01b      	b.n	80024cc <HAL_RCC_OscConfig+0xb48>
 8002494:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002498:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800249c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	fa93 f2a3 	rbit	r2, r3
 80024a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80024b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	fa93 f2a3 	rbit	r2, r3
 80024c2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	4b3f      	ldr	r3, [pc, #252]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80024d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80024d4:	6011      	str	r1, [r2, #0]
 80024d6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	fa92 f1a2 	rbit	r1, r2
 80024e0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80024e4:	6011      	str	r1, [r2, #0]
  return result;
 80024e6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	fab2 f282 	clz	r2, r2
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	f042 0220 	orr.w	r2, r2, #32
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	f002 021f 	and.w	r2, r2, #31
 80024fc:	2101      	movs	r1, #1
 80024fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002502:	4013      	ands	r3, r2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d19e      	bne.n	8002446 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002508:	4b2f      	ldr	r3, [pc, #188]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 800250a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250c:	f023 020f 	bic.w	r2, r3, #15
 8002510:	1d3b      	adds	r3, r7, #4
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	492c      	ldr	r1, [pc, #176]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 8002518:	4313      	orrs	r3, r2
 800251a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800251c:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002524:	1d3b      	adds	r3, r7, #4
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6a19      	ldr	r1, [r3, #32]
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	430b      	orrs	r3, r1
 8002532:	4925      	ldr	r1, [pc, #148]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 8002534:	4313      	orrs	r3, r2
 8002536:	604b      	str	r3, [r1, #4]
 8002538:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800253c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002540:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002542:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	fa93 f2a3 	rbit	r2, r3
 800254c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002550:	601a      	str	r2, [r3, #0]
  return result;
 8002552:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002556:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002558:	fab3 f383 	clz	r3, r3
 800255c:	b2db      	uxtb	r3, r3
 800255e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002562:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	461a      	mov	r2, r3
 800256a:	2301      	movs	r3, #1
 800256c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256e:	f7fe fa47 	bl	8000a00 <HAL_GetTick>
 8002572:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002576:	e009      	b.n	800258c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fa42 	bl	8000a00 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e109      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 800258c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002590:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002594:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	fa93 f2a3 	rbit	r2, r3
 80025a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025a4:	601a      	str	r2, [r3, #0]
  return result;
 80025a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80025aa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ac:	fab3 f383 	clz	r3, r3
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d105      	bne.n	80025cc <HAL_RCC_OscConfig+0xc48>
 80025c0:	4b01      	ldr	r3, [pc, #4]	; (80025c8 <HAL_RCC_OscConfig+0xc44>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	e01e      	b.n	8002604 <HAL_RCC_OscConfig+0xc80>
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80025d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	fa93 f2a3 	rbit	r2, r3
 80025e0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80025ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	fa93 f2a3 	rbit	r2, r3
 80025fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	4b6a      	ldr	r3, [pc, #424]	; (80027ac <HAL_RCC_OscConfig+0xe28>)
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002608:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800260c:	6011      	str	r1, [r2, #0]
 800260e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	fa92 f1a2 	rbit	r1, r2
 8002618:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800261c:	6011      	str	r1, [r2, #0]
  return result;
 800261e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	fab2 f282 	clz	r2, r2
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	f042 0220 	orr.w	r2, r2, #32
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	f002 021f 	and.w	r2, r2, #31
 8002634:	2101      	movs	r1, #1
 8002636:	fa01 f202 	lsl.w	r2, r1, r2
 800263a:	4013      	ands	r3, r2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d09b      	beq.n	8002578 <HAL_RCC_OscConfig+0xbf4>
 8002640:	e0ad      	b.n	800279e <HAL_RCC_OscConfig+0xe1a>
 8002642:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002646:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800264a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	fa93 f2a3 	rbit	r2, r3
 8002656:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800265a:	601a      	str	r2, [r3, #0]
  return result;
 800265c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002660:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002662:	fab3 f383 	clz	r3, r3
 8002666:	b2db      	uxtb	r3, r3
 8002668:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800266c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	461a      	mov	r2, r3
 8002674:	2300      	movs	r3, #0
 8002676:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7fe f9c2 	bl	8000a00 <HAL_GetTick>
 800267c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002680:	e009      	b.n	8002696 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002682:	f7fe f9bd 	bl	8000a00 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e084      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
 8002696:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800269a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800269e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	fa93 f2a3 	rbit	r2, r3
 80026aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026ae:	601a      	str	r2, [r3, #0]
  return result;
 80026b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b6:	fab3 f383 	clz	r3, r3
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	095b      	lsrs	r3, r3, #5
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d102      	bne.n	80026d0 <HAL_RCC_OscConfig+0xd4c>
 80026ca:	4b38      	ldr	r3, [pc, #224]	; (80027ac <HAL_RCC_OscConfig+0xe28>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	e01b      	b.n	8002708 <HAL_RCC_OscConfig+0xd84>
 80026d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	fa93 f2a3 	rbit	r2, r3
 80026e4:	f107 0320 	add.w	r3, r7, #32
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	f107 031c 	add.w	r3, r7, #28
 80026ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	f107 031c 	add.w	r3, r7, #28
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	fa93 f2a3 	rbit	r2, r3
 80026fe:	f107 0318 	add.w	r3, r7, #24
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	4b29      	ldr	r3, [pc, #164]	; (80027ac <HAL_RCC_OscConfig+0xe28>)
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	f107 0214 	add.w	r2, r7, #20
 800270c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002710:	6011      	str	r1, [r2, #0]
 8002712:	f107 0214 	add.w	r2, r7, #20
 8002716:	6812      	ldr	r2, [r2, #0]
 8002718:	fa92 f1a2 	rbit	r1, r2
 800271c:	f107 0210 	add.w	r2, r7, #16
 8002720:	6011      	str	r1, [r2, #0]
  return result;
 8002722:	f107 0210 	add.w	r2, r7, #16
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	fab2 f282 	clz	r2, r2
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	f042 0220 	orr.w	r2, r2, #32
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	f002 021f 	and.w	r2, r2, #31
 8002738:	2101      	movs	r1, #1
 800273a:	fa01 f202 	lsl.w	r2, r1, r2
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d19e      	bne.n	8002682 <HAL_RCC_OscConfig+0xcfe>
 8002744:	e02b      	b.n	800279e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e025      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002754:	4b15      	ldr	r3, [pc, #84]	; (80027ac <HAL_RCC_OscConfig+0xe28>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800275c:	4b13      	ldr	r3, [pc, #76]	; (80027ac <HAL_RCC_OscConfig+0xe28>)
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002764:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002768:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800276c:	1d3b      	adds	r3, r7, #4
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	429a      	cmp	r2, r3
 8002774:	d111      	bne.n	800279a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002776:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800277a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800277e:	1d3b      	adds	r3, r7, #4
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002784:	429a      	cmp	r2, r3
 8002786:	d108      	bne.n	800279a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002788:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800278c:	f003 020f 	and.w	r2, r3, #15
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002796:	429a      	cmp	r2, r3
 8002798:	d001      	beq.n	800279e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000

080027b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b09e      	sub	sp, #120	; 0x78
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e162      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c8:	4b90      	ldr	r3, [pc, #576]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d910      	bls.n	80027f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027d6:	4b8d      	ldr	r3, [pc, #564]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f023 0207 	bic.w	r2, r3, #7
 80027de:	498b      	ldr	r1, [pc, #556]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e6:	4b89      	ldr	r3, [pc, #548]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d001      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e14a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d008      	beq.n	8002816 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002804:	4b82      	ldr	r3, [pc, #520]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	497f      	ldr	r1, [pc, #508]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80dc 	beq.w	80029dc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d13c      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xf6>
 800282c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002830:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002834:	fa93 f3a3 	rbit	r3, r3
 8002838:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800283a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	b2db      	uxtb	r3, r3
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_RCC_ClockConfig+0xa6>
 8002850:	4b6f      	ldr	r3, [pc, #444]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	e00f      	b.n	8002876 <HAL_RCC_ClockConfig+0xc6>
 8002856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800285a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800285e:	fa93 f3a3 	rbit	r3, r3
 8002862:	667b      	str	r3, [r7, #100]	; 0x64
 8002864:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002868:	663b      	str	r3, [r7, #96]	; 0x60
 800286a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002872:	4b67      	ldr	r3, [pc, #412]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002876:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800287a:	65ba      	str	r2, [r7, #88]	; 0x58
 800287c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800287e:	fa92 f2a2 	rbit	r2, r2
 8002882:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002884:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002886:	fab2 f282 	clz	r2, r2
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	f042 0220 	orr.w	r2, r2, #32
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	f002 021f 	and.w	r2, r2, #31
 8002896:	2101      	movs	r1, #1
 8002898:	fa01 f202 	lsl.w	r2, r1, r2
 800289c:	4013      	ands	r3, r2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d17b      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e0f3      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d13c      	bne.n	8002928 <HAL_RCC_ClockConfig+0x178>
 80028ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028b2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028b6:	fa93 f3a3 	rbit	r3, r3
 80028ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80028bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	095b      	lsrs	r3, r3, #5
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d102      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x128>
 80028d2:	4b4f      	ldr	r3, [pc, #316]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	e00f      	b.n	80028f8 <HAL_RCC_ClockConfig+0x148>
 80028d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028dc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	647b      	str	r3, [r7, #68]	; 0x44
 80028e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028ea:	643b      	str	r3, [r7, #64]	; 0x40
 80028ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028ee:	fa93 f3a3 	rbit	r3, r3
 80028f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028f4:	4b46      	ldr	r3, [pc, #280]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028fc:	63ba      	str	r2, [r7, #56]	; 0x38
 80028fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002900:	fa92 f2a2 	rbit	r2, r2
 8002904:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002906:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002908:	fab2 f282 	clz	r2, r2
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	f042 0220 	orr.w	r2, r2, #32
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	f002 021f 	and.w	r2, r2, #31
 8002918:	2101      	movs	r1, #1
 800291a:	fa01 f202 	lsl.w	r2, r1, r2
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d13a      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0b2      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
 8002928:	2302      	movs	r3, #2
 800292a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <HAL_RCC_ClockConfig+0x1a0>
 800294a:	4b31      	ldr	r3, [pc, #196]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	e00d      	b.n	800296c <HAL_RCC_ClockConfig+0x1bc>
 8002950:	2302      	movs	r3, #2
 8002952:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002956:	fa93 f3a3 	rbit	r3, r3
 800295a:	627b      	str	r3, [r7, #36]	; 0x24
 800295c:	2302      	movs	r3, #2
 800295e:	623b      	str	r3, [r7, #32]
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	4b29      	ldr	r3, [pc, #164]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	2202      	movs	r2, #2
 800296e:	61ba      	str	r2, [r7, #24]
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	fa92 f2a2 	rbit	r2, r2
 8002976:	617a      	str	r2, [r7, #20]
  return result;
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	fab2 f282 	clz	r2, r2
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f042 0220 	orr.w	r2, r2, #32
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	f002 021f 	and.w	r2, r2, #31
 800298a:	2101      	movs	r1, #1
 800298c:	fa01 f202 	lsl.w	r2, r1, r2
 8002990:	4013      	ands	r3, r2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e079      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800299a:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f023 0203 	bic.w	r2, r3, #3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	491a      	ldr	r1, [pc, #104]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029ac:	f7fe f828 	bl	8000a00 <HAL_GetTick>
 80029b0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b2:	e00a      	b.n	80029ca <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b4:	f7fe f824 	bl	8000a00 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e061      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ca:	4b11      	ldr	r3, [pc, #68]	; (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 020c 	and.w	r2, r3, #12
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	429a      	cmp	r2, r3
 80029da:	d1eb      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029dc:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d214      	bcs.n	8002a14 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 0207 	bic.w	r2, r3, #7
 80029f2:	4906      	ldr	r1, [pc, #24]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fa:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d005      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e040      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
 8002a0c:	40022000 	.word	0x40022000
 8002a10:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d008      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	491a      	ldr	r1, [pc, #104]	; (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d009      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a3e:	4b16      	ldr	r3, [pc, #88]	; (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	4912      	ldr	r1, [pc, #72]	; (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a52:	f000 f829 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 8002a56:	4601      	mov	r1, r0
 8002a58:	4b0f      	ldr	r3, [pc, #60]	; (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a60:	22f0      	movs	r2, #240	; 0xf0
 8002a62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	fa92 f2a2 	rbit	r2, r2
 8002a6a:	60fa      	str	r2, [r7, #12]
  return result;
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	fab2 f282 	clz	r2, r2
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	40d3      	lsrs	r3, r2
 8002a76:	4a09      	ldr	r2, [pc, #36]	; (8002a9c <HAL_RCC_ClockConfig+0x2ec>)
 8002a78:	5cd3      	ldrb	r3, [r2, r3]
 8002a7a:	fa21 f303 	lsr.w	r3, r1, r3
 8002a7e:	4a08      	ldr	r2, [pc, #32]	; (8002aa0 <HAL_RCC_ClockConfig+0x2f0>)
 8002a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002a82:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <HAL_RCC_ClockConfig+0x2f4>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fd ff76 	bl	8000978 <HAL_InitTick>
  
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3778      	adds	r7, #120	; 0x78
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	0800411c 	.word	0x0800411c
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	20000004 	.word	0x20000004

08002aa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b08b      	sub	sp, #44	; 0x2c
 8002aac:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002ac2:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d002      	beq.n	8002ad8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d003      	beq.n	8002ade <HAL_RCC_GetSysClockFreq+0x36>
 8002ad6:	e03f      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ad8:	4b25      	ldr	r3, [pc, #148]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ada:	623b      	str	r3, [r7, #32]
      break;
 8002adc:	e03f      	b.n	8002b5e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ae4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002ae8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	fa92 f2a2 	rbit	r2, r2
 8002af0:	607a      	str	r2, [r7, #4]
  return result;
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	fab2 f282 	clz	r2, r2
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	40d3      	lsrs	r3, r2
 8002afc:	4a1d      	ldr	r2, [pc, #116]	; (8002b74 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002b02:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	220f      	movs	r2, #15
 8002b0c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	fa92 f2a2 	rbit	r2, r2
 8002b14:	60fa      	str	r2, [r7, #12]
  return result;
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	fab2 f282 	clz	r2, r2
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	40d3      	lsrs	r3, r2
 8002b20:	4a15      	ldr	r2, [pc, #84]	; (8002b78 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b22:	5cd3      	ldrb	r3, [r2, r3]
 8002b24:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b30:	4a0f      	ldr	r2, [pc, #60]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	fb02 f303 	mul.w	r3, r2, r3
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b40:	e007      	b.n	8002b52 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b42:	4a0b      	ldr	r2, [pc, #44]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fb02 f303 	mul.w	r3, r2, r3
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	623b      	str	r3, [r7, #32]
      break;
 8002b56:	e002      	b.n	8002b5e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b58:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002b5a:	623b      	str	r3, [r7, #32]
      break;
 8002b5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	372c      	adds	r7, #44	; 0x2c
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	007a1200 	.word	0x007a1200
 8002b74:	08004134 	.word	0x08004134
 8002b78:	08004144 	.word	0x08004144

08002b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b80:	4b03      	ldr	r3, [pc, #12]	; (8002b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b82:	681b      	ldr	r3, [r3, #0]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	20000000 	.word	0x20000000

08002b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002b9a:	f7ff ffef 	bl	8002b7c <HAL_RCC_GetHCLKFreq>
 8002b9e:	4601      	mov	r1, r0
 8002ba0:	4b0b      	ldr	r3, [pc, #44]	; (8002bd0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ba8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002bac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	fa92 f2a2 	rbit	r2, r2
 8002bb4:	603a      	str	r2, [r7, #0]
  return result;
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	fab2 f282 	clz	r2, r2
 8002bbc:	b2d2      	uxtb	r2, r2
 8002bbe:	40d3      	lsrs	r3, r2
 8002bc0:	4a04      	ldr	r2, [pc, #16]	; (8002bd4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002bc2:	5cd3      	ldrb	r3, [r2, r3]
 8002bc4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	0800412c 	.word	0x0800412c

08002bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002bde:	f7ff ffcd 	bl	8002b7c <HAL_RCC_GetHCLKFreq>
 8002be2:	4601      	mov	r1, r0
 8002be4:	4b0b      	ldr	r3, [pc, #44]	; (8002c14 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002bec:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002bf0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	fa92 f2a2 	rbit	r2, r2
 8002bf8:	603a      	str	r2, [r7, #0]
  return result;
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	fab2 f282 	clz	r2, r2
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	40d3      	lsrs	r3, r2
 8002c04:	4a04      	ldr	r2, [pc, #16]	; (8002c18 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002c06:	5cd3      	ldrb	r3, [r2, r3]
 8002c08:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40021000 	.word	0x40021000
 8002c18:	0800412c 	.word	0x0800412c

08002c1c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b092      	sub	sp, #72	; 0x48
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80d7 	beq.w	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c40:	4b4e      	ldr	r3, [pc, #312]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10e      	bne.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c4c:	4b4b      	ldr	r3, [pc, #300]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	4a4a      	ldr	r2, [pc, #296]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c56:	61d3      	str	r3, [r2, #28]
 8002c58:	4b48      	ldr	r3, [pc, #288]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c64:	2301      	movs	r3, #1
 8002c66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6a:	4b45      	ldr	r3, [pc, #276]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d118      	bne.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c76:	4b42      	ldr	r3, [pc, #264]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a41      	ldr	r2, [pc, #260]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c80:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c82:	f7fd febd 	bl	8000a00 <HAL_GetTick>
 8002c86:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c88:	e008      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8a:	f7fd feb9 	bl	8000a00 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b64      	cmp	r3, #100	; 0x64
 8002c96:	d901      	bls.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e1d6      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c9c:	4b38      	ldr	r3, [pc, #224]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ca8:	4b34      	ldr	r3, [pc, #208]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 8084 	beq.w	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d07c      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cc8:	4b2c      	ldr	r3, [pc, #176]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cd6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cda:	fa93 f3a3 	rbit	r3, r3
 8002cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ce2:	fab3 f383 	clz	r3, r3
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b26      	ldr	r3, [pc, #152]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cfa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cfe:	fa93 f3a3 	rbit	r3, r3
 8002d02:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4b1d      	ldr	r3, [pc, #116]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	461a      	mov	r2, r3
 8002d16:	2300      	movs	r3, #0
 8002d18:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d1a:	4a18      	ldr	r2, [pc, #96]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d1e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d04b      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2a:	f7fd fe69 	bl	8000a00 <HAL_GetTick>
 8002d2e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d30:	e00a      	b.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d32:	f7fd fe65 	bl	8000a00 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e180      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
 8002d54:	2302      	movs	r3, #2
 8002d56:	623b      	str	r3, [r7, #32]
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	fa93 f3a3 	rbit	r3, r3
 8002d5e:	61fb      	str	r3, [r7, #28]
  return result;
 8002d60:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d62:	fab3 f383 	clz	r3, r3
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	095b      	lsrs	r3, r3, #5
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d108      	bne.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002d76:	4b01      	ldr	r3, [pc, #4]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	e00d      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40007000 	.word	0x40007000
 8002d84:	10908100 	.word	0x10908100
 8002d88:	2302      	movs	r3, #2
 8002d8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	fa93 f3a3 	rbit	r3, r3
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	4ba0      	ldr	r3, [pc, #640]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	2202      	movs	r2, #2
 8002d9a:	613a      	str	r2, [r7, #16]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	fa92 f2a2 	rbit	r2, r2
 8002da2:	60fa      	str	r2, [r7, #12]
  return result;
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	fab2 f282 	clz	r2, r2
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f002 021f 	and.w	r2, r2, #31
 8002db6:	2101      	movs	r1, #1
 8002db8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0b7      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002dc2:	4b95      	ldr	r3, [pc, #596]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	4992      	ldr	r1, [pc, #584]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dd4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d105      	bne.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ddc:	4b8e      	ldr	r3, [pc, #568]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	4a8d      	ldr	r2, [pc, #564]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002de2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d008      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002df4:	4b88      	ldr	r3, [pc, #544]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df8:	f023 0203 	bic.w	r2, r3, #3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	4985      	ldr	r1, [pc, #532]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d008      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e12:	4b81      	ldr	r3, [pc, #516]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	497e      	ldr	r1, [pc, #504]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d008      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e30:	4b79      	ldr	r3, [pc, #484]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	4976      	ldr	r1, [pc, #472]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0320 	and.w	r3, r3, #32
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d008      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e4e:	4b72      	ldr	r3, [pc, #456]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	f023 0210 	bic.w	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	496f      	ldr	r1, [pc, #444]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d008      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002e6c:	4b6a      	ldr	r3, [pc, #424]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e78:	4967      	ldr	r1, [pc, #412]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d008      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e8a:	4b63      	ldr	r3, [pc, #396]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f023 0220 	bic.w	r2, r3, #32
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	4960      	ldr	r1, [pc, #384]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ea8:	4b5b      	ldr	r3, [pc, #364]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	4958      	ldr	r1, [pc, #352]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d008      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ec6:	4b54      	ldr	r3, [pc, #336]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	4951      	ldr	r1, [pc, #324]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0310 	and.w	r3, r3, #16
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d008      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ee4:	4b4c      	ldr	r3, [pc, #304]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	4949      	ldr	r1, [pc, #292]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d008      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f02:	4b45      	ldr	r3, [pc, #276]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	4942      	ldr	r1, [pc, #264]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f20:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2c:	493a      	ldr	r1, [pc, #232]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d008      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002f3e:	4b36      	ldr	r3, [pc, #216]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f42:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4a:	4933      	ldr	r1, [pc, #204]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d008      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002f5c:	4b2e      	ldr	r3, [pc, #184]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f68:	492b      	ldr	r1, [pc, #172]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d008      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002f7a:	4b27      	ldr	r3, [pc, #156]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	4924      	ldr	r1, [pc, #144]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002f98:	4b1f      	ldr	r3, [pc, #124]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	491c      	ldr	r1, [pc, #112]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d008      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002fb6:	4b18      	ldr	r3, [pc, #96]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc2:	4915      	ldr	r1, [pc, #84]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002fd4:	4b10      	ldr	r3, [pc, #64]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe0:	490d      	ldr	r1, [pc, #52]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002ff2:	4b09      	ldr	r3, [pc, #36]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ffe:	4906      	ldr	r1, [pc, #24]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003000:	4313      	orrs	r3, r2
 8003002:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00c      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003010:	4b01      	ldr	r3, [pc, #4]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003014:	e002      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000
 800301c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003024:	490b      	ldr	r1, [pc, #44]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003026:	4313      	orrs	r3, r2
 8003028:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d008      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003036:	4b07      	ldr	r3, [pc, #28]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003042:	4904      	ldr	r1, [pc, #16]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003044:	4313      	orrs	r3, r2
 8003046:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3748      	adds	r7, #72	; 0x48
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000

08003058 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e01d      	b.n	80030a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fd fba8 	bl	80007d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3304      	adds	r3, #4
 8003094:	4619      	mov	r1, r3
 8003096:	4610      	mov	r0, r2
 8003098:	f000 f80a 	bl	80030b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a42      	ldr	r2, [pc, #264]	; (80031cc <TIM_Base_SetConfig+0x11c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <TIM_Base_SetConfig+0x40>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ce:	d00f      	beq.n	80030f0 <TIM_Base_SetConfig+0x40>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a3f      	ldr	r2, [pc, #252]	; (80031d0 <TIM_Base_SetConfig+0x120>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00b      	beq.n	80030f0 <TIM_Base_SetConfig+0x40>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a3e      	ldr	r2, [pc, #248]	; (80031d4 <TIM_Base_SetConfig+0x124>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d007      	beq.n	80030f0 <TIM_Base_SetConfig+0x40>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a3d      	ldr	r2, [pc, #244]	; (80031d8 <TIM_Base_SetConfig+0x128>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d003      	beq.n	80030f0 <TIM_Base_SetConfig+0x40>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a3c      	ldr	r2, [pc, #240]	; (80031dc <TIM_Base_SetConfig+0x12c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d108      	bne.n	8003102 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	4313      	orrs	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a31      	ldr	r2, [pc, #196]	; (80031cc <TIM_Base_SetConfig+0x11c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01f      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003110:	d01b      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a2e      	ldr	r2, [pc, #184]	; (80031d0 <TIM_Base_SetConfig+0x120>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d017      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a2d      	ldr	r2, [pc, #180]	; (80031d4 <TIM_Base_SetConfig+0x124>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a2c      	ldr	r2, [pc, #176]	; (80031d8 <TIM_Base_SetConfig+0x128>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00f      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a2c      	ldr	r2, [pc, #176]	; (80031e0 <TIM_Base_SetConfig+0x130>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d00b      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a2b      	ldr	r2, [pc, #172]	; (80031e4 <TIM_Base_SetConfig+0x134>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d007      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a2a      	ldr	r2, [pc, #168]	; (80031e8 <TIM_Base_SetConfig+0x138>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d003      	beq.n	800314a <TIM_Base_SetConfig+0x9a>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a25      	ldr	r2, [pc, #148]	; (80031dc <TIM_Base_SetConfig+0x12c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d108      	bne.n	800315c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a12      	ldr	r2, [pc, #72]	; (80031cc <TIM_Base_SetConfig+0x11c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <TIM_Base_SetConfig+0x100>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a13      	ldr	r2, [pc, #76]	; (80031d8 <TIM_Base_SetConfig+0x128>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d00f      	beq.n	80031b0 <TIM_Base_SetConfig+0x100>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a13      	ldr	r2, [pc, #76]	; (80031e0 <TIM_Base_SetConfig+0x130>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00b      	beq.n	80031b0 <TIM_Base_SetConfig+0x100>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a12      	ldr	r2, [pc, #72]	; (80031e4 <TIM_Base_SetConfig+0x134>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <TIM_Base_SetConfig+0x100>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a11      	ldr	r2, [pc, #68]	; (80031e8 <TIM_Base_SetConfig+0x138>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d003      	beq.n	80031b0 <TIM_Base_SetConfig+0x100>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a0c      	ldr	r2, [pc, #48]	; (80031dc <TIM_Base_SetConfig+0x12c>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d103      	bne.n	80031b8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	615a      	str	r2, [r3, #20]
}
 80031be:	bf00      	nop
 80031c0:	3714      	adds	r7, #20
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40012c00 	.word	0x40012c00
 80031d0:	40000400 	.word	0x40000400
 80031d4:	40000800 	.word	0x40000800
 80031d8:	40013400 	.word	0x40013400
 80031dc:	40015000 	.word	0x40015000
 80031e0:	40014000 	.word	0x40014000
 80031e4:	40014400 	.word	0x40014400
 80031e8:	40014800 	.word	0x40014800

080031ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e040      	b.n	8003280 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003202:	2b00      	cmp	r3, #0
 8003204:	d106      	bne.n	8003214 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7fd fb30 	bl	8000874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2224      	movs	r2, #36	; 0x24
 8003218:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f82c 	bl	8003288 <UART_SetConfig>
 8003230:	4603      	mov	r3, r0
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e022      	b.n	8003280 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 fa3a 	bl	80036bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003256:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689a      	ldr	r2, [r3, #8]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003266:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 fac1 	bl	8003800 <UART_CheckIdleState>
 800327e:	4603      	mov	r3, r0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003290:	2300      	movs	r3, #0
 8003292:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	431a      	orrs	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	4bac      	ldr	r3, [pc, #688]	; (8003568 <UART_SetConfig+0x2e0>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6812      	ldr	r2, [r2, #0]
 80032be:	6939      	ldr	r1, [r7, #16]
 80032c0:	430b      	orrs	r3, r1
 80032c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a9a      	ldr	r2, [pc, #616]	; (800356c <UART_SetConfig+0x2e4>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d121      	bne.n	800334c <UART_SetConfig+0xc4>
 8003308:	4b99      	ldr	r3, [pc, #612]	; (8003570 <UART_SetConfig+0x2e8>)
 800330a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b03      	cmp	r3, #3
 8003312:	d817      	bhi.n	8003344 <UART_SetConfig+0xbc>
 8003314:	a201      	add	r2, pc, #4	; (adr r2, 800331c <UART_SetConfig+0x94>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	0800332d 	.word	0x0800332d
 8003320:	08003339 	.word	0x08003339
 8003324:	0800333f 	.word	0x0800333f
 8003328:	08003333 	.word	0x08003333
 800332c:	2301      	movs	r3, #1
 800332e:	77fb      	strb	r3, [r7, #31]
 8003330:	e0b2      	b.n	8003498 <UART_SetConfig+0x210>
 8003332:	2302      	movs	r3, #2
 8003334:	77fb      	strb	r3, [r7, #31]
 8003336:	e0af      	b.n	8003498 <UART_SetConfig+0x210>
 8003338:	2304      	movs	r3, #4
 800333a:	77fb      	strb	r3, [r7, #31]
 800333c:	e0ac      	b.n	8003498 <UART_SetConfig+0x210>
 800333e:	2308      	movs	r3, #8
 8003340:	77fb      	strb	r3, [r7, #31]
 8003342:	e0a9      	b.n	8003498 <UART_SetConfig+0x210>
 8003344:	2310      	movs	r3, #16
 8003346:	77fb      	strb	r3, [r7, #31]
 8003348:	bf00      	nop
 800334a:	e0a5      	b.n	8003498 <UART_SetConfig+0x210>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a88      	ldr	r2, [pc, #544]	; (8003574 <UART_SetConfig+0x2ec>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d123      	bne.n	800339e <UART_SetConfig+0x116>
 8003356:	4b86      	ldr	r3, [pc, #536]	; (8003570 <UART_SetConfig+0x2e8>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800335e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003362:	d012      	beq.n	800338a <UART_SetConfig+0x102>
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003368:	d802      	bhi.n	8003370 <UART_SetConfig+0xe8>
 800336a:	2b00      	cmp	r3, #0
 800336c:	d007      	beq.n	800337e <UART_SetConfig+0xf6>
 800336e:	e012      	b.n	8003396 <UART_SetConfig+0x10e>
 8003370:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003374:	d00c      	beq.n	8003390 <UART_SetConfig+0x108>
 8003376:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800337a:	d003      	beq.n	8003384 <UART_SetConfig+0xfc>
 800337c:	e00b      	b.n	8003396 <UART_SetConfig+0x10e>
 800337e:	2300      	movs	r3, #0
 8003380:	77fb      	strb	r3, [r7, #31]
 8003382:	e089      	b.n	8003498 <UART_SetConfig+0x210>
 8003384:	2302      	movs	r3, #2
 8003386:	77fb      	strb	r3, [r7, #31]
 8003388:	e086      	b.n	8003498 <UART_SetConfig+0x210>
 800338a:	2304      	movs	r3, #4
 800338c:	77fb      	strb	r3, [r7, #31]
 800338e:	e083      	b.n	8003498 <UART_SetConfig+0x210>
 8003390:	2308      	movs	r3, #8
 8003392:	77fb      	strb	r3, [r7, #31]
 8003394:	e080      	b.n	8003498 <UART_SetConfig+0x210>
 8003396:	2310      	movs	r3, #16
 8003398:	77fb      	strb	r3, [r7, #31]
 800339a:	bf00      	nop
 800339c:	e07c      	b.n	8003498 <UART_SetConfig+0x210>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a75      	ldr	r2, [pc, #468]	; (8003578 <UART_SetConfig+0x2f0>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d123      	bne.n	80033f0 <UART_SetConfig+0x168>
 80033a8:	4b71      	ldr	r3, [pc, #452]	; (8003570 <UART_SetConfig+0x2e8>)
 80033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80033b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80033b4:	d012      	beq.n	80033dc <UART_SetConfig+0x154>
 80033b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80033ba:	d802      	bhi.n	80033c2 <UART_SetConfig+0x13a>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d007      	beq.n	80033d0 <UART_SetConfig+0x148>
 80033c0:	e012      	b.n	80033e8 <UART_SetConfig+0x160>
 80033c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80033c6:	d00c      	beq.n	80033e2 <UART_SetConfig+0x15a>
 80033c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80033cc:	d003      	beq.n	80033d6 <UART_SetConfig+0x14e>
 80033ce:	e00b      	b.n	80033e8 <UART_SetConfig+0x160>
 80033d0:	2300      	movs	r3, #0
 80033d2:	77fb      	strb	r3, [r7, #31]
 80033d4:	e060      	b.n	8003498 <UART_SetConfig+0x210>
 80033d6:	2302      	movs	r3, #2
 80033d8:	77fb      	strb	r3, [r7, #31]
 80033da:	e05d      	b.n	8003498 <UART_SetConfig+0x210>
 80033dc:	2304      	movs	r3, #4
 80033de:	77fb      	strb	r3, [r7, #31]
 80033e0:	e05a      	b.n	8003498 <UART_SetConfig+0x210>
 80033e2:	2308      	movs	r3, #8
 80033e4:	77fb      	strb	r3, [r7, #31]
 80033e6:	e057      	b.n	8003498 <UART_SetConfig+0x210>
 80033e8:	2310      	movs	r3, #16
 80033ea:	77fb      	strb	r3, [r7, #31]
 80033ec:	bf00      	nop
 80033ee:	e053      	b.n	8003498 <UART_SetConfig+0x210>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a61      	ldr	r2, [pc, #388]	; (800357c <UART_SetConfig+0x2f4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d123      	bne.n	8003442 <UART_SetConfig+0x1ba>
 80033fa:	4b5d      	ldr	r3, [pc, #372]	; (8003570 <UART_SetConfig+0x2e8>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003402:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003406:	d012      	beq.n	800342e <UART_SetConfig+0x1a6>
 8003408:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800340c:	d802      	bhi.n	8003414 <UART_SetConfig+0x18c>
 800340e:	2b00      	cmp	r3, #0
 8003410:	d007      	beq.n	8003422 <UART_SetConfig+0x19a>
 8003412:	e012      	b.n	800343a <UART_SetConfig+0x1b2>
 8003414:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003418:	d00c      	beq.n	8003434 <UART_SetConfig+0x1ac>
 800341a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800341e:	d003      	beq.n	8003428 <UART_SetConfig+0x1a0>
 8003420:	e00b      	b.n	800343a <UART_SetConfig+0x1b2>
 8003422:	2300      	movs	r3, #0
 8003424:	77fb      	strb	r3, [r7, #31]
 8003426:	e037      	b.n	8003498 <UART_SetConfig+0x210>
 8003428:	2302      	movs	r3, #2
 800342a:	77fb      	strb	r3, [r7, #31]
 800342c:	e034      	b.n	8003498 <UART_SetConfig+0x210>
 800342e:	2304      	movs	r3, #4
 8003430:	77fb      	strb	r3, [r7, #31]
 8003432:	e031      	b.n	8003498 <UART_SetConfig+0x210>
 8003434:	2308      	movs	r3, #8
 8003436:	77fb      	strb	r3, [r7, #31]
 8003438:	e02e      	b.n	8003498 <UART_SetConfig+0x210>
 800343a:	2310      	movs	r3, #16
 800343c:	77fb      	strb	r3, [r7, #31]
 800343e:	bf00      	nop
 8003440:	e02a      	b.n	8003498 <UART_SetConfig+0x210>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a4e      	ldr	r2, [pc, #312]	; (8003580 <UART_SetConfig+0x2f8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d123      	bne.n	8003494 <UART_SetConfig+0x20c>
 800344c:	4b48      	ldr	r3, [pc, #288]	; (8003570 <UART_SetConfig+0x2e8>)
 800344e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003450:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003458:	d012      	beq.n	8003480 <UART_SetConfig+0x1f8>
 800345a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800345e:	d802      	bhi.n	8003466 <UART_SetConfig+0x1de>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d007      	beq.n	8003474 <UART_SetConfig+0x1ec>
 8003464:	e012      	b.n	800348c <UART_SetConfig+0x204>
 8003466:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800346a:	d00c      	beq.n	8003486 <UART_SetConfig+0x1fe>
 800346c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003470:	d003      	beq.n	800347a <UART_SetConfig+0x1f2>
 8003472:	e00b      	b.n	800348c <UART_SetConfig+0x204>
 8003474:	2300      	movs	r3, #0
 8003476:	77fb      	strb	r3, [r7, #31]
 8003478:	e00e      	b.n	8003498 <UART_SetConfig+0x210>
 800347a:	2302      	movs	r3, #2
 800347c:	77fb      	strb	r3, [r7, #31]
 800347e:	e00b      	b.n	8003498 <UART_SetConfig+0x210>
 8003480:	2304      	movs	r3, #4
 8003482:	77fb      	strb	r3, [r7, #31]
 8003484:	e008      	b.n	8003498 <UART_SetConfig+0x210>
 8003486:	2308      	movs	r3, #8
 8003488:	77fb      	strb	r3, [r7, #31]
 800348a:	e005      	b.n	8003498 <UART_SetConfig+0x210>
 800348c:	2310      	movs	r3, #16
 800348e:	77fb      	strb	r3, [r7, #31]
 8003490:	bf00      	nop
 8003492:	e001      	b.n	8003498 <UART_SetConfig+0x210>
 8003494:	2310      	movs	r3, #16
 8003496:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034a0:	f040 8090 	bne.w	80035c4 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 80034a4:	7ffb      	ldrb	r3, [r7, #31]
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d86c      	bhi.n	8003584 <UART_SetConfig+0x2fc>
 80034aa:	a201      	add	r2, pc, #4	; (adr r2, 80034b0 <UART_SetConfig+0x228>)
 80034ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b0:	080034d5 	.word	0x080034d5
 80034b4:	080034f5 	.word	0x080034f5
 80034b8:	08003515 	.word	0x08003515
 80034bc:	08003585 	.word	0x08003585
 80034c0:	08003531 	.word	0x08003531
 80034c4:	08003585 	.word	0x08003585
 80034c8:	08003585 	.word	0x08003585
 80034cc:	08003585 	.word	0x08003585
 80034d0:	08003551 	.word	0x08003551
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034d4:	f7ff fb5e 	bl	8002b94 <HAL_RCC_GetPCLK1Freq>
 80034d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	005a      	lsls	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	085b      	lsrs	r3, r3, #1
 80034e4:	441a      	add	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	61bb      	str	r3, [r7, #24]
        break;
 80034f2:	e04a      	b.n	800358a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034f4:	f7ff fb70 	bl	8002bd8 <HAL_RCC_GetPCLK2Freq>
 80034f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	005a      	lsls	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	085b      	lsrs	r3, r3, #1
 8003504:	441a      	add	r2, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	fbb2 f3f3 	udiv	r3, r2, r3
 800350e:	b29b      	uxth	r3, r3
 8003510:	61bb      	str	r3, [r7, #24]
        break;
 8003512:	e03a      	b.n	800358a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	085b      	lsrs	r3, r3, #1
 800351a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800351e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6852      	ldr	r2, [r2, #4]
 8003526:	fbb3 f3f2 	udiv	r3, r3, r2
 800352a:	b29b      	uxth	r3, r3
 800352c:	61bb      	str	r3, [r7, #24]
        break;
 800352e:	e02c      	b.n	800358a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003530:	f7ff faba 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 8003534:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	005a      	lsls	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	085b      	lsrs	r3, r3, #1
 8003540:	441a      	add	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	fbb2 f3f3 	udiv	r3, r2, r3
 800354a:	b29b      	uxth	r3, r3
 800354c:	61bb      	str	r3, [r7, #24]
        break;
 800354e:	e01c      	b.n	800358a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003562:	b29b      	uxth	r3, r3
 8003564:	61bb      	str	r3, [r7, #24]
        break;
 8003566:	e010      	b.n	800358a <UART_SetConfig+0x302>
 8003568:	efff69f3 	.word	0xefff69f3
 800356c:	40013800 	.word	0x40013800
 8003570:	40021000 	.word	0x40021000
 8003574:	40004400 	.word	0x40004400
 8003578:	40004800 	.word	0x40004800
 800357c:	40004c00 	.word	0x40004c00
 8003580:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	75fb      	strb	r3, [r7, #23]
        break;
 8003588:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	2b0f      	cmp	r3, #15
 800358e:	d916      	bls.n	80035be <UART_SetConfig+0x336>
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003596:	d212      	bcs.n	80035be <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	b29b      	uxth	r3, r3
 800359c:	f023 030f 	bic.w	r3, r3, #15
 80035a0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	897b      	ldrh	r3, [r7, #10]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	897a      	ldrh	r2, [r7, #10]
 80035ba:	60da      	str	r2, [r3, #12]
 80035bc:	e072      	b.n	80036a4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	75fb      	strb	r3, [r7, #23]
 80035c2:	e06f      	b.n	80036a4 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 80035c4:	7ffb      	ldrb	r3, [r7, #31]
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d85b      	bhi.n	8003682 <UART_SetConfig+0x3fa>
 80035ca:	a201      	add	r2, pc, #4	; (adr r2, 80035d0 <UART_SetConfig+0x348>)
 80035cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d0:	080035f5 	.word	0x080035f5
 80035d4:	08003613 	.word	0x08003613
 80035d8:	08003631 	.word	0x08003631
 80035dc:	08003683 	.word	0x08003683
 80035e0:	0800364d 	.word	0x0800364d
 80035e4:	08003683 	.word	0x08003683
 80035e8:	08003683 	.word	0x08003683
 80035ec:	08003683 	.word	0x08003683
 80035f0:	0800366b 	.word	0x0800366b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035f4:	f7ff face 	bl	8002b94 <HAL_RCC_GetPCLK1Freq>
 80035f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	085a      	lsrs	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	441a      	add	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	fbb2 f3f3 	udiv	r3, r2, r3
 800360c:	b29b      	uxth	r3, r3
 800360e:	61bb      	str	r3, [r7, #24]
        break;
 8003610:	e03a      	b.n	8003688 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003612:	f7ff fae1 	bl	8002bd8 <HAL_RCC_GetPCLK2Freq>
 8003616:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	085a      	lsrs	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	441a      	add	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	fbb2 f3f3 	udiv	r3, r2, r3
 800362a:	b29b      	uxth	r3, r3
 800362c:	61bb      	str	r3, [r7, #24]
        break;
 800362e:	e02b      	b.n	8003688 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	085b      	lsrs	r3, r3, #1
 8003636:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800363a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6852      	ldr	r2, [r2, #4]
 8003642:	fbb3 f3f2 	udiv	r3, r3, r2
 8003646:	b29b      	uxth	r3, r3
 8003648:	61bb      	str	r3, [r7, #24]
        break;
 800364a:	e01d      	b.n	8003688 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800364c:	f7ff fa2c 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 8003650:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	085a      	lsrs	r2, r3, #1
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	441a      	add	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	fbb2 f3f3 	udiv	r3, r2, r3
 8003664:	b29b      	uxth	r3, r3
 8003666:	61bb      	str	r3, [r7, #24]
        break;
 8003668:	e00e      	b.n	8003688 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	085b      	lsrs	r3, r3, #1
 8003670:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	fbb2 f3f3 	udiv	r3, r2, r3
 800367c:	b29b      	uxth	r3, r3
 800367e:	61bb      	str	r3, [r7, #24]
        break;
 8003680:	e002      	b.n	8003688 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	75fb      	strb	r3, [r7, #23]
        break;
 8003686:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	2b0f      	cmp	r3, #15
 800368c:	d908      	bls.n	80036a0 <UART_SetConfig+0x418>
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003694:	d204      	bcs.n	80036a0 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	60da      	str	r2, [r3, #12]
 800369e:	e001      	b.n	80036a4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80036b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3720      	adds	r7, #32
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop

080036bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003798:	2b00      	cmp	r3, #0
 800379a:	d01a      	beq.n	80037d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037ba:	d10a      	bne.n	80037d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d00a      	beq.n	80037f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	605a      	str	r2, [r3, #4]
  }
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af02      	add	r7, sp, #8
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800380e:	f7fd f8f7 	bl	8000a00 <HAL_GetTick>
 8003812:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b08      	cmp	r3, #8
 8003820:	d10e      	bne.n	8003840 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003822:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f82a 	bl	800388a <UART_WaitOnFlagUntilTimeout>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e020      	b.n	8003882 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	2b04      	cmp	r3, #4
 800384c:	d10e      	bne.n	800386c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800384e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f814 	bl	800388a <UART_WaitOnFlagUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e00a      	b.n	8003882 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2220      	movs	r2, #32
 8003876:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	603b      	str	r3, [r7, #0]
 8003896:	4613      	mov	r3, r2
 8003898:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800389a:	e05d      	b.n	8003958 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038a2:	d059      	beq.n	8003958 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a4:	f7fd f8ac 	bl	8000a00 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d302      	bcc.n	80038ba <UART_WaitOnFlagUntilTimeout+0x30>
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d11b      	bne.n	80038f2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80038c8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0201 	bic.w	r2, r2, #1
 80038d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e042      	b.n	8003978 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d02b      	beq.n	8003958 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800390a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800390e:	d123      	bne.n	8003958 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003918:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003928:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0201 	bic.w	r2, r2, #1
 8003938:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2220      	movs	r2, #32
 800393e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2220      	movs	r2, #32
 8003944:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2220      	movs	r2, #32
 800394a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e00f      	b.n	8003978 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	69da      	ldr	r2, [r3, #28]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	4013      	ands	r3, r2
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	429a      	cmp	r2, r3
 8003966:	bf0c      	ite	eq
 8003968:	2301      	moveq	r3, #1
 800396a:	2300      	movne	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	461a      	mov	r2, r3
 8003970:	79fb      	ldrb	r3, [r7, #7]
 8003972:	429a      	cmp	r2, r3
 8003974:	d092      	beq.n	800389c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4904      	ldr	r1, [pc, #16]	; (80039a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40010400 	.word	0x40010400

080039a4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80039ac:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <LL_EXTI_EnableIT_32_63+0x20>)
 80039ae:	6a1a      	ldr	r2, [r3, #32]
 80039b0:	4904      	ldr	r1, [pc, #16]	; (80039c4 <LL_EXTI_EnableIT_32_63+0x20>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	620b      	str	r3, [r1, #32]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	40010400 	.word	0x40010400

080039c8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80039d0:	4b06      	ldr	r3, [pc, #24]	; (80039ec <LL_EXTI_DisableIT_0_31+0x24>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	43db      	mvns	r3, r3
 80039d8:	4904      	ldr	r1, [pc, #16]	; (80039ec <LL_EXTI_DisableIT_0_31+0x24>)
 80039da:	4013      	ands	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	40010400 	.word	0x40010400

080039f0 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <LL_EXTI_DisableIT_32_63+0x24>)
 80039fa:	6a1a      	ldr	r2, [r3, #32]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	43db      	mvns	r3, r3
 8003a00:	4904      	ldr	r1, [pc, #16]	; (8003a14 <LL_EXTI_DisableIT_32_63+0x24>)
 8003a02:	4013      	ands	r3, r2
 8003a04:	620b      	str	r3, [r1, #32]
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	40010400 	.word	0x40010400

08003a18 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003a20:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	4904      	ldr	r1, [pc, #16]	; (8003a38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	604b      	str	r3, [r1, #4]

}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	40010400 	.word	0x40010400

08003a3c <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <LL_EXTI_EnableEvent_32_63+0x20>)
 8003a46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a48:	4904      	ldr	r1, [pc, #16]	; (8003a5c <LL_EXTI_EnableEvent_32_63+0x20>)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	40010400 	.word	0x40010400

08003a60 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	4904      	ldr	r1, [pc, #16]	; (8003a84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003a72:	4013      	ands	r3, r2
 8003a74:	604b      	str	r3, [r1, #4]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40010400 	.word	0x40010400

08003a88 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003a90:	4b06      	ldr	r3, [pc, #24]	; (8003aac <LL_EXTI_DisableEvent_32_63+0x24>)
 8003a92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	4904      	ldr	r1, [pc, #16]	; (8003aac <LL_EXTI_DisableEvent_32_63+0x24>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40010400 	.word	0x40010400

08003ab0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003ab8:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	4904      	ldr	r1, [pc, #16]	; (8003ad0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	608b      	str	r3, [r1, #8]

}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40010400 	.word	0x40010400

08003ad4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003adc:	4b05      	ldr	r3, [pc, #20]	; (8003af4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003ade:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ae0:	4904      	ldr	r1, [pc, #16]	; (8003af4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	40010400 	.word	0x40010400

08003af8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003b00:	4b06      	ldr	r3, [pc, #24]	; (8003b1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	43db      	mvns	r3, r3
 8003b08:	4904      	ldr	r1, [pc, #16]	; (8003b1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]

}
 8003b0e:	bf00      	nop
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40010400 	.word	0x40010400

08003b20 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003b28:	4b06      	ldr	r3, [pc, #24]	; (8003b44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003b2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	4904      	ldr	r1, [pc, #16]	; (8003b44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40010400 	.word	0x40010400

08003b48 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003b50:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003b52:	68da      	ldr	r2, [r3, #12]
 8003b54:	4904      	ldr	r1, [pc, #16]	; (8003b68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	60cb      	str	r3, [r1, #12]
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40010400 	.word	0x40010400

08003b6c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003b74:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b78:	4904      	ldr	r1, [pc, #16]	; (8003b8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	40010400 	.word	0x40010400

08003b90 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	4904      	ldr	r1, [pc, #16]	; (8003bb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	60cb      	str	r3, [r1, #12]
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003bc0:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	4904      	ldr	r1, [pc, #16]	; (8003bdc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40010400 	.word	0x40010400

08003be0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003be8:	2300      	movs	r3, #0
 8003bea:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	7a1b      	ldrb	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80c2 	beq.w	8003d7a <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d05b      	beq.n	8003cb6 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	7a5b      	ldrb	r3, [r3, #9]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d00e      	beq.n	8003c24 <LL_EXTI_Init+0x44>
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d017      	beq.n	8003c3a <LL_EXTI_Init+0x5a>
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d120      	bne.n	8003c50 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff ff24 	bl	8003a60 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff feaf 	bl	8003980 <LL_EXTI_EnableIT_0_31>
          break;
 8003c22:	e018      	b.n	8003c56 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff fecd 	bl	80039c8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff fef0 	bl	8003a18 <LL_EXTI_EnableEvent_0_31>
          break;
 8003c38:	e00d      	b.n	8003c56 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff fe9e 	bl	8003980 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff fee5 	bl	8003a18 <LL_EXTI_EnableEvent_0_31>
          break;
 8003c4e:	e002      	b.n	8003c56 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
          break;
 8003c54:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	7a9b      	ldrb	r3, [r3, #10]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d02b      	beq.n	8003cb6 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	7a9b      	ldrb	r3, [r3, #10]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d00e      	beq.n	8003c84 <LL_EXTI_Init+0xa4>
 8003c66:	2b03      	cmp	r3, #3
 8003c68:	d017      	beq.n	8003c9a <LL_EXTI_Init+0xba>
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d120      	bne.n	8003cb0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7ff ff8c 	bl	8003b90 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff ff17 	bl	8003ab0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003c82:	e019      	b.n	8003cb8 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff ff35 	bl	8003af8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff ff58 	bl	8003b48 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003c98:	e00e      	b.n	8003cb8 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff ff06 	bl	8003ab0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff4d 	bl	8003b48 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003cae:	e003      	b.n	8003cb8 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	73fb      	strb	r3, [r7, #15]
            break;
 8003cb4:	e000      	b.n	8003cb8 <LL_EXTI_Init+0xd8>
        }
      }
 8003cb6:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d071      	beq.n	8003da4 <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7a5b      	ldrb	r3, [r3, #9]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d00e      	beq.n	8003ce6 <LL_EXTI_Init+0x106>
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d017      	beq.n	8003cfc <LL_EXTI_Init+0x11c>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d120      	bne.n	8003d12 <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff fed7 	bl	8003a88 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff fe60 	bl	80039a4 <LL_EXTI_EnableIT_32_63>
          break;
 8003ce4:	e018      	b.n	8003d18 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff fe80 	bl	80039f0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff fea1 	bl	8003a3c <LL_EXTI_EnableEvent_32_63>
          break;
 8003cfa:	e00d      	b.n	8003d18 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff fe4f 	bl	80039a4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff fe96 	bl	8003a3c <LL_EXTI_EnableEvent_32_63>
          break;
 8003d10:	e002      	b.n	8003d18 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	73fb      	strb	r3, [r7, #15]
          break;
 8003d16:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	7a9b      	ldrb	r3, [r3, #10]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d041      	beq.n	8003da4 <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	7a9b      	ldrb	r3, [r3, #10]
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d00e      	beq.n	8003d46 <LL_EXTI_Init+0x166>
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d017      	beq.n	8003d5c <LL_EXTI_Init+0x17c>
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d120      	bne.n	8003d72 <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff ff3f 	bl	8003bb8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff fec8 	bl	8003ad4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003d44:	e02f      	b.n	8003da6 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7ff fee8 	bl	8003b20 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff ff09 	bl	8003b6c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003d5a:	e024      	b.n	8003da6 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff feb7 	bl	8003ad4 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fefe 	bl	8003b6c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003d70:	e019      	b.n	8003da6 <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
            break;
 8003d76:	bf00      	nop
 8003d78:	e015      	b.n	8003da6 <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff fe22 	bl	80039c8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff fe69 	bl	8003a60 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff fe2c 	bl	80039f0 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff fe73 	bl	8003a88 <LL_EXTI_DisableEvent_32_63>
 8003da2:	e000      	b.n	8003da6 <LL_EXTI_Init+0x1c6>
      }
 8003da4:	bf00      	nop
#endif
  }
  return status;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <LL_GPIO_SetPinMode>:
{
 8003db0:	b480      	push	{r7}
 8003db2:	b089      	sub	sp, #36	; 0x24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	fa93 f3a3 	rbit	r3, r3
 8003dca:	613b      	str	r3, [r7, #16]
  return result;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2103      	movs	r1, #3
 8003dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	401a      	ands	r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	fa93 f3a3 	rbit	r3, r3
 8003dea:	61bb      	str	r3, [r7, #24]
  return result;
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	fab3 f383 	clz	r3, r3
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	601a      	str	r2, [r3, #0]
}
 8003e02:	bf00      	nop
 8003e04:	3724      	adds	r7, #36	; 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <LL_GPIO_SetPinOutputType>:
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b085      	sub	sp, #20
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	43db      	mvns	r3, r3
 8003e22:	401a      	ands	r2, r3
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	605a      	str	r2, [r3, #4]
}
 8003e32:	bf00      	nop
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <LL_GPIO_SetPinSpeed>:
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b089      	sub	sp, #36	; 0x24
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	689a      	ldr	r2, [r3, #8]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	fa93 f3a3 	rbit	r3, r3
 8003e58:	613b      	str	r3, [r7, #16]
  return result;
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	fab3 f383 	clz	r3, r3
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2103      	movs	r1, #3
 8003e66:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	401a      	ands	r2, r3
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	fa93 f3a3 	rbit	r3, r3
 8003e78:	61bb      	str	r3, [r7, #24]
  return result;
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	fab3 f383 	clz	r3, r3
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	609a      	str	r2, [r3, #8]
}
 8003e90:	bf00      	nop
 8003e92:	3724      	adds	r7, #36	; 0x24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <LL_GPIO_SetPinPull>:
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b089      	sub	sp, #36	; 0x24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	fa93 f3a3 	rbit	r3, r3
 8003eb6:	613b      	str	r3, [r7, #16]
  return result;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	fab3 f383 	clz	r3, r3
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2103      	movs	r1, #3
 8003ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	fa93 f3a3 	rbit	r3, r3
 8003ed6:	61bb      	str	r3, [r7, #24]
  return result;
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	60da      	str	r2, [r3, #12]
}
 8003eee:	bf00      	nop
 8003ef0:	3724      	adds	r7, #36	; 0x24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <LL_GPIO_SetAFPin_0_7>:
{
 8003efa:	b480      	push	{r7}
 8003efc:	b089      	sub	sp, #36	; 0x24
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	60f8      	str	r0, [r7, #12]
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6a1a      	ldr	r2, [r3, #32]
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	fa93 f3a3 	rbit	r3, r3
 8003f14:	613b      	str	r3, [r7, #16]
  return result;
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	fab3 f383 	clz	r3, r3
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	210f      	movs	r1, #15
 8003f22:	fa01 f303 	lsl.w	r3, r1, r3
 8003f26:	43db      	mvns	r3, r3
 8003f28:	401a      	ands	r2, r3
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	fa93 f3a3 	rbit	r3, r3
 8003f34:	61bb      	str	r3, [r7, #24]
  return result;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	fab3 f383 	clz	r3, r3
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	fa01 f303 	lsl.w	r3, r1, r3
 8003f46:	431a      	orrs	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	621a      	str	r2, [r3, #32]
}
 8003f4c:	bf00      	nop
 8003f4e:	3724      	adds	r7, #36	; 0x24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <LL_GPIO_SetAFPin_8_15>:
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b089      	sub	sp, #36	; 0x24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	0a1b      	lsrs	r3, r3, #8
 8003f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	fa93 f3a3 	rbit	r3, r3
 8003f74:	613b      	str	r3, [r7, #16]
  return result;
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	fab3 f383 	clz	r3, r3
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	210f      	movs	r1, #15
 8003f82:	fa01 f303 	lsl.w	r3, r1, r3
 8003f86:	43db      	mvns	r3, r3
 8003f88:	401a      	ands	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	0a1b      	lsrs	r3, r3, #8
 8003f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	fa93 f3a3 	rbit	r3, r3
 8003f96:	61bb      	str	r3, [r7, #24]
  return result;
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	fab3 f383 	clz	r3, r3
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003fae:	bf00      	nop
 8003fb0:	3724      	adds	r7, #36	; 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b088      	sub	sp, #32
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
 8003fc2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	fa93 f3a3 	rbit	r3, r3
 8003fd0:	613b      	str	r3, [r7, #16]
  return result;
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	fab3 f383 	clz	r3, r3
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003fdc:	e049      	b.n	8004072 <LL_GPIO_Init+0xb8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fea:	4013      	ands	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d03b      	beq.n	800406c <LL_GPIO_Init+0xb2>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	69b9      	ldr	r1, [r7, #24]
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff fed7 	bl	8003db0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d003      	beq.n	8004012 <LL_GPIO_Init+0x58>
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2b02      	cmp	r3, #2
 8004010:	d106      	bne.n	8004020 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	461a      	mov	r2, r3
 8004018:	69b9      	ldr	r1, [r7, #24]
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff ff0f 	bl	8003e3e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	461a      	mov	r2, r3
 8004026:	69b9      	ldr	r1, [r7, #24]
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7ff ff37 	bl	8003e9c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2b02      	cmp	r3, #2
 8004034:	d11a      	bne.n	800406c <LL_GPIO_Init+0xb2>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	fa93 f3a3 	rbit	r3, r3
 8004040:	60bb      	str	r3, [r7, #8]
  return result;
 8004042:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8004044:	fab3 f383 	clz	r3, r3
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b07      	cmp	r3, #7
 800404c:	d807      	bhi.n	800405e <LL_GPIO_Init+0xa4>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	461a      	mov	r2, r3
 8004054:	69b9      	ldr	r1, [r7, #24]
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff ff4f 	bl	8003efa <LL_GPIO_SetAFPin_0_7>
 800405c:	e006      	b.n	800406c <LL_GPIO_Init+0xb2>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	461a      	mov	r2, r3
 8004064:	69b9      	ldr	r1, [r7, #24]
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff ff76 	bl	8003f58 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	3301      	adds	r3, #1
 8004070:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1ae      	bne.n	8003fde <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d003      	beq.n	8004090 <LL_GPIO_Init+0xd6>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d107      	bne.n	80040a0 <LL_GPIO_Init+0xe6>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	6819      	ldr	r1, [r3, #0]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	461a      	mov	r2, r3
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7ff feb7 	bl	8003e0e <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3720      	adds	r7, #32
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
	...

080040ac <__libc_init_array>:
 80040ac:	b570      	push	{r4, r5, r6, lr}
 80040ae:	4e0d      	ldr	r6, [pc, #52]	; (80040e4 <__libc_init_array+0x38>)
 80040b0:	4c0d      	ldr	r4, [pc, #52]	; (80040e8 <__libc_init_array+0x3c>)
 80040b2:	1ba4      	subs	r4, r4, r6
 80040b4:	10a4      	asrs	r4, r4, #2
 80040b6:	2500      	movs	r5, #0
 80040b8:	42a5      	cmp	r5, r4
 80040ba:	d109      	bne.n	80040d0 <__libc_init_array+0x24>
 80040bc:	4e0b      	ldr	r6, [pc, #44]	; (80040ec <__libc_init_array+0x40>)
 80040be:	4c0c      	ldr	r4, [pc, #48]	; (80040f0 <__libc_init_array+0x44>)
 80040c0:	f000 f820 	bl	8004104 <_init>
 80040c4:	1ba4      	subs	r4, r4, r6
 80040c6:	10a4      	asrs	r4, r4, #2
 80040c8:	2500      	movs	r5, #0
 80040ca:	42a5      	cmp	r5, r4
 80040cc:	d105      	bne.n	80040da <__libc_init_array+0x2e>
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
 80040d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040d4:	4798      	blx	r3
 80040d6:	3501      	adds	r5, #1
 80040d8:	e7ee      	b.n	80040b8 <__libc_init_array+0xc>
 80040da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040de:	4798      	blx	r3
 80040e0:	3501      	adds	r5, #1
 80040e2:	e7f2      	b.n	80040ca <__libc_init_array+0x1e>
 80040e4:	08004154 	.word	0x08004154
 80040e8:	08004154 	.word	0x08004154
 80040ec:	08004154 	.word	0x08004154
 80040f0:	08004158 	.word	0x08004158

080040f4 <memset>:
 80040f4:	4402      	add	r2, r0
 80040f6:	4603      	mov	r3, r0
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d100      	bne.n	80040fe <memset+0xa>
 80040fc:	4770      	bx	lr
 80040fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004102:	e7f9      	b.n	80040f8 <memset+0x4>

08004104 <_init>:
 8004104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004106:	bf00      	nop
 8004108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800410a:	bc08      	pop	{r3}
 800410c:	469e      	mov	lr, r3
 800410e:	4770      	bx	lr

08004110 <_fini>:
 8004110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004112:	bf00      	nop
 8004114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004116:	bc08      	pop	{r3}
 8004118:	469e      	mov	lr, r3
 800411a:	4770      	bx	lr
