../../../../../rtl/verilog/wb/core/mpsoc_wb_raminfr.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_receiver.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_regs.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.sv

../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_master.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_memory.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_slave.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_transactor.sv
../../../../../bench/verilog/regression/wb/vlog_tap_generator.sv
../../../../../bench/verilog/regression/wb/vlog_tb_utils.sv
../../../../../bench/verilog/regression/wb/wb_uart_tb.sv
