{
    "cpu_cycles_pass2_start": 68425167521204,
    "cycles_program_begin": 68423581133702,
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "perf": [
        [
            0.16213417053222656,
            0.037504999999999997,
            0.029170999999999999,
            266904,
            267520,
            1553726144.7814231,
            68424117502454,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.22571516036987305,
            0.092033000000000004,
            0.036812999999999999,
            270752,
            271400,
            1553726144.8450041,
            68424346012032,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.22582912445068359,
            0.092114000000000001,
            0.036845000000000003,
            270752,
            271400,
            1553726144.845118,
            68424346354016,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.28572511672973633,
            0.130853,
            0.049431000000000003,
            275472,
            275476,
            1553726144.905014,
            68424562004440,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.40359115600585938,
            0.219606,
            0.055898999999999997,
            272632,
            285132,
            1553726145.0228801,
            68424986343032,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.40366411209106445,
            0.219665,
            0.055913999999999998,
            272632,
            285132,
            1553726145.022953,
            68424986556228,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.41721200942993164,
            0.22776299999999999,
            0.057938999999999997,
            274420,
            285132,
            1553726145.0365009,
            68425035383158,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.4172661304473877,
            0.22780700000000001,
            0.057951000000000003,
            274420,
            285132,
            1553726145.0365551,
            68425035525396,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.41730403900146484,
            0.22783700000000001,
            0.057958000000000003,
            274420,
            285132,
            1553726145.036593,
            68425035655730,
            "doGAToPass2",
            "entry"
        ],
        [
            0.45390510559082031,
            0.22992499999999999,
            0.059498000000000002,
            272604,
            285132,
            1553726145.073194,
            68425167497534,
            "DoPass2",
            "entry"
        ],
        [
            0.65522313117980957,
            0.38749,
            0.076689999999999994,
            285816,
            285840,
            1553726145.2745121,
            68425892249260,
            "DoPass2",
            "exit"
        ]
    ],
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 77092,
        "text": 0,
        "archive": "archive.46/_4657_archive_1.a"
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 9852,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "_vcs_unit__487125699": {
            "AKFEj_d": {
                "mod": "_vcs_unit__487125699",
                "bytes": 34224,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "AKFEj_d.o"
            }
        },
        "mem_stage": {
            "zFRI0_d": {
                "mod": "mem_stage",
                "bytes": 14258,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "zFRI0_d.o"
            }
        },
        "psel_single_0000": {
            "fZf2W_d": {
                "mod": "psel_single_0000",
                "bytes": 27224,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "fZf2W_d.o"
            }
        },
        "mult_stage": {
            "aUVMg_d": {
                "mod": "mult_stage",
                "bytes": 13288,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "aUVMg_d.o"
            }
        },
        "regfile": {
            "Nxspn_d": {
                "mod": "regfile",
                "bytes": 13726,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "Nxspn_d.o"
            }
        },
        "mem": {
            "FSbWZ_d": {
                "mod": "mem",
                "bytes": 17252,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "FSbWZ_d.o"
            }
        },
        "alu": {
            "C26kq_d": {
                "mod": "alu",
                "bytes": 15320,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "C26kq_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 32908,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "testbench": {
            "iAVhC_d": {
                "mod": "testbench",
                "bytes": 79072,
                "out": "iAVhC_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_4657_archive_1.a"
            }
        },
        "RAS": {
            "uxcB4_d": {
                "mod": "RAS",
                "bytes": 16270,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "uxcB4_d.o"
            }
        },
        "GSHARE": {
            "mit1J_d": {
                "mod": "GSHARE",
                "bytes": 12968,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "mit1J_d.o"
            }
        },
        "wb_stage": {
            "k5Lv0_d": {
                "mod": "wb_stage",
                "bytes": 9306,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "k5Lv0_d.o"
            }
        },
        "encoder_0000": {
            "TAk7p_d": {
                "mod": "encoder_0000",
                "bytes": 16762,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_prev_archive_1.a",
                "out": "TAk7p_d.o"
            }
        },
        "pipeline": {
            "yGssz_d": {
                "mod": "pipeline",
                "bytes": 335552,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.46/_4657_archive_1.a",
                "out": "yGssz_d.o"
            }
        }
    },
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            15
        ],
        "_vcs_unit__487125699": [
            "_vcs_unit__487125699",
            "AKFEj",
            "module",
            1
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "alu": [
            "alu",
            "C26kq",
            "module",
            6
        ],
        "GSHARE": [
            "GSHARE",
            "mit1J",
            "module",
            12
        ],
        "wb_stage": [
            "wb_stage",
            "k5Lv0",
            "module",
            8
        ],
        "encoder_0000": [
            "encoder_0000",
            "TAk7p",
            "module",
            4
        ],
        "pipeline": [
            "pipeline",
            "yGssz",
            "module",
            3
        ],
        "mem_stage": [
            "mem_stage",
            "zFRI0",
            "module",
            11
        ],
        "psel_single_0000": [
            "psel_single_0000",
            "fZf2W",
            "module",
            5
        ],
        "mult_stage": [
            "mult_stage",
            "aUVMg",
            "module",
            7
        ],
        "regfile": [
            "regfile",
            "Nxspn",
            "module",
            10
        ],
        "RAS": [
            "RAS",
            "uxcB4",
            "module",
            9
        ],
        "mem": [
            "mem",
            "FSbWZ",
            "module",
            13
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            14
        ]
    },
    "stat": {
        "nMops": 48109,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.229989,
            "ru_stime_sec": 0.059513999999999997,
            "ru_maxrss_kb": 81868,
            "ru_minflt": 25916,
            "ru_nivcsw": 11,
            "ru_majflt": 0,
            "ru_nvcsw": 129
        },
        "ru_self_end": {
            "ru_utime_sec": 0.38846799999999998,
            "ru_stime_sec": 0.078701999999999994,
            "ru_maxrss_kb": 95004,
            "ru_minflt": 30988,
            "ru_nivcsw": 14,
            "ru_majflt": 0,
            "ru_nvcsw": 184
        },
        "cpu_cycles_end": 68425952312984,
        "mop/quad": 3.5121185574536429,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.010605,
            "ru_stime_sec": 0.0093240000000000007,
            "ru_maxrss_kb": 27712,
            "ru_minflt": 6347,
            "ru_nivcsw": 6,
            "ru_majflt": 0,
            "ru_nvcsw": 17
        },
        "cpu_cycles_cgstart": 68425167601036,
        "cpu_cycles_total": 2371179282,
        "nQuads": 13698,
        "totalObjSize": 470886,
        "ru_childs_end": {
            "ru_utime_sec": 0.010605,
            "ru_stime_sec": 0.012295,
            "ru_maxrss_kb": 28124,
            "ru_minflt": 6953,
            "ru_nivcsw": 8,
            "ru_majflt": 0,
            "ru_nvcsw": 19
        },
        "mopSpeed": 303567.03411808511,
        "quadSpeed": 86434.164778929728,
        "outputSizePerQuad": 34.376259307928166,
        "Frontend(%)": 60.288217945087744,
        "CodeGen(%)": 39.711782054912256,
        "peak_mem_kb": 285840,
        "realTime": 0.67201113700866699
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__487125699",
        "std",
        "pipeline",
        "pipeline",
        "encoder_0000",
        "psel_single_0000",
        "regfile",
        "alu",
        "mult_stage",
        "wb_stage",
        "RAS",
        "mem_stage",
        "GSHARE",
        "mem",
        "testbench",
        "testbench"
    ],
    "incremental": "on",
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.4657.json"
    ],
    "Misc": {
        "archive_dir": "archive.46",
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "csrc_abs": "/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc",
        "csrc": "csrc",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "cwd": "/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline",
        "master_pid": 4657,
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "daidir": "/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/simv_pipeline.daidir",
        "daidir_abs": "/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/simv_pipeline.daidir",
        "default_output_dir": "csrc"
    },
    "rlimit": {
        "data": -1,
        "stack": -1
    }
}