Analysis & Synthesis report for memory
Thu Mar 28 15:09:15 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated
 14. Parameter Settings for User Entity Instance: testMEM:memoryunit|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "testMEM:memoryunit"
 17. Port Connectivity Checks: "Register14:M3"
 18. Port Connectivity Checks: "Register14:M2"
 19. Port Connectivity Checks: "Register14:M1"
 20. Port Connectivity Checks: "Register14:M0"
 21. Port Connectivity Checks: "bit_rvs:rvrs"
 22. Port Connectivity Checks: "Register14:I3"
 23. Port Connectivity Checks: "Register14:I2"
 24. Port Connectivity Checks: "Register14:I1"
 25. Port Connectivity Checks: "Register14:I0"
 26. Port Connectivity Checks: "mux2_1:MUX1"
 27. Port Connectivity Checks: "mux4to1:MUX0"
 28. Port Connectivity Checks: "Register14:L3"
 29. Port Connectivity Checks: "Register14:L2"
 30. Port Connectivity Checks: "Register14:L1"
 31. Port Connectivity Checks: "Register14:L0"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 28 15:09:15 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; memory                                      ;
; Top-level Entity Name           ; DAG_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 25                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DAG_top            ; memory             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../../DAG/register14.vhd         ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd                       ;         ;
; ../../DAG/mux2_1fourteen.vhd     ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/mux2_1fourteen.vhd                   ;         ;
; ../../DAG/Modulus logic.vhd      ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Modulus logic.vhd                    ;         ;
; ../../DAG/DAG_top.vhd            ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd                          ;         ;
; ../../DAG/Bit_reverse.vhd        ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Bit_reverse.vhd                      ;         ;
; ../../DAG/ADD.vhd                ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/ADD.vhd                              ;         ;
; ../../DAG/14bit4_1mux.vhd        ; yes             ; User VHDL File                   ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/14bit4_1mux.vhd                      ;         ;
; memory.mif                       ; yes             ; User Memory Initialization File  ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/memory.mif             ;         ;
; testMEM.vhd                      ; yes             ; User Wizard-Generated File       ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_nn14.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_5la.tdf      ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_u0a.tdf      ;         ;
; db/mux_4hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/mux_4hb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 1            ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 2            ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 0            ;
;     -- 5 input functions                    ; 0            ;
;     -- 4 input functions                    ; 0            ;
;     -- <=3 input functions                  ; 2            ;
;                                             ;              ;
; Dedicated logic registers                   ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 25           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 512          ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; sel[6]~input ;
; Maximum fan-out                             ; 17           ;
; Total fan-out                               ; 155          ;
; Average fan-out                             ; 1.85         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; |DAG_top                                  ; 2 (1)               ; 0 (0)                     ; 512               ; 0          ; 25   ; 0            ; |DAG_top                                                                                   ; DAG_top         ; work         ;
;    |mux4to1:MUX3|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DAG_top|mux4to1:MUX3                                                                      ; mux4to1         ; work         ;
;    |testMEM:memoryunit|                   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DAG_top|testMEM:memoryunit                                                                ; testMEM         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_nn14:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated ; altsyncram_nn14 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------+
; testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144 ; memory.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |DAG_top|testMEM:memoryunit ; testMEM.vhd     ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                          ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register14:M3|storage[0]                                                                               ; Stuck at GND due to stuck port data_in ;
; Register14:M3|storage[1,2]                                                                             ; Stuck at VCC due to stuck port data_in ;
; Register14:M3|storage[3..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:M2|storage[0,1]                                                                             ; Stuck at GND due to stuck port data_in ;
; Register14:M2|storage[2]                                                                               ; Stuck at VCC due to stuck port data_in ;
; Register14:M2|storage[3..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:M1|storage[0..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:M0|storage[0]                                                                               ; Stuck at GND due to stuck port data_in ;
; Register14:M0|storage[1]                                                                               ; Stuck at VCC due to stuck port data_in ;
; Register14:M0|storage[2..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:I3|storage[0..2]                                                                            ; Stuck at GND due to stuck port data_in ;
; Register14:I3|storage[3,4]                                                                             ; Stuck at VCC due to stuck port data_in ;
; Register14:I3|storage[5..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:I2|storage[0..3]                                                                            ; Stuck at GND due to stuck port data_in ;
; Register14:I2|storage[4]                                                                               ; Stuck at VCC due to stuck port data_in ;
; Register14:I2|storage[5..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:I1|storage[0..2]                                                                            ; Stuck at GND due to stuck port data_in ;
; Register14:I1|storage[3]                                                                               ; Stuck at VCC due to stuck port data_in ;
; Register14:I1|storage[4..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; Register14:I0|storage[0..13]                                                                           ; Stuck at GND due to stuck port data_in ;
; testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in ;
; testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|out_address_reg_a[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 114                                                                ;                                        ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                                                 ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Register14:M3|storage[0] ; Stuck at GND              ; testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|address_reg_a[0],    ;
;                          ; due to stuck port data_in ; testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|out_address_reg_a[0] ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testMEM:memoryunit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; memory.mif           ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_nn14      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; testMEM:memoryunit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "testMEM:memoryunit" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; data[15..2] ; Input ; Info     ; Stuck at GND  ;
; data[1]     ; Input ; Info     ; Stuck at VCC  ;
; data[0]     ; Input ; Info     ; Stuck at GND  ;
; wren        ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:M3"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[2..1]  ; Input ; Info     ; Stuck at VCC ;
; input[13..3] ; Input ; Info     ; Stuck at GND ;
; input[0]     ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:M2"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[13..3] ; Input ; Info     ; Stuck at GND ;
; input[1..0]  ; Input ; Info     ; Stuck at GND ;
; input[2]     ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:M1" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at VCC   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:M0"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[13..2] ; Input ; Info     ; Stuck at GND ;
; input[1]     ; Input ; Info     ; Stuck at VCC ;
; input[0]     ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_rvs:rvrs"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; en     ; Input  ; Info     ; Stuck at GND                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:I3"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[4..3]  ; Input ; Info     ; Stuck at VCC ;
; input[13..5] ; Input ; Info     ; Stuck at GND ;
; input[2..0]  ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:I2"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[13..5] ; Input ; Info     ; Stuck at GND ;
; input[3..0]  ; Input ; Info     ; Stuck at GND ;
; input[4]     ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "Register14:I1"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; load         ; Input ; Info     ; Stuck at VCC ;
; input[13..4] ; Input ; Info     ; Stuck at GND ;
; input[2..0]  ; Input ; Info     ; Stuck at GND ;
; input[3]     ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:I0" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at VCC   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2_1:MUX1"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; sel    ; Input  ; Info     ; Stuck at GND                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4to1:MUX0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:L3" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at GND   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:L2" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at GND   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:L1" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at GND   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "Register14:L0" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; load  ; Input ; Info     ; Stuck at VCC   ;
; input ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
; boundary_port         ; 25                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Mar 28 15:08:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/tristatebuffer.vhd
    Info (12022): Found design unit 1: tristate_buffer-Arch_tristate14 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/tristateBuffer.vhd Line: 12
    Info (12023): Found entity 1: tristate_buffer File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/tristateBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/register14.vhd
    Info (12022): Found design unit 1: Register14-reg14 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd Line: 16
    Info (12023): Found entity 1: Register14 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/mux2_1fourteen.vhd
    Info (12022): Found design unit 1: mux2_1-Mux14 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/mux2_1fourteen.vhd Line: 11
    Info (12023): Found entity 1: mux2_1 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/mux2_1fourteen.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/modulus logic.vhd
    Info (12022): Found design unit 1: modulus-math File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Modulus logic.vhd Line: 12
    Info (12023): Found entity 1: modulus File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Modulus logic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/dag_top.vhd
    Info (12022): Found design unit 1: DAG_top-topdag File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 16
    Info (12023): Found entity 1: DAG_top File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/bit_reverse.vhd
    Info (12022): Found design unit 1: bit_rvs-reverse File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Bit_reverse.vhd Line: 14
    Info (12023): Found entity 1: bit_rvs File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Bit_reverse.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/add.vhd
    Info (12022): Found design unit 1: adder-adding File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/ADD.vhd Line: 14
    Info (12023): Found entity 1: adder File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/ADD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/14bit4_1mux.vhd
    Info (12022): Found design unit 1: mux4to1-selection File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/14bit4_1mux.vhd Line: 14
    Info (12023): Found entity 1: mux4to1 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/14bit4_1mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testmem.vhd
    Info (12022): Found design unit 1: testmem-SYN File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd Line: 55
    Info (12023): Found entity 1: testMEM File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd Line: 43
Info (12127): Elaborating entity "DAG_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DAG_top.vhd(88): object "S7" assigned a value but never read File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at DAG_top.vhd(88): object "S13" assigned a value but never read File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 88
Info (12128): Elaborating entity "Register14" for hierarchy "Register14:L0" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 99
Warning (10492): VHDL Process Statement warning at register14.vhd(22): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd Line: 22
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:MUX0" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 105
Info (12128): Elaborating entity "modulus" for hierarchy "modulus:modunit" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 107
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:MUX1" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 112
Info (12128): Elaborating entity "bit_rvs" for hierarchy "bit_rvs:rvrs" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 123
Info (12128): Elaborating entity "adder" for hierarchy "adder:addition" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 125
Info (12128): Elaborating entity "testMEM" for hierarchy "testMEM:memoryunit" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "testMEM:memoryunit|altsyncram:altsyncram_component" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "testMEM:memoryunit|altsyncram:altsyncram_component" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd Line: 62
Info (12133): Instantiated megafunction "testMEM:memoryunit|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nn14.tdf
    Info (12023): Found entity 1: altsyncram_nn14 File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_nn14" for hierarchy "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|decode_5la:decode3" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|decode_u0a:rden_decode" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|mux_4hb:mux2" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 47
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a16" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 448
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a17" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 473
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a18" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 498
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a19" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 523
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a20" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 548
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a21" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 573
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a22" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 598
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a23" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 623
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a24" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 648
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a25" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 673
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a26" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 698
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a27" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 723
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a28" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 748
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a29" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 773
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a30" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 798
        Warning (14320): Synthesized away node "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a31" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 823
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[0]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[1]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[2]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[3]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[4]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[5]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[6]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[7]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[8]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[9]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[10]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[11]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[12]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[13]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[14]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13035): Inserted always-enabled tri-state buffer between "DMD[15]" and its non-tri-state driver. File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DMD[0]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[1]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[2]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[3]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[4]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[5]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[6]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[7]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[8]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[9]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[10]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[11]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[12]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[13]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[14]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
    Warning (13010): Node "DMD[15]~synth" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ALTSYNCRAM" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf Line: 48
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reverse_bit" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 8
    Warning (15610): No output dependent on input pin "sel[0]" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 9
    Warning (15610): No output dependent on input pin "sel[1]" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 9
    Warning (15610): No output dependent on input pin "sel[2]" File: C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd Line: 9
Info (21057): Implemented 43 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Thu Mar 28 15:09:15 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


