# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_5_2.srcs/sim_1/new/TestBench_7seg.vhd" \

# Do not sort compile order
nosort
