Version 3.2 HI-TECH Software Intermediate Code
"14 lcd_x8.h
[s S266 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S266 lcd_pin_map un1 rs rw enable data ]
"3655 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[v _TMR3H `Vuc ~T0 @X0 0 e@4019 ]
"3648
[v _TMR3L `Vuc ~T0 @X0 0 e@4018 ]
"6380
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6390
[s S259 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S259 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6400
[s S260 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S260 . . GIEL GIEH ]
"6379
[u S257 `S258 1 `S259 1 `S260 1 ]
[n S257 . . . . ]
"6406
[v _INTCONbits `VS257 ~T0 @X0 0 e@4082 ]
"6218
[s S251 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S251 . INT1IF INT2IF . INT1IE INT2IE . INT1IP INT2IP ]
"6228
[s S252 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S252 . INT1F INT2F . INT1E INT2E . INT1P INT2P ]
"6217
[u S250 `S251 1 `S252 1 ]
[n S250 . . . ]
"6239
[v _INTCON3bits `VS250 ~T0 @X0 0 e@4080 ]
[t ~ __interrupt . k ]
[t T842 __interrupt high_priority  ]
"83 HW2.c
[v _clockNormalMode `(v ~T0 @X0 0 ef ]
"366 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"376
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"386
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . T13CKI CCP2 . SCL SDA . CK DT ]
"396
[s S19 :1 `uc 1 ]
[n S19 . T1CKI ]
"399
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . . PA2 PA1 ]
"365
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 ]
[n S15 . . . . . . ]
"405
[v _PORTCbits `VS15 ~T0 @X0 0 e@3970 ]
[v F2285 `(v ~T0 @X0 1 tf1`ul ]
"205 C:\Program Files\Microchip\xc8\v2.20\pic\include\pic18.h
[v __delaywdt `JF2285 ~T0 @X0 0 e ]
[p i __delaywdt ]
"4529 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"4444
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1602
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"1824
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"360
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"1380
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"2046
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"2268
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"1835
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S65 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1845
[s S66 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S66 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1834
[u S64 `S65 1 `S66 1 ]
[n S64 . . . ]
"1856
[v _TRISCbits `VS64 ~T0 @X0 0 e@3988 ]
"5354
[s S221 :1 `uc 1 ]
[n S221 . NOT_BOR ]
"5357
[s S222 :1 `uc 1 :1 `uc 1 ]
[n S222 . . NOT_POR ]
"5361
[s S223 :2 `uc 1 :1 `uc 1 ]
[n S223 . . NOT_PD ]
"5365
[s S224 :3 `uc 1 :1 `uc 1 ]
[n S224 . . NOT_TO ]
"5369
[s S225 :4 `uc 1 :1 `uc 1 ]
[n S225 . . NOT_RI ]
"5373
[s S226 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S226 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"5383
[s S227 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S227 . BOR POR PD TO RI ]
"5353
[u S220 `S221 1 `S222 1 `S223 1 `S224 1 `S225 1 `S226 1 `S227 1 ]
[n S220 . . . . . . . . ]
"5391
[v _RCONbits `VS220 ~T0 @X0 0 e@4048 ]
"5862
[s S245 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S245 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"5870
[s S246 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S246 . T0PS0 T0PS1 T0PS2 . T016BIT ]
"5861
[u S244 `S245 1 `S246 1 ]
[n S244 . . . ]
"5878
[v _T0CONbits `VS244 ~T0 @X0 0 e@4053 ]
"194 C:\Program Files\Microchip\xc8\v2.20\pic\include\c90\stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"35 lcd_x8.h
[v _lcd_gotoxy `(v ~T0 @X0 0 ef2`uc`uc ]
"37
[v _lcd_puts `(v ~T0 @X0 0 ef1`*uc ]
[p mainexit ]
"7 my_adc.h
[v _init_adc_no_lib `(v ~T0 @X0 0 ef ]
"6374 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"6304
[v _INTCON2 `Vuc ~T0 @X0 0 e@4081 ]
"6212
[v _INTCON3 `Vuc ~T0 @X0 0 e@4080 ]
"6310
[s S254 :7 `uc 1 :1 `uc 1 ]
[n S254 . . NOT_RBPU ]
"6314
[s S255 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S255 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"6324
[s S256 :7 `uc 1 :1 `uc 1 ]
[n S256 . . RBPU ]
"6309
[u S253 `S254 1 `S255 1 `S256 1 ]
[n S253 . . . . ]
"6329
[v _INTCON2bits `VS253 ~T0 @X0 0 e@4081 ]
"5856
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"2497
[v _PIE1 `Vuc ~T0 @X0 0 e@3997 ]
"2574
[v _PIR1 `Vuc ~T0 @X0 0 e@3998 ]
"2651
[v _IPR1 `Vuc ~T0 @X0 0 e@3999 ]
"2728
[v _PIE2 `Vuc ~T0 @X0 0 e@4000 ]
"2794
[v _PIR2 `Vuc ~T0 @X0 0 e@4001 ]
"2860
[v _IPR2 `Vuc ~T0 @X0 0 e@4002 ]
"34 lcd_x8.h
[v _lcd_init `(v ~T0 @X0 0 ef ]
"33
[v _lcd_send_byte `(v ~T0 @X0 0 ef2`uc`uc ]
"195 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[s S11 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S11 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"205
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"215
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"225
[s S14 :3 `uc 1 :1 `uc 1 ]
[n S14 . . CCP2_PA2 ]
"194
[u S10 `S11 1 `S12 1 `S13 1 `S14 1 ]
[n S10 . . . . . ]
"230
[v _PORTBbits `VS10 ~T0 @X0 0 e@3969 ]
"9 my_adc.h
[v _read_adc_voltage `(f ~T0 @X0 0 ef1`uc ]
"10 HW2.c
[p x OSC=XT ]
"11
[p x FCMEN=OFF ]
"12
[p x IESO=OFF ]
"15
[p x PWRT=OFF ]
"16
[p x BOREN=SBORDIS ]
"17
[p x BORV=3 ]
"20
[p x WDT=ON ]
"21
[p x WDTPS=32768 ]
"24
[p x CCP2MX=PORTC ]
"25
[p x PBADEN=ON ]
"26
[p x LPT1OSC=OFF ]
"27
[p x MCLRE=ON ]
"30
[p x STVREN=ON ]
"31
[p x LVP=ON ]
"32
[p x XINST=OFF ]
"35
[p x CP0=OFF ]
"36
[p x CP1=OFF ]
"37
[p x CP2=OFF ]
"38
[p x CP3=OFF ]
"41
[p x CPB=OFF ]
"42
[p x CPD=OFF ]
"45
[p x WRT0=OFF ]
"46
[p x WRT1=OFF ]
"47
[p x WRT2=OFF ]
"48
[p x WRT3=OFF ]
"51
[p x WRTC=OFF ]
"52
[p x WRTB=OFF ]
"53
[p x WRTD=OFF ]
"56
[p x EBTR0=OFF ]
"57
[p x EBTR1=OFF ]
"58
[p x EBTR2=OFF ]
"59
[p x EBTR3=OFF ]
"62
[p x EBTRB=OFF ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4620.h: 52: extern volatile unsigned char PORTA __attribute__((address(0xF80)));
"54 C:\Program Files\Microchip\xc8\v2.20\pic\include\proc\pic18f4620.h
[; ;pic18f4620.h: 54: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4620.h: 57: typedef union {
[; ;pic18f4620.h: 58: struct {
[; ;pic18f4620.h: 59: unsigned RA0 :1;
[; ;pic18f4620.h: 60: unsigned RA1 :1;
[; ;pic18f4620.h: 61: unsigned RA2 :1;
[; ;pic18f4620.h: 62: unsigned RA3 :1;
[; ;pic18f4620.h: 63: unsigned RA4 :1;
[; ;pic18f4620.h: 64: unsigned RA5 :1;
[; ;pic18f4620.h: 65: unsigned RA6 :1;
[; ;pic18f4620.h: 66: unsigned RA7 :1;
[; ;pic18f4620.h: 67: };
[; ;pic18f4620.h: 68: struct {
[; ;pic18f4620.h: 69: unsigned :4;
[; ;pic18f4620.h: 70: unsigned T0CKI :1;
[; ;pic18f4620.h: 71: unsigned AN4 :1;
[; ;pic18f4620.h: 72: };
[; ;pic18f4620.h: 73: struct {
[; ;pic18f4620.h: 74: unsigned :5;
[; ;pic18f4620.h: 75: unsigned SS :1;
[; ;pic18f4620.h: 76: };
[; ;pic18f4620.h: 77: struct {
[; ;pic18f4620.h: 78: unsigned :5;
[; ;pic18f4620.h: 79: unsigned NOT_SS :1;
[; ;pic18f4620.h: 80: };
[; ;pic18f4620.h: 81: struct {
[; ;pic18f4620.h: 82: unsigned :5;
[; ;pic18f4620.h: 83: unsigned nSS :1;
[; ;pic18f4620.h: 84: };
[; ;pic18f4620.h: 85: struct {
[; ;pic18f4620.h: 86: unsigned :5;
[; ;pic18f4620.h: 87: unsigned LVDIN :1;
[; ;pic18f4620.h: 88: };
[; ;pic18f4620.h: 89: struct {
[; ;pic18f4620.h: 90: unsigned :5;
[; ;pic18f4620.h: 91: unsigned HLVDIN :1;
[; ;pic18f4620.h: 92: };
[; ;pic18f4620.h: 93: struct {
[; ;pic18f4620.h: 94: unsigned ULPWUIN :1;
[; ;pic18f4620.h: 95: unsigned :6;
[; ;pic18f4620.h: 96: unsigned RJPU :1;
[; ;pic18f4620.h: 97: };
[; ;pic18f4620.h: 98: } PORTAbits_t;
[; ;pic18f4620.h: 99: extern volatile PORTAbits_t PORTAbits __attribute__((address(0xF80)));
[; ;pic18f4620.h: 189: extern volatile unsigned char PORTB __attribute__((address(0xF81)));
"191
[; ;pic18f4620.h: 191: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4620.h: 194: typedef union {
[; ;pic18f4620.h: 195: struct {
[; ;pic18f4620.h: 196: unsigned RB0 :1;
[; ;pic18f4620.h: 197: unsigned RB1 :1;
[; ;pic18f4620.h: 198: unsigned RB2 :1;
[; ;pic18f4620.h: 199: unsigned RB3 :1;
[; ;pic18f4620.h: 200: unsigned RB4 :1;
[; ;pic18f4620.h: 201: unsigned RB5 :1;
[; ;pic18f4620.h: 202: unsigned RB6 :1;
[; ;pic18f4620.h: 203: unsigned RB7 :1;
[; ;pic18f4620.h: 204: };
[; ;pic18f4620.h: 205: struct {
[; ;pic18f4620.h: 206: unsigned INT0 :1;
[; ;pic18f4620.h: 207: unsigned INT1 :1;
[; ;pic18f4620.h: 208: unsigned INT2 :1;
[; ;pic18f4620.h: 209: unsigned CCP2 :1;
[; ;pic18f4620.h: 210: unsigned KBI0 :1;
[; ;pic18f4620.h: 211: unsigned KBI1 :1;
[; ;pic18f4620.h: 212: unsigned KBI2 :1;
[; ;pic18f4620.h: 213: unsigned KBI3 :1;
[; ;pic18f4620.h: 214: };
[; ;pic18f4620.h: 215: struct {
[; ;pic18f4620.h: 216: unsigned AN12 :1;
[; ;pic18f4620.h: 217: unsigned AN10 :1;
[; ;pic18f4620.h: 218: unsigned AN8 :1;
[; ;pic18f4620.h: 219: unsigned AN9 :1;
[; ;pic18f4620.h: 220: unsigned AN11 :1;
[; ;pic18f4620.h: 221: unsigned PGM :1;
[; ;pic18f4620.h: 222: unsigned PGC :1;
[; ;pic18f4620.h: 223: unsigned PGD :1;
[; ;pic18f4620.h: 224: };
[; ;pic18f4620.h: 225: struct {
[; ;pic18f4620.h: 226: unsigned :3;
[; ;pic18f4620.h: 227: unsigned CCP2_PA2 :1;
[; ;pic18f4620.h: 228: };
[; ;pic18f4620.h: 229: } PORTBbits_t;
[; ;pic18f4620.h: 230: extern volatile PORTBbits_t PORTBbits __attribute__((address(0xF81)));
[; ;pic18f4620.h: 360: extern volatile unsigned char PORTC __attribute__((address(0xF82)));
"362
[; ;pic18f4620.h: 362: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4620.h: 365: typedef union {
[; ;pic18f4620.h: 366: struct {
[; ;pic18f4620.h: 367: unsigned RC0 :1;
[; ;pic18f4620.h: 368: unsigned RC1 :1;
[; ;pic18f4620.h: 369: unsigned RC2 :1;
[; ;pic18f4620.h: 370: unsigned RC3 :1;
[; ;pic18f4620.h: 371: unsigned RC4 :1;
[; ;pic18f4620.h: 372: unsigned RC5 :1;
[; ;pic18f4620.h: 373: unsigned RC6 :1;
[; ;pic18f4620.h: 374: unsigned RC7 :1;
[; ;pic18f4620.h: 375: };
[; ;pic18f4620.h: 376: struct {
[; ;pic18f4620.h: 377: unsigned T1OSO :1;
[; ;pic18f4620.h: 378: unsigned T1OSI :1;
[; ;pic18f4620.h: 379: unsigned CCP1 :1;
[; ;pic18f4620.h: 380: unsigned SCK :1;
[; ;pic18f4620.h: 381: unsigned SDI :1;
[; ;pic18f4620.h: 382: unsigned SDO :1;
[; ;pic18f4620.h: 383: unsigned TX :1;
[; ;pic18f4620.h: 384: unsigned RX :1;
[; ;pic18f4620.h: 385: };
[; ;pic18f4620.h: 386: struct {
[; ;pic18f4620.h: 387: unsigned T13CKI :1;
[; ;pic18f4620.h: 388: unsigned CCP2 :1;
[; ;pic18f4620.h: 389: unsigned :1;
[; ;pic18f4620.h: 390: unsigned SCL :1;
[; ;pic18f4620.h: 391: unsigned SDA :1;
[; ;pic18f4620.h: 392: unsigned :1;
[; ;pic18f4620.h: 393: unsigned CK :1;
[; ;pic18f4620.h: 394: unsigned DT :1;
[; ;pic18f4620.h: 395: };
[; ;pic18f4620.h: 396: struct {
[; ;pic18f4620.h: 397: unsigned T1CKI :1;
[; ;pic18f4620.h: 398: };
[; ;pic18f4620.h: 399: struct {
[; ;pic18f4620.h: 400: unsigned :1;
[; ;pic18f4620.h: 401: unsigned PA2 :1;
[; ;pic18f4620.h: 402: unsigned PA1 :1;
[; ;pic18f4620.h: 403: };
[; ;pic18f4620.h: 404: } PORTCbits_t;
[; ;pic18f4620.h: 405: extern volatile PORTCbits_t PORTCbits __attribute__((address(0xF82)));
[; ;pic18f4620.h: 535: extern volatile unsigned char PORTD __attribute__((address(0xF83)));
"537
[; ;pic18f4620.h: 537: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4620.h: 540: typedef union {
[; ;pic18f4620.h: 541: struct {
[; ;pic18f4620.h: 542: unsigned RD0 :1;
[; ;pic18f4620.h: 543: unsigned RD1 :1;
[; ;pic18f4620.h: 544: unsigned RD2 :1;
[; ;pic18f4620.h: 545: unsigned RD3 :1;
[; ;pic18f4620.h: 546: unsigned RD4 :1;
[; ;pic18f4620.h: 547: unsigned RD5 :1;
[; ;pic18f4620.h: 548: unsigned RD6 :1;
[; ;pic18f4620.h: 549: unsigned RD7 :1;
[; ;pic18f4620.h: 550: };
[; ;pic18f4620.h: 551: struct {
[; ;pic18f4620.h: 552: unsigned PSP0 :1;
[; ;pic18f4620.h: 553: unsigned PSP1 :1;
[; ;pic18f4620.h: 554: unsigned PSP2 :1;
[; ;pic18f4620.h: 555: unsigned PSP3 :1;
[; ;pic18f4620.h: 556: unsigned PSP4 :1;
[; ;pic18f4620.h: 557: unsigned PSP5 :1;
[; ;pic18f4620.h: 558: unsigned PSP6 :1;
[; ;pic18f4620.h: 559: unsigned PSP7 :1;
[; ;pic18f4620.h: 560: };
[; ;pic18f4620.h: 561: struct {
[; ;pic18f4620.h: 562: unsigned :5;
[; ;pic18f4620.h: 563: unsigned P1B :1;
[; ;pic18f4620.h: 564: unsigned P1C :1;
[; ;pic18f4620.h: 565: unsigned P1D :1;
[; ;pic18f4620.h: 566: };
[; ;pic18f4620.h: 567: struct {
[; ;pic18f4620.h: 568: unsigned :7;
[; ;pic18f4620.h: 569: unsigned SS2 :1;
[; ;pic18f4620.h: 570: };
[; ;pic18f4620.h: 571: } PORTDbits_t;
[; ;pic18f4620.h: 572: extern volatile PORTDbits_t PORTDbits __attribute__((address(0xF83)));
[; ;pic18f4620.h: 677: extern volatile unsigned char PORTE __attribute__((address(0xF84)));
"679
[; ;pic18f4620.h: 679: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4620.h: 682: typedef union {
[; ;pic18f4620.h: 683: struct {
[; ;pic18f4620.h: 684: unsigned RE0 :1;
[; ;pic18f4620.h: 685: unsigned RE1 :1;
[; ;pic18f4620.h: 686: unsigned RE2 :1;
[; ;pic18f4620.h: 687: unsigned RE3 :1;
[; ;pic18f4620.h: 688: };
[; ;pic18f4620.h: 689: struct {
[; ;pic18f4620.h: 690: unsigned RD :1;
[; ;pic18f4620.h: 691: unsigned WR :1;
[; ;pic18f4620.h: 692: unsigned CS :1;
[; ;pic18f4620.h: 693: unsigned MCLR :1;
[; ;pic18f4620.h: 694: };
[; ;pic18f4620.h: 695: struct {
[; ;pic18f4620.h: 696: unsigned NOT_RD :1;
[; ;pic18f4620.h: 697: };
[; ;pic18f4620.h: 698: struct {
[; ;pic18f4620.h: 699: unsigned :1;
[; ;pic18f4620.h: 700: unsigned NOT_WR :1;
[; ;pic18f4620.h: 701: };
[; ;pic18f4620.h: 702: struct {
[; ;pic18f4620.h: 703: unsigned :2;
[; ;pic18f4620.h: 704: unsigned NOT_CS :1;
[; ;pic18f4620.h: 705: };
[; ;pic18f4620.h: 706: struct {
[; ;pic18f4620.h: 707: unsigned :3;
[; ;pic18f4620.h: 708: unsigned NOT_MCLR :1;
[; ;pic18f4620.h: 709: };
[; ;pic18f4620.h: 710: struct {
[; ;pic18f4620.h: 711: unsigned nRD :1;
[; ;pic18f4620.h: 712: unsigned nWR :1;
[; ;pic18f4620.h: 713: unsigned nCS :1;
[; ;pic18f4620.h: 714: unsigned nMCLR :1;
[; ;pic18f4620.h: 715: };
[; ;pic18f4620.h: 716: struct {
[; ;pic18f4620.h: 717: unsigned AN5 :1;
[; ;pic18f4620.h: 718: unsigned AN6 :1;
[; ;pic18f4620.h: 719: unsigned AN7 :1;
[; ;pic18f4620.h: 720: unsigned VPP :1;
[; ;pic18f4620.h: 721: };
[; ;pic18f4620.h: 722: struct {
[; ;pic18f4620.h: 723: unsigned PD2 :1;
[; ;pic18f4620.h: 724: unsigned PC2 :1;
[; ;pic18f4620.h: 725: unsigned CCP10 :1;
[; ;pic18f4620.h: 726: unsigned CCP9E :1;
[; ;pic18f4620.h: 727: };
[; ;pic18f4620.h: 728: struct {
[; ;pic18f4620.h: 729: unsigned RDE :1;
[; ;pic18f4620.h: 730: unsigned WRE :1;
[; ;pic18f4620.h: 731: unsigned PB2 :1;
[; ;pic18f4620.h: 732: unsigned PC3E :1;
[; ;pic18f4620.h: 733: };
[; ;pic18f4620.h: 734: } PORTEbits_t;
[; ;pic18f4620.h: 735: extern volatile PORTEbits_t PORTEbits __attribute__((address(0xF84)));
[; ;pic18f4620.h: 880: extern volatile unsigned char LATA __attribute__((address(0xF89)));
"882
[; ;pic18f4620.h: 882: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4620.h: 885: typedef union {
[; ;pic18f4620.h: 886: struct {
[; ;pic18f4620.h: 887: unsigned LATA0 :1;
[; ;pic18f4620.h: 888: unsigned LATA1 :1;
[; ;pic18f4620.h: 889: unsigned LATA2 :1;
[; ;pic18f4620.h: 890: unsigned LATA3 :1;
[; ;pic18f4620.h: 891: unsigned LATA4 :1;
[; ;pic18f4620.h: 892: unsigned LATA5 :1;
[; ;pic18f4620.h: 893: unsigned LATA6 :1;
[; ;pic18f4620.h: 894: unsigned LATA7 :1;
[; ;pic18f4620.h: 895: };
[; ;pic18f4620.h: 896: struct {
[; ;pic18f4620.h: 897: unsigned LA0 :1;
[; ;pic18f4620.h: 898: unsigned LA1 :1;
[; ;pic18f4620.h: 899: unsigned LA2 :1;
[; ;pic18f4620.h: 900: unsigned LA3 :1;
[; ;pic18f4620.h: 901: unsigned LA4 :1;
[; ;pic18f4620.h: 902: unsigned LA5 :1;
[; ;pic18f4620.h: 903: unsigned LA6 :1;
[; ;pic18f4620.h: 904: unsigned LA7 :1;
[; ;pic18f4620.h: 905: };
[; ;pic18f4620.h: 906: } LATAbits_t;
[; ;pic18f4620.h: 907: extern volatile LATAbits_t LATAbits __attribute__((address(0xF89)));
[; ;pic18f4620.h: 992: extern volatile unsigned char LATB __attribute__((address(0xF8A)));
"994
[; ;pic18f4620.h: 994: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4620.h: 997: typedef union {
[; ;pic18f4620.h: 998: struct {
[; ;pic18f4620.h: 999: unsigned LATB0 :1;
[; ;pic18f4620.h: 1000: unsigned LATB1 :1;
[; ;pic18f4620.h: 1001: unsigned LATB2 :1;
[; ;pic18f4620.h: 1002: unsigned LATB3 :1;
[; ;pic18f4620.h: 1003: unsigned LATB4 :1;
[; ;pic18f4620.h: 1004: unsigned LATB5 :1;
[; ;pic18f4620.h: 1005: unsigned LATB6 :1;
[; ;pic18f4620.h: 1006: unsigned LATB7 :1;
[; ;pic18f4620.h: 1007: };
[; ;pic18f4620.h: 1008: struct {
[; ;pic18f4620.h: 1009: unsigned LB0 :1;
[; ;pic18f4620.h: 1010: unsigned LB1 :1;
[; ;pic18f4620.h: 1011: unsigned LB2 :1;
[; ;pic18f4620.h: 1012: unsigned LB3 :1;
[; ;pic18f4620.h: 1013: unsigned LB4 :1;
[; ;pic18f4620.h: 1014: unsigned LB5 :1;
[; ;pic18f4620.h: 1015: unsigned LB6 :1;
[; ;pic18f4620.h: 1016: unsigned LB7 :1;
[; ;pic18f4620.h: 1017: };
[; ;pic18f4620.h: 1018: } LATBbits_t;
[; ;pic18f4620.h: 1019: extern volatile LATBbits_t LATBbits __attribute__((address(0xF8A)));
[; ;pic18f4620.h: 1104: extern volatile unsigned char LATC __attribute__((address(0xF8B)));
"1106
[; ;pic18f4620.h: 1106: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4620.h: 1109: typedef union {
[; ;pic18f4620.h: 1110: struct {
[; ;pic18f4620.h: 1111: unsigned LATC0 :1;
[; ;pic18f4620.h: 1112: unsigned LATC1 :1;
[; ;pic18f4620.h: 1113: unsigned LATC2 :1;
[; ;pic18f4620.h: 1114: unsigned LATC3 :1;
[; ;pic18f4620.h: 1115: unsigned LATC4 :1;
[; ;pic18f4620.h: 1116: unsigned LATC5 :1;
[; ;pic18f4620.h: 1117: unsigned LATC6 :1;
[; ;pic18f4620.h: 1118: unsigned LATC7 :1;
[; ;pic18f4620.h: 1119: };
[; ;pic18f4620.h: 1120: struct {
[; ;pic18f4620.h: 1121: unsigned LC0 :1;
[; ;pic18f4620.h: 1122: unsigned LC1 :1;
[; ;pic18f4620.h: 1123: unsigned LC2 :1;
[; ;pic18f4620.h: 1124: unsigned LC3 :1;
[; ;pic18f4620.h: 1125: unsigned LC4 :1;
[; ;pic18f4620.h: 1126: unsigned LC5 :1;
[; ;pic18f4620.h: 1127: unsigned LC6 :1;
[; ;pic18f4620.h: 1128: unsigned LC7 :1;
[; ;pic18f4620.h: 1129: };
[; ;pic18f4620.h: 1130: } LATCbits_t;
[; ;pic18f4620.h: 1131: extern volatile LATCbits_t LATCbits __attribute__((address(0xF8B)));
[; ;pic18f4620.h: 1216: extern volatile unsigned char LATD __attribute__((address(0xF8C)));
"1218
[; ;pic18f4620.h: 1218: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4620.h: 1221: typedef union {
[; ;pic18f4620.h: 1222: struct {
[; ;pic18f4620.h: 1223: unsigned LATD0 :1;
[; ;pic18f4620.h: 1224: unsigned LATD1 :1;
[; ;pic18f4620.h: 1225: unsigned LATD2 :1;
[; ;pic18f4620.h: 1226: unsigned LATD3 :1;
[; ;pic18f4620.h: 1227: unsigned LATD4 :1;
[; ;pic18f4620.h: 1228: unsigned LATD5 :1;
[; ;pic18f4620.h: 1229: unsigned LATD6 :1;
[; ;pic18f4620.h: 1230: unsigned LATD7 :1;
[; ;pic18f4620.h: 1231: };
[; ;pic18f4620.h: 1232: struct {
[; ;pic18f4620.h: 1233: unsigned LD0 :1;
[; ;pic18f4620.h: 1234: unsigned LD1 :1;
[; ;pic18f4620.h: 1235: unsigned LD2 :1;
[; ;pic18f4620.h: 1236: unsigned LD3 :1;
[; ;pic18f4620.h: 1237: unsigned LD4 :1;
[; ;pic18f4620.h: 1238: unsigned LD5 :1;
[; ;pic18f4620.h: 1239: unsigned LD6 :1;
[; ;pic18f4620.h: 1240: unsigned LD7 :1;
[; ;pic18f4620.h: 1241: };
[; ;pic18f4620.h: 1242: } LATDbits_t;
[; ;pic18f4620.h: 1243: extern volatile LATDbits_t LATDbits __attribute__((address(0xF8C)));
[; ;pic18f4620.h: 1328: extern volatile unsigned char LATE __attribute__((address(0xF8D)));
"1330
[; ;pic18f4620.h: 1330: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4620.h: 1333: typedef union {
[; ;pic18f4620.h: 1334: struct {
[; ;pic18f4620.h: 1335: unsigned LATE0 :1;
[; ;pic18f4620.h: 1336: unsigned LATE1 :1;
[; ;pic18f4620.h: 1337: unsigned LATE2 :1;
[; ;pic18f4620.h: 1338: };
[; ;pic18f4620.h: 1339: struct {
[; ;pic18f4620.h: 1340: unsigned LE0 :1;
[; ;pic18f4620.h: 1341: unsigned LE1 :1;
[; ;pic18f4620.h: 1342: unsigned LE2 :1;
[; ;pic18f4620.h: 1343: };
[; ;pic18f4620.h: 1344: } LATEbits_t;
[; ;pic18f4620.h: 1345: extern volatile LATEbits_t LATEbits __attribute__((address(0xF8D)));
[; ;pic18f4620.h: 1380: extern volatile unsigned char TRISA __attribute__((address(0xF92)));
"1382
[; ;pic18f4620.h: 1382: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4620.h: 1385: extern volatile unsigned char DDRA __attribute__((address(0xF92)));
"1387
[; ;pic18f4620.h: 1387: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4620.h: 1390: typedef union {
[; ;pic18f4620.h: 1391: struct {
[; ;pic18f4620.h: 1392: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1393: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1394: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1395: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1396: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1397: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1398: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1399: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1400: };
[; ;pic18f4620.h: 1401: struct {
[; ;pic18f4620.h: 1402: unsigned RA0 :1;
[; ;pic18f4620.h: 1403: unsigned RA1 :1;
[; ;pic18f4620.h: 1404: unsigned RA2 :1;
[; ;pic18f4620.h: 1405: unsigned RA3 :1;
[; ;pic18f4620.h: 1406: unsigned RA4 :1;
[; ;pic18f4620.h: 1407: unsigned RA5 :1;
[; ;pic18f4620.h: 1408: unsigned RA6 :1;
[; ;pic18f4620.h: 1409: unsigned RA7 :1;
[; ;pic18f4620.h: 1410: };
[; ;pic18f4620.h: 1411: } TRISAbits_t;
[; ;pic18f4620.h: 1412: extern volatile TRISAbits_t TRISAbits __attribute__((address(0xF92)));
[; ;pic18f4620.h: 1495: typedef union {
[; ;pic18f4620.h: 1496: struct {
[; ;pic18f4620.h: 1497: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1498: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1499: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1500: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1501: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1502: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1503: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1504: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1505: };
[; ;pic18f4620.h: 1506: struct {
[; ;pic18f4620.h: 1507: unsigned RA0 :1;
[; ;pic18f4620.h: 1508: unsigned RA1 :1;
[; ;pic18f4620.h: 1509: unsigned RA2 :1;
[; ;pic18f4620.h: 1510: unsigned RA3 :1;
[; ;pic18f4620.h: 1511: unsigned RA4 :1;
[; ;pic18f4620.h: 1512: unsigned RA5 :1;
[; ;pic18f4620.h: 1513: unsigned RA6 :1;
[; ;pic18f4620.h: 1514: unsigned RA7 :1;
[; ;pic18f4620.h: 1515: };
[; ;pic18f4620.h: 1516: } DDRAbits_t;
[; ;pic18f4620.h: 1517: extern volatile DDRAbits_t DDRAbits __attribute__((address(0xF92)));
[; ;pic18f4620.h: 1602: extern volatile unsigned char TRISB __attribute__((address(0xF93)));
"1604
[; ;pic18f4620.h: 1604: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4620.h: 1607: extern volatile unsigned char DDRB __attribute__((address(0xF93)));
"1609
[; ;pic18f4620.h: 1609: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4620.h: 1612: typedef union {
[; ;pic18f4620.h: 1613: struct {
[; ;pic18f4620.h: 1614: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1615: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1616: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1617: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1618: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1619: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1620: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1621: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1622: };
[; ;pic18f4620.h: 1623: struct {
[; ;pic18f4620.h: 1624: unsigned RB0 :1;
[; ;pic18f4620.h: 1625: unsigned RB1 :1;
[; ;pic18f4620.h: 1626: unsigned RB2 :1;
[; ;pic18f4620.h: 1627: unsigned RB3 :1;
[; ;pic18f4620.h: 1628: unsigned RB4 :1;
[; ;pic18f4620.h: 1629: unsigned RB5 :1;
[; ;pic18f4620.h: 1630: unsigned RB6 :1;
[; ;pic18f4620.h: 1631: unsigned RB7 :1;
[; ;pic18f4620.h: 1632: };
[; ;pic18f4620.h: 1633: } TRISBbits_t;
[; ;pic18f4620.h: 1634: extern volatile TRISBbits_t TRISBbits __attribute__((address(0xF93)));
[; ;pic18f4620.h: 1717: typedef union {
[; ;pic18f4620.h: 1718: struct {
[; ;pic18f4620.h: 1719: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1720: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1721: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1722: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1723: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1724: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1725: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1726: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1727: };
[; ;pic18f4620.h: 1728: struct {
[; ;pic18f4620.h: 1729: unsigned RB0 :1;
[; ;pic18f4620.h: 1730: unsigned RB1 :1;
[; ;pic18f4620.h: 1731: unsigned RB2 :1;
[; ;pic18f4620.h: 1732: unsigned RB3 :1;
[; ;pic18f4620.h: 1733: unsigned RB4 :1;
[; ;pic18f4620.h: 1734: unsigned RB5 :1;
[; ;pic18f4620.h: 1735: unsigned RB6 :1;
[; ;pic18f4620.h: 1736: unsigned RB7 :1;
[; ;pic18f4620.h: 1737: };
[; ;pic18f4620.h: 1738: } DDRBbits_t;
[; ;pic18f4620.h: 1739: extern volatile DDRBbits_t DDRBbits __attribute__((address(0xF93)));
[; ;pic18f4620.h: 1824: extern volatile unsigned char TRISC __attribute__((address(0xF94)));
"1826
[; ;pic18f4620.h: 1826: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4620.h: 1829: extern volatile unsigned char DDRC __attribute__((address(0xF94)));
"1831
[; ;pic18f4620.h: 1831: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4620.h: 1834: typedef union {
[; ;pic18f4620.h: 1835: struct {
[; ;pic18f4620.h: 1836: unsigned TRISC0 :1;
[; ;pic18f4620.h: 1837: unsigned TRISC1 :1;
[; ;pic18f4620.h: 1838: unsigned TRISC2 :1;
[; ;pic18f4620.h: 1839: unsigned TRISC3 :1;
[; ;pic18f4620.h: 1840: unsigned TRISC4 :1;
[; ;pic18f4620.h: 1841: unsigned TRISC5 :1;
[; ;pic18f4620.h: 1842: unsigned TRISC6 :1;
[; ;pic18f4620.h: 1843: unsigned TRISC7 :1;
[; ;pic18f4620.h: 1844: };
[; ;pic18f4620.h: 1845: struct {
[; ;pic18f4620.h: 1846: unsigned RC0 :1;
[; ;pic18f4620.h: 1847: unsigned RC1 :1;
[; ;pic18f4620.h: 1848: unsigned RC2 :1;
[; ;pic18f4620.h: 1849: unsigned RC3 :1;
[; ;pic18f4620.h: 1850: unsigned RC4 :1;
[; ;pic18f4620.h: 1851: unsigned RC5 :1;
[; ;pic18f4620.h: 1852: unsigned RC6 :1;
[; ;pic18f4620.h: 1853: unsigned RC7 :1;
[; ;pic18f4620.h: 1854: };
[; ;pic18f4620.h: 1855: } TRISCbits_t;
[; ;pic18f4620.h: 1856: extern volatile TRISCbits_t TRISCbits __attribute__((address(0xF94)));
[; ;pic18f4620.h: 1939: typedef union {
[; ;pic18f4620.h: 1940: struct {
[; ;pic18f4620.h: 1941: unsigned TRISC0 :1;
[; ;pic18f4620.h: 1942: unsigned TRISC1 :1;
[; ;pic18f4620.h: 1943: unsigned TRISC2 :1;
[; ;pic18f4620.h: 1944: unsigned TRISC3 :1;
[; ;pic18f4620.h: 1945: unsigned TRISC4 :1;
[; ;pic18f4620.h: 1946: unsigned TRISC5 :1;
[; ;pic18f4620.h: 1947: unsigned TRISC6 :1;
[; ;pic18f4620.h: 1948: unsigned TRISC7 :1;
[; ;pic18f4620.h: 1949: };
[; ;pic18f4620.h: 1950: struct {
[; ;pic18f4620.h: 1951: unsigned RC0 :1;
[; ;pic18f4620.h: 1952: unsigned RC1 :1;
[; ;pic18f4620.h: 1953: unsigned RC2 :1;
[; ;pic18f4620.h: 1954: unsigned RC3 :1;
[; ;pic18f4620.h: 1955: unsigned RC4 :1;
[; ;pic18f4620.h: 1956: unsigned RC5 :1;
[; ;pic18f4620.h: 1957: unsigned RC6 :1;
[; ;pic18f4620.h: 1958: unsigned RC7 :1;
[; ;pic18f4620.h: 1959: };
[; ;pic18f4620.h: 1960: } DDRCbits_t;
[; ;pic18f4620.h: 1961: extern volatile DDRCbits_t DDRCbits __attribute__((address(0xF94)));
[; ;pic18f4620.h: 2046: extern volatile unsigned char TRISD __attribute__((address(0xF95)));
"2048
[; ;pic18f4620.h: 2048: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4620.h: 2051: extern volatile unsigned char DDRD __attribute__((address(0xF95)));
"2053
[; ;pic18f4620.h: 2053: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4620.h: 2056: typedef union {
[; ;pic18f4620.h: 2057: struct {
[; ;pic18f4620.h: 2058: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2059: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2060: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2061: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2062: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2063: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2064: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2065: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2066: };
[; ;pic18f4620.h: 2067: struct {
[; ;pic18f4620.h: 2068: unsigned RD0 :1;
[; ;pic18f4620.h: 2069: unsigned RD1 :1;
[; ;pic18f4620.h: 2070: unsigned RD2 :1;
[; ;pic18f4620.h: 2071: unsigned RD3 :1;
[; ;pic18f4620.h: 2072: unsigned RD4 :1;
[; ;pic18f4620.h: 2073: unsigned RD5 :1;
[; ;pic18f4620.h: 2074: unsigned RD6 :1;
[; ;pic18f4620.h: 2075: unsigned RD7 :1;
[; ;pic18f4620.h: 2076: };
[; ;pic18f4620.h: 2077: } TRISDbits_t;
[; ;pic18f4620.h: 2078: extern volatile TRISDbits_t TRISDbits __attribute__((address(0xF95)));
[; ;pic18f4620.h: 2161: typedef union {
[; ;pic18f4620.h: 2162: struct {
[; ;pic18f4620.h: 2163: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2164: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2165: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2166: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2167: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2168: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2169: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2170: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2171: };
[; ;pic18f4620.h: 2172: struct {
[; ;pic18f4620.h: 2173: unsigned RD0 :1;
[; ;pic18f4620.h: 2174: unsigned RD1 :1;
[; ;pic18f4620.h: 2175: unsigned RD2 :1;
[; ;pic18f4620.h: 2176: unsigned RD3 :1;
[; ;pic18f4620.h: 2177: unsigned RD4 :1;
[; ;pic18f4620.h: 2178: unsigned RD5 :1;
[; ;pic18f4620.h: 2179: unsigned RD6 :1;
[; ;pic18f4620.h: 2180: unsigned RD7 :1;
[; ;pic18f4620.h: 2181: };
[; ;pic18f4620.h: 2182: } DDRDbits_t;
[; ;pic18f4620.h: 2183: extern volatile DDRDbits_t DDRDbits __attribute__((address(0xF95)));
[; ;pic18f4620.h: 2268: extern volatile unsigned char TRISE __attribute__((address(0xF96)));
"2270
[; ;pic18f4620.h: 2270: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4620.h: 2273: extern volatile unsigned char DDRE __attribute__((address(0xF96)));
"2275
[; ;pic18f4620.h: 2275: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4620.h: 2278: typedef union {
[; ;pic18f4620.h: 2279: struct {
[; ;pic18f4620.h: 2280: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2281: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2282: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2283: unsigned :1;
[; ;pic18f4620.h: 2284: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2285: unsigned IBOV :1;
[; ;pic18f4620.h: 2286: unsigned OBF :1;
[; ;pic18f4620.h: 2287: unsigned IBF :1;
[; ;pic18f4620.h: 2288: };
[; ;pic18f4620.h: 2289: struct {
[; ;pic18f4620.h: 2290: unsigned RE0 :1;
[; ;pic18f4620.h: 2291: unsigned RE1 :1;
[; ;pic18f4620.h: 2292: unsigned RE2 :1;
[; ;pic18f4620.h: 2293: unsigned RE3 :1;
[; ;pic18f4620.h: 2294: };
[; ;pic18f4620.h: 2295: } TRISEbits_t;
[; ;pic18f4620.h: 2296: extern volatile TRISEbits_t TRISEbits __attribute__((address(0xF96)));
[; ;pic18f4620.h: 2354: typedef union {
[; ;pic18f4620.h: 2355: struct {
[; ;pic18f4620.h: 2356: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2357: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2358: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2359: unsigned :1;
[; ;pic18f4620.h: 2360: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2361: unsigned IBOV :1;
[; ;pic18f4620.h: 2362: unsigned OBF :1;
[; ;pic18f4620.h: 2363: unsigned IBF :1;
[; ;pic18f4620.h: 2364: };
[; ;pic18f4620.h: 2365: struct {
[; ;pic18f4620.h: 2366: unsigned RE0 :1;
[; ;pic18f4620.h: 2367: unsigned RE1 :1;
[; ;pic18f4620.h: 2368: unsigned RE2 :1;
[; ;pic18f4620.h: 2369: unsigned RE3 :1;
[; ;pic18f4620.h: 2370: };
[; ;pic18f4620.h: 2371: } DDREbits_t;
[; ;pic18f4620.h: 2372: extern volatile DDREbits_t DDREbits __attribute__((address(0xF96)));
[; ;pic18f4620.h: 2432: extern volatile unsigned char OSCTUNE __attribute__((address(0xF9B)));
"2434
[; ;pic18f4620.h: 2434: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4620.h: 2437: typedef union {
[; ;pic18f4620.h: 2438: struct {
[; ;pic18f4620.h: 2439: unsigned TUN :5;
[; ;pic18f4620.h: 2440: unsigned :1;
[; ;pic18f4620.h: 2441: unsigned PLLEN :1;
[; ;pic18f4620.h: 2442: unsigned INTSRC :1;
[; ;pic18f4620.h: 2443: };
[; ;pic18f4620.h: 2444: struct {
[; ;pic18f4620.h: 2445: unsigned TUN0 :1;
[; ;pic18f4620.h: 2446: unsigned TUN1 :1;
[; ;pic18f4620.h: 2447: unsigned TUN2 :1;
[; ;pic18f4620.h: 2448: unsigned TUN3 :1;
[; ;pic18f4620.h: 2449: unsigned TUN4 :1;
[; ;pic18f4620.h: 2450: };
[; ;pic18f4620.h: 2451: } OSCTUNEbits_t;
[; ;pic18f4620.h: 2452: extern volatile OSCTUNEbits_t OSCTUNEbits __attribute__((address(0xF9B)));
[; ;pic18f4620.h: 2497: extern volatile unsigned char PIE1 __attribute__((address(0xF9D)));
"2499
[; ;pic18f4620.h: 2499: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4620.h: 2502: typedef union {
[; ;pic18f4620.h: 2503: struct {
[; ;pic18f4620.h: 2504: unsigned TMR1IE :1;
[; ;pic18f4620.h: 2505: unsigned TMR2IE :1;
[; ;pic18f4620.h: 2506: unsigned CCP1IE :1;
[; ;pic18f4620.h: 2507: unsigned SSPIE :1;
[; ;pic18f4620.h: 2508: unsigned TXIE :1;
[; ;pic18f4620.h: 2509: unsigned RCIE :1;
[; ;pic18f4620.h: 2510: unsigned ADIE :1;
[; ;pic18f4620.h: 2511: unsigned PSPIE :1;
[; ;pic18f4620.h: 2512: };
[; ;pic18f4620.h: 2513: struct {
[; ;pic18f4620.h: 2514: unsigned :4;
[; ;pic18f4620.h: 2515: unsigned TX1IE :1;
[; ;pic18f4620.h: 2516: unsigned RC1IE :1;
[; ;pic18f4620.h: 2517: };
[; ;pic18f4620.h: 2518: } PIE1bits_t;
[; ;pic18f4620.h: 2519: extern volatile PIE1bits_t PIE1bits __attribute__((address(0xF9D)));
[; ;pic18f4620.h: 2574: extern volatile unsigned char PIR1 __attribute__((address(0xF9E)));
"2576
[; ;pic18f4620.h: 2576: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4620.h: 2579: typedef union {
[; ;pic18f4620.h: 2580: struct {
[; ;pic18f4620.h: 2581: unsigned TMR1IF :1;
[; ;pic18f4620.h: 2582: unsigned TMR2IF :1;
[; ;pic18f4620.h: 2583: unsigned CCP1IF :1;
[; ;pic18f4620.h: 2584: unsigned SSPIF :1;
[; ;pic18f4620.h: 2585: unsigned TXIF :1;
[; ;pic18f4620.h: 2586: unsigned RCIF :1;
[; ;pic18f4620.h: 2587: unsigned ADIF :1;
[; ;pic18f4620.h: 2588: unsigned PSPIF :1;
[; ;pic18f4620.h: 2589: };
[; ;pic18f4620.h: 2590: struct {
[; ;pic18f4620.h: 2591: unsigned :4;
[; ;pic18f4620.h: 2592: unsigned TX1IF :1;
[; ;pic18f4620.h: 2593: unsigned RC1IF :1;
[; ;pic18f4620.h: 2594: };
[; ;pic18f4620.h: 2595: } PIR1bits_t;
[; ;pic18f4620.h: 2596: extern volatile PIR1bits_t PIR1bits __attribute__((address(0xF9E)));
[; ;pic18f4620.h: 2651: extern volatile unsigned char IPR1 __attribute__((address(0xF9F)));
"2653
[; ;pic18f4620.h: 2653: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4620.h: 2656: typedef union {
[; ;pic18f4620.h: 2657: struct {
[; ;pic18f4620.h: 2658: unsigned TMR1IP :1;
[; ;pic18f4620.h: 2659: unsigned TMR2IP :1;
[; ;pic18f4620.h: 2660: unsigned CCP1IP :1;
[; ;pic18f4620.h: 2661: unsigned SSPIP :1;
[; ;pic18f4620.h: 2662: unsigned TXIP :1;
[; ;pic18f4620.h: 2663: unsigned RCIP :1;
[; ;pic18f4620.h: 2664: unsigned ADIP :1;
[; ;pic18f4620.h: 2665: unsigned PSPIP :1;
[; ;pic18f4620.h: 2666: };
[; ;pic18f4620.h: 2667: struct {
[; ;pic18f4620.h: 2668: unsigned :4;
[; ;pic18f4620.h: 2669: unsigned TX1IP :1;
[; ;pic18f4620.h: 2670: unsigned RC1IP :1;
[; ;pic18f4620.h: 2671: };
[; ;pic18f4620.h: 2672: } IPR1bits_t;
[; ;pic18f4620.h: 2673: extern volatile IPR1bits_t IPR1bits __attribute__((address(0xF9F)));
[; ;pic18f4620.h: 2728: extern volatile unsigned char PIE2 __attribute__((address(0xFA0)));
"2730
[; ;pic18f4620.h: 2730: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4620.h: 2733: typedef union {
[; ;pic18f4620.h: 2734: struct {
[; ;pic18f4620.h: 2735: unsigned CCP2IE :1;
[; ;pic18f4620.h: 2736: unsigned TMR3IE :1;
[; ;pic18f4620.h: 2737: unsigned HLVDIE :1;
[; ;pic18f4620.h: 2738: unsigned BCLIE :1;
[; ;pic18f4620.h: 2739: unsigned EEIE :1;
[; ;pic18f4620.h: 2740: unsigned :1;
[; ;pic18f4620.h: 2741: unsigned CMIE :1;
[; ;pic18f4620.h: 2742: unsigned OSCFIE :1;
[; ;pic18f4620.h: 2743: };
[; ;pic18f4620.h: 2744: struct {
[; ;pic18f4620.h: 2745: unsigned :2;
[; ;pic18f4620.h: 2746: unsigned LVDIE :1;
[; ;pic18f4620.h: 2747: };
[; ;pic18f4620.h: 2748: } PIE2bits_t;
[; ;pic18f4620.h: 2749: extern volatile PIE2bits_t PIE2bits __attribute__((address(0xFA0)));
[; ;pic18f4620.h: 2794: extern volatile unsigned char PIR2 __attribute__((address(0xFA1)));
"2796
[; ;pic18f4620.h: 2796: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4620.h: 2799: typedef union {
[; ;pic18f4620.h: 2800: struct {
[; ;pic18f4620.h: 2801: unsigned CCP2IF :1;
[; ;pic18f4620.h: 2802: unsigned TMR3IF :1;
[; ;pic18f4620.h: 2803: unsigned HLVDIF :1;
[; ;pic18f4620.h: 2804: unsigned BCLIF :1;
[; ;pic18f4620.h: 2805: unsigned EEIF :1;
[; ;pic18f4620.h: 2806: unsigned :1;
[; ;pic18f4620.h: 2807: unsigned CMIF :1;
[; ;pic18f4620.h: 2808: unsigned OSCFIF :1;
[; ;pic18f4620.h: 2809: };
[; ;pic18f4620.h: 2810: struct {
[; ;pic18f4620.h: 2811: unsigned :2;
[; ;pic18f4620.h: 2812: unsigned LVDIF :1;
[; ;pic18f4620.h: 2813: };
[; ;pic18f4620.h: 2814: } PIR2bits_t;
[; ;pic18f4620.h: 2815: extern volatile PIR2bits_t PIR2bits __attribute__((address(0xFA1)));
[; ;pic18f4620.h: 2860: extern volatile unsigned char IPR2 __attribute__((address(0xFA2)));
"2862
[; ;pic18f4620.h: 2862: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4620.h: 2865: typedef union {
[; ;pic18f4620.h: 2866: struct {
[; ;pic18f4620.h: 2867: unsigned CCP2IP :1;
[; ;pic18f4620.h: 2868: unsigned TMR3IP :1;
[; ;pic18f4620.h: 2869: unsigned HLVDIP :1;
[; ;pic18f4620.h: 2870: unsigned BCLIP :1;
[; ;pic18f4620.h: 2871: unsigned EEIP :1;
[; ;pic18f4620.h: 2872: unsigned :1;
[; ;pic18f4620.h: 2873: unsigned CMIP :1;
[; ;pic18f4620.h: 2874: unsigned OSCFIP :1;
[; ;pic18f4620.h: 2875: };
[; ;pic18f4620.h: 2876: struct {
[; ;pic18f4620.h: 2877: unsigned :2;
[; ;pic18f4620.h: 2878: unsigned LVDIP :1;
[; ;pic18f4620.h: 2879: };
[; ;pic18f4620.h: 2880: } IPR2bits_t;
[; ;pic18f4620.h: 2881: extern volatile IPR2bits_t IPR2bits __attribute__((address(0xFA2)));
[; ;pic18f4620.h: 2926: extern volatile unsigned char EECON1 __attribute__((address(0xFA6)));
"2928
[; ;pic18f4620.h: 2928: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4620.h: 2931: typedef union {
[; ;pic18f4620.h: 2932: struct {
[; ;pic18f4620.h: 2933: unsigned RD :1;
[; ;pic18f4620.h: 2934: unsigned WR :1;
[; ;pic18f4620.h: 2935: unsigned WREN :1;
[; ;pic18f4620.h: 2936: unsigned WRERR :1;
[; ;pic18f4620.h: 2937: unsigned FREE :1;
[; ;pic18f4620.h: 2938: unsigned :1;
[; ;pic18f4620.h: 2939: unsigned CFGS :1;
[; ;pic18f4620.h: 2940: unsigned EEPGD :1;
[; ;pic18f4620.h: 2941: };
[; ;pic18f4620.h: 2942: struct {
[; ;pic18f4620.h: 2943: unsigned :6;
[; ;pic18f4620.h: 2944: unsigned EEFS :1;
[; ;pic18f4620.h: 2945: };
[; ;pic18f4620.h: 2946: } EECON1bits_t;
[; ;pic18f4620.h: 2947: extern volatile EECON1bits_t EECON1bits __attribute__((address(0xFA6)));
[; ;pic18f4620.h: 2992: extern volatile unsigned char EECON2 __attribute__((address(0xFA7)));
"2994
[; ;pic18f4620.h: 2994: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4620.h: 2999: extern volatile unsigned char EEDATA __attribute__((address(0xFA8)));
"3001
[; ;pic18f4620.h: 3001: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4620.h: 3006: extern volatile unsigned char EEADR __attribute__((address(0xFA9)));
"3008
[; ;pic18f4620.h: 3008: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4620.h: 3013: extern volatile unsigned char EEADRH __attribute__((address(0xFAA)));
"3015
[; ;pic18f4620.h: 3015: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f4620.h: 3020: extern volatile unsigned char RCSTA __attribute__((address(0xFAB)));
"3022
[; ;pic18f4620.h: 3022: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4620.h: 3025: extern volatile unsigned char RCSTA1 __attribute__((address(0xFAB)));
"3027
[; ;pic18f4620.h: 3027: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4620.h: 3030: typedef union {
[; ;pic18f4620.h: 3031: struct {
[; ;pic18f4620.h: 3032: unsigned RX9D :1;
[; ;pic18f4620.h: 3033: unsigned OERR :1;
[; ;pic18f4620.h: 3034: unsigned FERR :1;
[; ;pic18f4620.h: 3035: unsigned ADDEN :1;
[; ;pic18f4620.h: 3036: unsigned CREN :1;
[; ;pic18f4620.h: 3037: unsigned SREN :1;
[; ;pic18f4620.h: 3038: unsigned RX9 :1;
[; ;pic18f4620.h: 3039: unsigned SPEN :1;
[; ;pic18f4620.h: 3040: };
[; ;pic18f4620.h: 3041: struct {
[; ;pic18f4620.h: 3042: unsigned :3;
[; ;pic18f4620.h: 3043: unsigned ADEN :1;
[; ;pic18f4620.h: 3044: };
[; ;pic18f4620.h: 3045: struct {
[; ;pic18f4620.h: 3046: unsigned :5;
[; ;pic18f4620.h: 3047: unsigned SRENA :1;
[; ;pic18f4620.h: 3048: };
[; ;pic18f4620.h: 3049: struct {
[; ;pic18f4620.h: 3050: unsigned :6;
[; ;pic18f4620.h: 3051: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3052: };
[; ;pic18f4620.h: 3053: struct {
[; ;pic18f4620.h: 3054: unsigned :6;
[; ;pic18f4620.h: 3055: unsigned RC9 :1;
[; ;pic18f4620.h: 3056: };
[; ;pic18f4620.h: 3057: struct {
[; ;pic18f4620.h: 3058: unsigned RCD8 :1;
[; ;pic18f4620.h: 3059: };
[; ;pic18f4620.h: 3060: } RCSTAbits_t;
[; ;pic18f4620.h: 3061: extern volatile RCSTAbits_t RCSTAbits __attribute__((address(0xFAB)));
[; ;pic18f4620.h: 3129: typedef union {
[; ;pic18f4620.h: 3130: struct {
[; ;pic18f4620.h: 3131: unsigned RX9D :1;
[; ;pic18f4620.h: 3132: unsigned OERR :1;
[; ;pic18f4620.h: 3133: unsigned FERR :1;
[; ;pic18f4620.h: 3134: unsigned ADDEN :1;
[; ;pic18f4620.h: 3135: unsigned CREN :1;
[; ;pic18f4620.h: 3136: unsigned SREN :1;
[; ;pic18f4620.h: 3137: unsigned RX9 :1;
[; ;pic18f4620.h: 3138: unsigned SPEN :1;
[; ;pic18f4620.h: 3139: };
[; ;pic18f4620.h: 3140: struct {
[; ;pic18f4620.h: 3141: unsigned :3;
[; ;pic18f4620.h: 3142: unsigned ADEN :1;
[; ;pic18f4620.h: 3143: };
[; ;pic18f4620.h: 3144: struct {
[; ;pic18f4620.h: 3145: unsigned :5;
[; ;pic18f4620.h: 3146: unsigned SRENA :1;
[; ;pic18f4620.h: 3147: };
[; ;pic18f4620.h: 3148: struct {
[; ;pic18f4620.h: 3149: unsigned :6;
[; ;pic18f4620.h: 3150: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3151: };
[; ;pic18f4620.h: 3152: struct {
[; ;pic18f4620.h: 3153: unsigned :6;
[; ;pic18f4620.h: 3154: unsigned RC9 :1;
[; ;pic18f4620.h: 3155: };
[; ;pic18f4620.h: 3156: struct {
[; ;pic18f4620.h: 3157: unsigned RCD8 :1;
[; ;pic18f4620.h: 3158: };
[; ;pic18f4620.h: 3159: } RCSTA1bits_t;
[; ;pic18f4620.h: 3160: extern volatile RCSTA1bits_t RCSTA1bits __attribute__((address(0xFAB)));
[; ;pic18f4620.h: 3230: extern volatile unsigned char TXSTA __attribute__((address(0xFAC)));
"3232
[; ;pic18f4620.h: 3232: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4620.h: 3235: extern volatile unsigned char TXSTA1 __attribute__((address(0xFAC)));
"3237
[; ;pic18f4620.h: 3237: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4620.h: 3240: typedef union {
[; ;pic18f4620.h: 3241: struct {
[; ;pic18f4620.h: 3242: unsigned TX9D :1;
[; ;pic18f4620.h: 3243: unsigned TRMT :1;
[; ;pic18f4620.h: 3244: unsigned BRGH :1;
[; ;pic18f4620.h: 3245: unsigned SENDB :1;
[; ;pic18f4620.h: 3246: unsigned SYNC :1;
[; ;pic18f4620.h: 3247: unsigned TXEN :1;
[; ;pic18f4620.h: 3248: unsigned TX9 :1;
[; ;pic18f4620.h: 3249: unsigned CSRC :1;
[; ;pic18f4620.h: 3250: };
[; ;pic18f4620.h: 3251: struct {
[; ;pic18f4620.h: 3252: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3253: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3254: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3255: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3256: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3257: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3258: unsigned TX91 :1;
[; ;pic18f4620.h: 3259: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3260: };
[; ;pic18f4620.h: 3261: struct {
[; ;pic18f4620.h: 3262: unsigned :6;
[; ;pic18f4620.h: 3263: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3264: };
[; ;pic18f4620.h: 3265: struct {
[; ;pic18f4620.h: 3266: unsigned TXD8 :1;
[; ;pic18f4620.h: 3267: };
[; ;pic18f4620.h: 3268: } TXSTAbits_t;
[; ;pic18f4620.h: 3269: extern volatile TXSTAbits_t TXSTAbits __attribute__((address(0xFAC)));
[; ;pic18f4620.h: 3362: typedef union {
[; ;pic18f4620.h: 3363: struct {
[; ;pic18f4620.h: 3364: unsigned TX9D :1;
[; ;pic18f4620.h: 3365: unsigned TRMT :1;
[; ;pic18f4620.h: 3366: unsigned BRGH :1;
[; ;pic18f4620.h: 3367: unsigned SENDB :1;
[; ;pic18f4620.h: 3368: unsigned SYNC :1;
[; ;pic18f4620.h: 3369: unsigned TXEN :1;
[; ;pic18f4620.h: 3370: unsigned TX9 :1;
[; ;pic18f4620.h: 3371: unsigned CSRC :1;
[; ;pic18f4620.h: 3372: };
[; ;pic18f4620.h: 3373: struct {
[; ;pic18f4620.h: 3374: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3375: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3376: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3377: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3378: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3379: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3380: unsigned TX91 :1;
[; ;pic18f4620.h: 3381: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3382: };
[; ;pic18f4620.h: 3383: struct {
[; ;pic18f4620.h: 3384: unsigned :6;
[; ;pic18f4620.h: 3385: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3386: };
[; ;pic18f4620.h: 3387: struct {
[; ;pic18f4620.h: 3388: unsigned TXD8 :1;
[; ;pic18f4620.h: 3389: };
[; ;pic18f4620.h: 3390: } TXSTA1bits_t;
[; ;pic18f4620.h: 3391: extern volatile TXSTA1bits_t TXSTA1bits __attribute__((address(0xFAC)));
[; ;pic18f4620.h: 3486: extern volatile unsigned char TXREG __attribute__((address(0xFAD)));
"3488
[; ;pic18f4620.h: 3488: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4620.h: 3491: extern volatile unsigned char TXREG1 __attribute__((address(0xFAD)));
"3493
[; ;pic18f4620.h: 3493: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4620.h: 3498: extern volatile unsigned char RCREG __attribute__((address(0xFAE)));
"3500
[; ;pic18f4620.h: 3500: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4620.h: 3503: extern volatile unsigned char RCREG1 __attribute__((address(0xFAE)));
"3505
[; ;pic18f4620.h: 3505: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4620.h: 3510: extern volatile unsigned char SPBRG __attribute__((address(0xFAF)));
"3512
[; ;pic18f4620.h: 3512: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4620.h: 3515: extern volatile unsigned char SPBRG1 __attribute__((address(0xFAF)));
"3517
[; ;pic18f4620.h: 3517: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4620.h: 3522: extern volatile unsigned char SPBRGH __attribute__((address(0xFB0)));
"3524
[; ;pic18f4620.h: 3524: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4620.h: 3529: extern volatile unsigned char T3CON __attribute__((address(0xFB1)));
"3531
[; ;pic18f4620.h: 3531: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4620.h: 3534: typedef union {
[; ;pic18f4620.h: 3535: struct {
[; ;pic18f4620.h: 3536: unsigned :2;
[; ;pic18f4620.h: 3537: unsigned NOT_T3SYNC :1;
[; ;pic18f4620.h: 3538: };
[; ;pic18f4620.h: 3539: struct {
[; ;pic18f4620.h: 3540: unsigned TMR3ON :1;
[; ;pic18f4620.h: 3541: unsigned TMR3CS :1;
[; ;pic18f4620.h: 3542: unsigned nT3SYNC :1;
[; ;pic18f4620.h: 3543: unsigned T3CCP1 :1;
[; ;pic18f4620.h: 3544: unsigned T3CKPS :2;
[; ;pic18f4620.h: 3545: unsigned T3CCP2 :1;
[; ;pic18f4620.h: 3546: unsigned RD16 :1;
[; ;pic18f4620.h: 3547: };
[; ;pic18f4620.h: 3548: struct {
[; ;pic18f4620.h: 3549: unsigned :2;
[; ;pic18f4620.h: 3550: unsigned T3SYNC :1;
[; ;pic18f4620.h: 3551: unsigned :1;
[; ;pic18f4620.h: 3552: unsigned T3CKPS0 :1;
[; ;pic18f4620.h: 3553: unsigned T3CKPS1 :1;
[; ;pic18f4620.h: 3554: };
[; ;pic18f4620.h: 3555: struct {
[; ;pic18f4620.h: 3556: unsigned :3;
[; ;pic18f4620.h: 3557: unsigned SOSCEN3 :1;
[; ;pic18f4620.h: 3558: unsigned :3;
[; ;pic18f4620.h: 3559: unsigned RD163 :1;
[; ;pic18f4620.h: 3560: };
[; ;pic18f4620.h: 3561: struct {
[; ;pic18f4620.h: 3562: unsigned :7;
[; ;pic18f4620.h: 3563: unsigned T3RD16 :1;
[; ;pic18f4620.h: 3564: };
[; ;pic18f4620.h: 3565: } T3CONbits_t;
[; ;pic18f4620.h: 3566: extern volatile T3CONbits_t T3CONbits __attribute__((address(0xFB1)));
[; ;pic18f4620.h: 3641: extern volatile unsigned short TMR3 __attribute__((address(0xFB2)));
"3643
[; ;pic18f4620.h: 3643: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4620.h: 3648: extern volatile unsigned char TMR3L __attribute__((address(0xFB2)));
"3650
[; ;pic18f4620.h: 3650: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4620.h: 3655: extern volatile unsigned char TMR3H __attribute__((address(0xFB3)));
"3657
[; ;pic18f4620.h: 3657: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4620.h: 3662: extern volatile unsigned char CMCON __attribute__((address(0xFB4)));
"3664
[; ;pic18f4620.h: 3664: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4620.h: 3667: typedef union {
[; ;pic18f4620.h: 3668: struct {
[; ;pic18f4620.h: 3669: unsigned CM :3;
[; ;pic18f4620.h: 3670: unsigned CIS :1;
[; ;pic18f4620.h: 3671: unsigned C1INV :1;
[; ;pic18f4620.h: 3672: unsigned C2INV :1;
[; ;pic18f4620.h: 3673: unsigned C1OUT :1;
[; ;pic18f4620.h: 3674: unsigned C2OUT :1;
[; ;pic18f4620.h: 3675: };
[; ;pic18f4620.h: 3676: struct {
[; ;pic18f4620.h: 3677: unsigned CM0 :1;
[; ;pic18f4620.h: 3678: unsigned CM1 :1;
[; ;pic18f4620.h: 3679: unsigned CM2 :1;
[; ;pic18f4620.h: 3680: };
[; ;pic18f4620.h: 3681: struct {
[; ;pic18f4620.h: 3682: unsigned CMEN0 :1;
[; ;pic18f4620.h: 3683: unsigned CMEN1 :1;
[; ;pic18f4620.h: 3684: unsigned CMEN2 :1;
[; ;pic18f4620.h: 3685: };
[; ;pic18f4620.h: 3686: } CMCONbits_t;
[; ;pic18f4620.h: 3687: extern volatile CMCONbits_t CMCONbits __attribute__((address(0xFB4)));
[; ;pic18f4620.h: 3752: extern volatile unsigned char CVRCON __attribute__((address(0xFB5)));
"3754
[; ;pic18f4620.h: 3754: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4620.h: 3757: typedef union {
[; ;pic18f4620.h: 3758: struct {
[; ;pic18f4620.h: 3759: unsigned CVR :4;
[; ;pic18f4620.h: 3760: unsigned CVRSS :1;
[; ;pic18f4620.h: 3761: unsigned CVRR :1;
[; ;pic18f4620.h: 3762: unsigned CVROE :1;
[; ;pic18f4620.h: 3763: unsigned CVREN :1;
[; ;pic18f4620.h: 3764: };
[; ;pic18f4620.h: 3765: struct {
[; ;pic18f4620.h: 3766: unsigned CVR0 :1;
[; ;pic18f4620.h: 3767: unsigned CVR1 :1;
[; ;pic18f4620.h: 3768: unsigned CVR2 :1;
[; ;pic18f4620.h: 3769: unsigned CVR3 :1;
[; ;pic18f4620.h: 3770: };
[; ;pic18f4620.h: 3771: struct {
[; ;pic18f4620.h: 3772: unsigned :6;
[; ;pic18f4620.h: 3773: unsigned CVROEN :1;
[; ;pic18f4620.h: 3774: };
[; ;pic18f4620.h: 3775: } CVRCONbits_t;
[; ;pic18f4620.h: 3776: extern volatile CVRCONbits_t CVRCONbits __attribute__((address(0xFB5)));
[; ;pic18f4620.h: 3831: extern volatile unsigned char ECCP1AS __attribute__((address(0xFB6)));
"3833
[; ;pic18f4620.h: 3833: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4620.h: 3836: typedef union {
[; ;pic18f4620.h: 3837: struct {
[; ;pic18f4620.h: 3838: unsigned PSSBD :2;
[; ;pic18f4620.h: 3839: unsigned PSSAC :2;
[; ;pic18f4620.h: 3840: unsigned ECCPAS :3;
[; ;pic18f4620.h: 3841: unsigned ECCPASE :1;
[; ;pic18f4620.h: 3842: };
[; ;pic18f4620.h: 3843: struct {
[; ;pic18f4620.h: 3844: unsigned PSSBD0 :1;
[; ;pic18f4620.h: 3845: unsigned PSSBD1 :1;
[; ;pic18f4620.h: 3846: unsigned PSSAC0 :1;
[; ;pic18f4620.h: 3847: unsigned PSSAC1 :1;
[; ;pic18f4620.h: 3848: unsigned ECCPAS0 :1;
[; ;pic18f4620.h: 3849: unsigned ECCPAS1 :1;
[; ;pic18f4620.h: 3850: unsigned ECCPAS2 :1;
[; ;pic18f4620.h: 3851: };
[; ;pic18f4620.h: 3852: } ECCP1ASbits_t;
[; ;pic18f4620.h: 3853: extern volatile ECCP1ASbits_t ECCP1ASbits __attribute__((address(0xFB6)));
[; ;pic18f4620.h: 3913: extern volatile unsigned char PWM1CON __attribute__((address(0xFB7)));
"3915
[; ;pic18f4620.h: 3915: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4620.h: 3918: typedef union {
[; ;pic18f4620.h: 3919: struct {
[; ;pic18f4620.h: 3920: unsigned PDC :7;
[; ;pic18f4620.h: 3921: unsigned PRSEN :1;
[; ;pic18f4620.h: 3922: };
[; ;pic18f4620.h: 3923: struct {
[; ;pic18f4620.h: 3924: unsigned PDC0 :1;
[; ;pic18f4620.h: 3925: unsigned PDC1 :1;
[; ;pic18f4620.h: 3926: unsigned PDC2 :1;
[; ;pic18f4620.h: 3927: unsigned PDC3 :1;
[; ;pic18f4620.h: 3928: unsigned PDC4 :1;
[; ;pic18f4620.h: 3929: unsigned PDC5 :1;
[; ;pic18f4620.h: 3930: unsigned PDC6 :1;
[; ;pic18f4620.h: 3931: };
[; ;pic18f4620.h: 3932: } PWM1CONbits_t;
[; ;pic18f4620.h: 3933: extern volatile PWM1CONbits_t PWM1CONbits __attribute__((address(0xFB7)));
[; ;pic18f4620.h: 3983: extern volatile unsigned char BAUDCON __attribute__((address(0xFB8)));
"3985
[; ;pic18f4620.h: 3985: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4620.h: 3988: extern volatile unsigned char BAUDCTL __attribute__((address(0xFB8)));
"3990
[; ;pic18f4620.h: 3990: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4620.h: 3993: typedef union {
[; ;pic18f4620.h: 3994: struct {
[; ;pic18f4620.h: 3995: unsigned ABDEN :1;
[; ;pic18f4620.h: 3996: unsigned WUE :1;
[; ;pic18f4620.h: 3997: unsigned :1;
[; ;pic18f4620.h: 3998: unsigned BRG16 :1;
[; ;pic18f4620.h: 3999: unsigned TXCKP :1;
[; ;pic18f4620.h: 4000: unsigned RXDTP :1;
[; ;pic18f4620.h: 4001: unsigned RCIDL :1;
[; ;pic18f4620.h: 4002: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4003: };
[; ;pic18f4620.h: 4004: struct {
[; ;pic18f4620.h: 4005: unsigned :4;
[; ;pic18f4620.h: 4006: unsigned SCKP :1;
[; ;pic18f4620.h: 4007: unsigned RXCKP :1;
[; ;pic18f4620.h: 4008: unsigned RCMT :1;
[; ;pic18f4620.h: 4009: };
[; ;pic18f4620.h: 4010: struct {
[; ;pic18f4620.h: 4011: unsigned :1;
[; ;pic18f4620.h: 4012: unsigned W4E :1;
[; ;pic18f4620.h: 4013: };
[; ;pic18f4620.h: 4014: } BAUDCONbits_t;
[; ;pic18f4620.h: 4015: extern volatile BAUDCONbits_t BAUDCONbits __attribute__((address(0xFB8)));
[; ;pic18f4620.h: 4073: typedef union {
[; ;pic18f4620.h: 4074: struct {
[; ;pic18f4620.h: 4075: unsigned ABDEN :1;
[; ;pic18f4620.h: 4076: unsigned WUE :1;
[; ;pic18f4620.h: 4077: unsigned :1;
[; ;pic18f4620.h: 4078: unsigned BRG16 :1;
[; ;pic18f4620.h: 4079: unsigned TXCKP :1;
[; ;pic18f4620.h: 4080: unsigned RXDTP :1;
[; ;pic18f4620.h: 4081: unsigned RCIDL :1;
[; ;pic18f4620.h: 4082: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4083: };
[; ;pic18f4620.h: 4084: struct {
[; ;pic18f4620.h: 4085: unsigned :4;
[; ;pic18f4620.h: 4086: unsigned SCKP :1;
[; ;pic18f4620.h: 4087: unsigned RXCKP :1;
[; ;pic18f4620.h: 4088: unsigned RCMT :1;
[; ;pic18f4620.h: 4089: };
[; ;pic18f4620.h: 4090: struct {
[; ;pic18f4620.h: 4091: unsigned :1;
[; ;pic18f4620.h: 4092: unsigned W4E :1;
[; ;pic18f4620.h: 4093: };
[; ;pic18f4620.h: 4094: } BAUDCTLbits_t;
[; ;pic18f4620.h: 4095: extern volatile BAUDCTLbits_t BAUDCTLbits __attribute__((address(0xFB8)));
[; ;pic18f4620.h: 4155: extern volatile unsigned char CCP2CON __attribute__((address(0xFBA)));
"4157
[; ;pic18f4620.h: 4157: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4620.h: 4160: typedef union {
[; ;pic18f4620.h: 4161: struct {
[; ;pic18f4620.h: 4162: unsigned CCP2M :4;
[; ;pic18f4620.h: 4163: unsigned DC2B :2;
[; ;pic18f4620.h: 4164: };
[; ;pic18f4620.h: 4165: struct {
[; ;pic18f4620.h: 4166: unsigned CCP2M0 :1;
[; ;pic18f4620.h: 4167: unsigned CCP2M1 :1;
[; ;pic18f4620.h: 4168: unsigned CCP2M2 :1;
[; ;pic18f4620.h: 4169: unsigned CCP2M3 :1;
[; ;pic18f4620.h: 4170: unsigned CCP2Y :1;
[; ;pic18f4620.h: 4171: unsigned CCP2X :1;
[; ;pic18f4620.h: 4172: };
[; ;pic18f4620.h: 4173: struct {
[; ;pic18f4620.h: 4174: unsigned :4;
[; ;pic18f4620.h: 4175: unsigned DC2B0 :1;
[; ;pic18f4620.h: 4176: unsigned DC2B1 :1;
[; ;pic18f4620.h: 4177: };
[; ;pic18f4620.h: 4178: } CCP2CONbits_t;
[; ;pic18f4620.h: 4179: extern volatile CCP2CONbits_t CCP2CONbits __attribute__((address(0xFBA)));
[; ;pic18f4620.h: 4234: extern volatile unsigned short CCPR2 __attribute__((address(0xFBB)));
"4236
[; ;pic18f4620.h: 4236: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4620.h: 4241: extern volatile unsigned char CCPR2L __attribute__((address(0xFBB)));
"4243
[; ;pic18f4620.h: 4243: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4620.h: 4248: extern volatile unsigned char CCPR2H __attribute__((address(0xFBC)));
"4250
[; ;pic18f4620.h: 4250: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4620.h: 4255: extern volatile unsigned char CCP1CON __attribute__((address(0xFBD)));
"4257
[; ;pic18f4620.h: 4257: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4620.h: 4260: typedef union {
[; ;pic18f4620.h: 4261: struct {
[; ;pic18f4620.h: 4262: unsigned CCP1M :4;
[; ;pic18f4620.h: 4263: unsigned DC1B :2;
[; ;pic18f4620.h: 4264: unsigned P1M :2;
[; ;pic18f4620.h: 4265: };
[; ;pic18f4620.h: 4266: struct {
[; ;pic18f4620.h: 4267: unsigned CCP1M0 :1;
[; ;pic18f4620.h: 4268: unsigned CCP1M1 :1;
[; ;pic18f4620.h: 4269: unsigned CCP1M2 :1;
[; ;pic18f4620.h: 4270: unsigned CCP1M3 :1;
[; ;pic18f4620.h: 4271: unsigned CCP1Y :1;
[; ;pic18f4620.h: 4272: unsigned CCP1X :1;
[; ;pic18f4620.h: 4273: unsigned P1M0 :1;
[; ;pic18f4620.h: 4274: unsigned P1M1 :1;
[; ;pic18f4620.h: 4275: };
[; ;pic18f4620.h: 4276: struct {
[; ;pic18f4620.h: 4277: unsigned :4;
[; ;pic18f4620.h: 4278: unsigned DC1B0 :1;
[; ;pic18f4620.h: 4279: unsigned DC1B1 :1;
[; ;pic18f4620.h: 4280: };
[; ;pic18f4620.h: 4281: } CCP1CONbits_t;
[; ;pic18f4620.h: 4282: extern volatile CCP1CONbits_t CCP1CONbits __attribute__((address(0xFBD)));
[; ;pic18f4620.h: 4352: extern volatile unsigned short CCPR1 __attribute__((address(0xFBE)));
"4354
[; ;pic18f4620.h: 4354: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4620.h: 4359: extern volatile unsigned char CCPR1L __attribute__((address(0xFBE)));
"4361
[; ;pic18f4620.h: 4361: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4620.h: 4366: extern volatile unsigned char CCPR1H __attribute__((address(0xFBF)));
"4368
[; ;pic18f4620.h: 4368: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4620.h: 4373: extern volatile unsigned char ADCON2 __attribute__((address(0xFC0)));
"4375
[; ;pic18f4620.h: 4375: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4620.h: 4378: typedef union {
[; ;pic18f4620.h: 4379: struct {
[; ;pic18f4620.h: 4380: unsigned ADCS :3;
[; ;pic18f4620.h: 4381: unsigned ACQT :3;
[; ;pic18f4620.h: 4382: unsigned :1;
[; ;pic18f4620.h: 4383: unsigned ADFM :1;
[; ;pic18f4620.h: 4384: };
[; ;pic18f4620.h: 4385: struct {
[; ;pic18f4620.h: 4386: unsigned ADCS0 :1;
[; ;pic18f4620.h: 4387: unsigned ADCS1 :1;
[; ;pic18f4620.h: 4388: unsigned ADCS2 :1;
[; ;pic18f4620.h: 4389: unsigned ACQT0 :1;
[; ;pic18f4620.h: 4390: unsigned ACQT1 :1;
[; ;pic18f4620.h: 4391: unsigned ACQT2 :1;
[; ;pic18f4620.h: 4392: };
[; ;pic18f4620.h: 4393: } ADCON2bits_t;
[; ;pic18f4620.h: 4394: extern volatile ADCON2bits_t ADCON2bits __attribute__((address(0xFC0)));
[; ;pic18f4620.h: 4444: extern volatile unsigned char ADCON1 __attribute__((address(0xFC1)));
"4446
[; ;pic18f4620.h: 4446: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4620.h: 4449: typedef union {
[; ;pic18f4620.h: 4450: struct {
[; ;pic18f4620.h: 4451: unsigned PCFG :4;
[; ;pic18f4620.h: 4452: unsigned VCFG :2;
[; ;pic18f4620.h: 4453: };
[; ;pic18f4620.h: 4454: struct {
[; ;pic18f4620.h: 4455: unsigned PCFG0 :1;
[; ;pic18f4620.h: 4456: unsigned PCFG1 :1;
[; ;pic18f4620.h: 4457: unsigned PCFG2 :1;
[; ;pic18f4620.h: 4458: unsigned PCFG3 :1;
[; ;pic18f4620.h: 4459: unsigned VCFG0 :1;
[; ;pic18f4620.h: 4460: unsigned VCFG1 :1;
[; ;pic18f4620.h: 4461: };
[; ;pic18f4620.h: 4462: struct {
[; ;pic18f4620.h: 4463: unsigned :3;
[; ;pic18f4620.h: 4464: unsigned CHSN3 :1;
[; ;pic18f4620.h: 4465: unsigned VCFG01 :1;
[; ;pic18f4620.h: 4466: unsigned VCFG11 :1;
[; ;pic18f4620.h: 4467: };
[; ;pic18f4620.h: 4468: } ADCON1bits_t;
[; ;pic18f4620.h: 4469: extern volatile ADCON1bits_t ADCON1bits __attribute__((address(0xFC1)));
[; ;pic18f4620.h: 4529: extern volatile unsigned char ADCON0 __attribute__((address(0xFC2)));
"4531
[; ;pic18f4620.h: 4531: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4620.h: 4534: typedef union {
[; ;pic18f4620.h: 4535: struct {
[; ;pic18f4620.h: 4536: unsigned :1;
[; ;pic18f4620.h: 4537: unsigned GO_NOT_DONE :1;
[; ;pic18f4620.h: 4538: };
[; ;pic18f4620.h: 4539: struct {
[; ;pic18f4620.h: 4540: unsigned ADON :1;
[; ;pic18f4620.h: 4541: unsigned GO_nDONE :1;
[; ;pic18f4620.h: 4542: unsigned CHS :4;
[; ;pic18f4620.h: 4543: };
[; ;pic18f4620.h: 4544: struct {
[; ;pic18f4620.h: 4545: unsigned :1;
[; ;pic18f4620.h: 4546: unsigned GO :1;
[; ;pic18f4620.h: 4547: unsigned CHS0 :1;
[; ;pic18f4620.h: 4548: unsigned CHS1 :1;
[; ;pic18f4620.h: 4549: unsigned CHS2 :1;
[; ;pic18f4620.h: 4550: unsigned CHS3 :1;
[; ;pic18f4620.h: 4551: };
[; ;pic18f4620.h: 4552: struct {
[; ;pic18f4620.h: 4553: unsigned :1;
[; ;pic18f4620.h: 4554: unsigned DONE :1;
[; ;pic18f4620.h: 4555: };
[; ;pic18f4620.h: 4556: struct {
[; ;pic18f4620.h: 4557: unsigned :1;
[; ;pic18f4620.h: 4558: unsigned NOT_DONE :1;
[; ;pic18f4620.h: 4559: };
[; ;pic18f4620.h: 4560: struct {
[; ;pic18f4620.h: 4561: unsigned :1;
[; ;pic18f4620.h: 4562: unsigned nDONE :1;
[; ;pic18f4620.h: 4563: };
[; ;pic18f4620.h: 4564: struct {
[; ;pic18f4620.h: 4565: unsigned :1;
[; ;pic18f4620.h: 4566: unsigned GO_DONE :1;
[; ;pic18f4620.h: 4567: };
[; ;pic18f4620.h: 4568: struct {
[; ;pic18f4620.h: 4569: unsigned :1;
[; ;pic18f4620.h: 4570: unsigned GODONE :1;
[; ;pic18f4620.h: 4571: };
[; ;pic18f4620.h: 4572: } ADCON0bits_t;
[; ;pic18f4620.h: 4573: extern volatile ADCON0bits_t ADCON0bits __attribute__((address(0xFC2)));
[; ;pic18f4620.h: 4648: extern volatile unsigned short ADRES __attribute__((address(0xFC3)));
"4650
[; ;pic18f4620.h: 4650: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4620.h: 4655: extern volatile unsigned char ADRESL __attribute__((address(0xFC3)));
"4657
[; ;pic18f4620.h: 4657: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4620.h: 4662: extern volatile unsigned char ADRESH __attribute__((address(0xFC4)));
"4664
[; ;pic18f4620.h: 4664: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4620.h: 4669: extern volatile unsigned char SSPCON2 __attribute__((address(0xFC5)));
"4671
[; ;pic18f4620.h: 4671: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4620.h: 4674: typedef union {
[; ;pic18f4620.h: 4675: struct {
[; ;pic18f4620.h: 4676: unsigned SEN :1;
[; ;pic18f4620.h: 4677: unsigned RSEN :1;
[; ;pic18f4620.h: 4678: unsigned PEN :1;
[; ;pic18f4620.h: 4679: unsigned RCEN :1;
[; ;pic18f4620.h: 4680: unsigned ACKEN :1;
[; ;pic18f4620.h: 4681: unsigned ACKDT :1;
[; ;pic18f4620.h: 4682: unsigned ACKSTAT :1;
[; ;pic18f4620.h: 4683: unsigned GCEN :1;
[; ;pic18f4620.h: 4684: };
[; ;pic18f4620.h: 4685: } SSPCON2bits_t;
[; ;pic18f4620.h: 4686: extern volatile SSPCON2bits_t SSPCON2bits __attribute__((address(0xFC5)));
[; ;pic18f4620.h: 4731: extern volatile unsigned char SSPCON1 __attribute__((address(0xFC6)));
"4733
[; ;pic18f4620.h: 4733: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4620.h: 4736: typedef union {
[; ;pic18f4620.h: 4737: struct {
[; ;pic18f4620.h: 4738: unsigned SSPM :4;
[; ;pic18f4620.h: 4739: unsigned CKP :1;
[; ;pic18f4620.h: 4740: unsigned SSPEN :1;
[; ;pic18f4620.h: 4741: unsigned SSPOV :1;
[; ;pic18f4620.h: 4742: unsigned WCOL :1;
[; ;pic18f4620.h: 4743: };
[; ;pic18f4620.h: 4744: struct {
[; ;pic18f4620.h: 4745: unsigned SSPM0 :1;
[; ;pic18f4620.h: 4746: unsigned SSPM1 :1;
[; ;pic18f4620.h: 4747: unsigned SSPM2 :1;
[; ;pic18f4620.h: 4748: unsigned SSPM3 :1;
[; ;pic18f4620.h: 4749: };
[; ;pic18f4620.h: 4750: } SSPCON1bits_t;
[; ;pic18f4620.h: 4751: extern volatile SSPCON1bits_t SSPCON1bits __attribute__((address(0xFC6)));
[; ;pic18f4620.h: 4801: extern volatile unsigned char SSPSTAT __attribute__((address(0xFC7)));
"4803
[; ;pic18f4620.h: 4803: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4620.h: 4806: typedef union {
[; ;pic18f4620.h: 4807: struct {
[; ;pic18f4620.h: 4808: unsigned :2;
[; ;pic18f4620.h: 4809: unsigned R_NOT_W :1;
[; ;pic18f4620.h: 4810: };
[; ;pic18f4620.h: 4811: struct {
[; ;pic18f4620.h: 4812: unsigned :5;
[; ;pic18f4620.h: 4813: unsigned D_NOT_A :1;
[; ;pic18f4620.h: 4814: };
[; ;pic18f4620.h: 4815: struct {
[; ;pic18f4620.h: 4816: unsigned BF :1;
[; ;pic18f4620.h: 4817: unsigned UA :1;
[; ;pic18f4620.h: 4818: unsigned R_nW :1;
[; ;pic18f4620.h: 4819: unsigned S :1;
[; ;pic18f4620.h: 4820: unsigned P :1;
[; ;pic18f4620.h: 4821: unsigned D_nA :1;
[; ;pic18f4620.h: 4822: unsigned CKE :1;
[; ;pic18f4620.h: 4823: unsigned SMP :1;
[; ;pic18f4620.h: 4824: };
[; ;pic18f4620.h: 4825: struct {
[; ;pic18f4620.h: 4826: unsigned :2;
[; ;pic18f4620.h: 4827: unsigned R :1;
[; ;pic18f4620.h: 4828: unsigned :2;
[; ;pic18f4620.h: 4829: unsigned D :1;
[; ;pic18f4620.h: 4830: };
[; ;pic18f4620.h: 4831: struct {
[; ;pic18f4620.h: 4832: unsigned :2;
[; ;pic18f4620.h: 4833: unsigned W :1;
[; ;pic18f4620.h: 4834: unsigned :2;
[; ;pic18f4620.h: 4835: unsigned A :1;
[; ;pic18f4620.h: 4836: };
[; ;pic18f4620.h: 4837: struct {
[; ;pic18f4620.h: 4838: unsigned :2;
[; ;pic18f4620.h: 4839: unsigned nW :1;
[; ;pic18f4620.h: 4840: unsigned :2;
[; ;pic18f4620.h: 4841: unsigned nA :1;
[; ;pic18f4620.h: 4842: };
[; ;pic18f4620.h: 4843: struct {
[; ;pic18f4620.h: 4844: unsigned :2;
[; ;pic18f4620.h: 4845: unsigned R_W :1;
[; ;pic18f4620.h: 4846: unsigned :2;
[; ;pic18f4620.h: 4847: unsigned D_A :1;
[; ;pic18f4620.h: 4848: };
[; ;pic18f4620.h: 4849: struct {
[; ;pic18f4620.h: 4850: unsigned :2;
[; ;pic18f4620.h: 4851: unsigned NOT_WRITE :1;
[; ;pic18f4620.h: 4852: };
[; ;pic18f4620.h: 4853: struct {
[; ;pic18f4620.h: 4854: unsigned :5;
[; ;pic18f4620.h: 4855: unsigned NOT_ADDRESS :1;
[; ;pic18f4620.h: 4856: };
[; ;pic18f4620.h: 4857: struct {
[; ;pic18f4620.h: 4858: unsigned :2;
[; ;pic18f4620.h: 4859: unsigned nWRITE :1;
[; ;pic18f4620.h: 4860: unsigned :2;
[; ;pic18f4620.h: 4861: unsigned nADDRESS :1;
[; ;pic18f4620.h: 4862: };
[; ;pic18f4620.h: 4863: struct {
[; ;pic18f4620.h: 4864: unsigned :2;
[; ;pic18f4620.h: 4865: unsigned RW :1;
[; ;pic18f4620.h: 4866: unsigned START :1;
[; ;pic18f4620.h: 4867: unsigned STOP :1;
[; ;pic18f4620.h: 4868: unsigned DA :1;
[; ;pic18f4620.h: 4869: };
[; ;pic18f4620.h: 4870: struct {
[; ;pic18f4620.h: 4871: unsigned :2;
[; ;pic18f4620.h: 4872: unsigned NOT_W :1;
[; ;pic18f4620.h: 4873: unsigned :2;
[; ;pic18f4620.h: 4874: unsigned NOT_A :1;
[; ;pic18f4620.h: 4875: };
[; ;pic18f4620.h: 4876: } SSPSTATbits_t;
[; ;pic18f4620.h: 4877: extern volatile SSPSTATbits_t SSPSTATbits __attribute__((address(0xFC7)));
[; ;pic18f4620.h: 5022: extern volatile unsigned char SSPADD __attribute__((address(0xFC8)));
"5024
[; ;pic18f4620.h: 5024: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4620.h: 5029: extern volatile unsigned char SSPBUF __attribute__((address(0xFC9)));
"5031
[; ;pic18f4620.h: 5031: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4620.h: 5036: extern volatile unsigned char T2CON __attribute__((address(0xFCA)));
"5038
[; ;pic18f4620.h: 5038: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4620.h: 5041: typedef union {
[; ;pic18f4620.h: 5042: struct {
[; ;pic18f4620.h: 5043: unsigned T2CKPS :2;
[; ;pic18f4620.h: 5044: unsigned TMR2ON :1;
[; ;pic18f4620.h: 5045: unsigned TOUTPS :4;
[; ;pic18f4620.h: 5046: };
[; ;pic18f4620.h: 5047: struct {
[; ;pic18f4620.h: 5048: unsigned T2CKPS0 :1;
[; ;pic18f4620.h: 5049: unsigned T2CKPS1 :1;
[; ;pic18f4620.h: 5050: unsigned :1;
[; ;pic18f4620.h: 5051: unsigned T2OUTPS0 :1;
[; ;pic18f4620.h: 5052: unsigned T2OUTPS1 :1;
[; ;pic18f4620.h: 5053: unsigned T2OUTPS2 :1;
[; ;pic18f4620.h: 5054: unsigned T2OUTPS3 :1;
[; ;pic18f4620.h: 5055: };
[; ;pic18f4620.h: 5056: } T2CONbits_t;
[; ;pic18f4620.h: 5057: extern volatile T2CONbits_t T2CONbits __attribute__((address(0xFCA)));
[; ;pic18f4620.h: 5107: extern volatile unsigned char PR2 __attribute__((address(0xFCB)));
"5109
[; ;pic18f4620.h: 5109: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4620.h: 5112: extern volatile unsigned char MEMCON __attribute__((address(0xFCB)));
"5114
[; ;pic18f4620.h: 5114: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4620.h: 5117: typedef union {
[; ;pic18f4620.h: 5118: struct {
[; ;pic18f4620.h: 5119: unsigned :7;
[; ;pic18f4620.h: 5120: unsigned EBDIS :1;
[; ;pic18f4620.h: 5121: };
[; ;pic18f4620.h: 5122: struct {
[; ;pic18f4620.h: 5123: unsigned :4;
[; ;pic18f4620.h: 5124: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5125: };
[; ;pic18f4620.h: 5126: struct {
[; ;pic18f4620.h: 5127: unsigned :5;
[; ;pic18f4620.h: 5128: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5129: };
[; ;pic18f4620.h: 5130: struct {
[; ;pic18f4620.h: 5131: unsigned WM0 :1;
[; ;pic18f4620.h: 5132: };
[; ;pic18f4620.h: 5133: struct {
[; ;pic18f4620.h: 5134: unsigned :1;
[; ;pic18f4620.h: 5135: unsigned WM1 :1;
[; ;pic18f4620.h: 5136: };
[; ;pic18f4620.h: 5137: } PR2bits_t;
[; ;pic18f4620.h: 5138: extern volatile PR2bits_t PR2bits __attribute__((address(0xFCB)));
[; ;pic18f4620.h: 5166: typedef union {
[; ;pic18f4620.h: 5167: struct {
[; ;pic18f4620.h: 5168: unsigned :7;
[; ;pic18f4620.h: 5169: unsigned EBDIS :1;
[; ;pic18f4620.h: 5170: };
[; ;pic18f4620.h: 5171: struct {
[; ;pic18f4620.h: 5172: unsigned :4;
[; ;pic18f4620.h: 5173: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5174: };
[; ;pic18f4620.h: 5175: struct {
[; ;pic18f4620.h: 5176: unsigned :5;
[; ;pic18f4620.h: 5177: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5178: };
[; ;pic18f4620.h: 5179: struct {
[; ;pic18f4620.h: 5180: unsigned WM0 :1;
[; ;pic18f4620.h: 5181: };
[; ;pic18f4620.h: 5182: struct {
[; ;pic18f4620.h: 5183: unsigned :1;
[; ;pic18f4620.h: 5184: unsigned WM1 :1;
[; ;pic18f4620.h: 5185: };
[; ;pic18f4620.h: 5186: } MEMCONbits_t;
[; ;pic18f4620.h: 5187: extern volatile MEMCONbits_t MEMCONbits __attribute__((address(0xFCB)));
[; ;pic18f4620.h: 5217: extern volatile unsigned char TMR2 __attribute__((address(0xFCC)));
"5219
[; ;pic18f4620.h: 5219: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4620.h: 5224: extern volatile unsigned char T1CON __attribute__((address(0xFCD)));
"5226
[; ;pic18f4620.h: 5226: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4620.h: 5229: typedef union {
[; ;pic18f4620.h: 5230: struct {
[; ;pic18f4620.h: 5231: unsigned :2;
[; ;pic18f4620.h: 5232: unsigned NOT_T1SYNC :1;
[; ;pic18f4620.h: 5233: };
[; ;pic18f4620.h: 5234: struct {
[; ;pic18f4620.h: 5235: unsigned TMR1ON :1;
[; ;pic18f4620.h: 5236: unsigned TMR1CS :1;
[; ;pic18f4620.h: 5237: unsigned nT1SYNC :1;
[; ;pic18f4620.h: 5238: unsigned T1OSCEN :1;
[; ;pic18f4620.h: 5239: unsigned T1CKPS :2;
[; ;pic18f4620.h: 5240: unsigned T1RUN :1;
[; ;pic18f4620.h: 5241: unsigned RD16 :1;
[; ;pic18f4620.h: 5242: };
[; ;pic18f4620.h: 5243: struct {
[; ;pic18f4620.h: 5244: unsigned :2;
[; ;pic18f4620.h: 5245: unsigned T1SYNC :1;
[; ;pic18f4620.h: 5246: unsigned :1;
[; ;pic18f4620.h: 5247: unsigned T1CKPS0 :1;
[; ;pic18f4620.h: 5248: unsigned T1CKPS1 :1;
[; ;pic18f4620.h: 5249: };
[; ;pic18f4620.h: 5250: struct {
[; ;pic18f4620.h: 5251: unsigned :3;
[; ;pic18f4620.h: 5252: unsigned SOSCEN :1;
[; ;pic18f4620.h: 5253: unsigned :3;
[; ;pic18f4620.h: 5254: unsigned T1RD16 :1;
[; ;pic18f4620.h: 5255: };
[; ;pic18f4620.h: 5256: } T1CONbits_t;
[; ;pic18f4620.h: 5257: extern volatile T1CONbits_t T1CONbits __attribute__((address(0xFCD)));
[; ;pic18f4620.h: 5327: extern volatile unsigned short TMR1 __attribute__((address(0xFCE)));
"5329
[; ;pic18f4620.h: 5329: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4620.h: 5334: extern volatile unsigned char TMR1L __attribute__((address(0xFCE)));
"5336
[; ;pic18f4620.h: 5336: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4620.h: 5341: extern volatile unsigned char TMR1H __attribute__((address(0xFCF)));
"5343
[; ;pic18f4620.h: 5343: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4620.h: 5348: extern volatile unsigned char RCON __attribute__((address(0xFD0)));
"5350
[; ;pic18f4620.h: 5350: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4620.h: 5353: typedef union {
[; ;pic18f4620.h: 5354: struct {
[; ;pic18f4620.h: 5355: unsigned NOT_BOR :1;
[; ;pic18f4620.h: 5356: };
[; ;pic18f4620.h: 5357: struct {
[; ;pic18f4620.h: 5358: unsigned :1;
[; ;pic18f4620.h: 5359: unsigned NOT_POR :1;
[; ;pic18f4620.h: 5360: };
[; ;pic18f4620.h: 5361: struct {
[; ;pic18f4620.h: 5362: unsigned :2;
[; ;pic18f4620.h: 5363: unsigned NOT_PD :1;
[; ;pic18f4620.h: 5364: };
[; ;pic18f4620.h: 5365: struct {
[; ;pic18f4620.h: 5366: unsigned :3;
[; ;pic18f4620.h: 5367: unsigned NOT_TO :1;
[; ;pic18f4620.h: 5368: };
[; ;pic18f4620.h: 5369: struct {
[; ;pic18f4620.h: 5370: unsigned :4;
[; ;pic18f4620.h: 5371: unsigned NOT_RI :1;
[; ;pic18f4620.h: 5372: };
[; ;pic18f4620.h: 5373: struct {
[; ;pic18f4620.h: 5374: unsigned nBOR :1;
[; ;pic18f4620.h: 5375: unsigned nPOR :1;
[; ;pic18f4620.h: 5376: unsigned nPD :1;
[; ;pic18f4620.h: 5377: unsigned nTO :1;
[; ;pic18f4620.h: 5378: unsigned nRI :1;
[; ;pic18f4620.h: 5379: unsigned :1;
[; ;pic18f4620.h: 5380: unsigned SBOREN :1;
[; ;pic18f4620.h: 5381: unsigned IPEN :1;
[; ;pic18f4620.h: 5382: };
[; ;pic18f4620.h: 5383: struct {
[; ;pic18f4620.h: 5384: unsigned BOR :1;
[; ;pic18f4620.h: 5385: unsigned POR :1;
[; ;pic18f4620.h: 5386: unsigned PD :1;
[; ;pic18f4620.h: 5387: unsigned TO :1;
[; ;pic18f4620.h: 5388: unsigned RI :1;
[; ;pic18f4620.h: 5389: };
[; ;pic18f4620.h: 5390: } RCONbits_t;
[; ;pic18f4620.h: 5391: extern volatile RCONbits_t RCONbits __attribute__((address(0xFD0)));
[; ;pic18f4620.h: 5481: extern volatile unsigned char WDTCON __attribute__((address(0xFD1)));
"5483
[; ;pic18f4620.h: 5483: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4620.h: 5486: typedef union {
[; ;pic18f4620.h: 5487: struct {
[; ;pic18f4620.h: 5488: unsigned SWDTEN :1;
[; ;pic18f4620.h: 5489: };
[; ;pic18f4620.h: 5490: struct {
[; ;pic18f4620.h: 5491: unsigned SWDTE :1;
[; ;pic18f4620.h: 5492: };
[; ;pic18f4620.h: 5493: } WDTCONbits_t;
[; ;pic18f4620.h: 5494: extern volatile WDTCONbits_t WDTCONbits __attribute__((address(0xFD1)));
[; ;pic18f4620.h: 5509: extern volatile unsigned char HLVDCON __attribute__((address(0xFD2)));
"5511
[; ;pic18f4620.h: 5511: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5514: extern volatile unsigned char LVDCON __attribute__((address(0xFD2)));
"5516
[; ;pic18f4620.h: 5516: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5519: typedef union {
[; ;pic18f4620.h: 5520: struct {
[; ;pic18f4620.h: 5521: unsigned HLVDL :4;
[; ;pic18f4620.h: 5522: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5523: unsigned IVRST :1;
[; ;pic18f4620.h: 5524: unsigned :1;
[; ;pic18f4620.h: 5525: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5526: };
[; ;pic18f4620.h: 5527: struct {
[; ;pic18f4620.h: 5528: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5529: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5530: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5531: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5532: };
[; ;pic18f4620.h: 5533: struct {
[; ;pic18f4620.h: 5534: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5535: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5536: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5537: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5538: unsigned LVDEN :1;
[; ;pic18f4620.h: 5539: unsigned IRVST :1;
[; ;pic18f4620.h: 5540: };
[; ;pic18f4620.h: 5541: struct {
[; ;pic18f4620.h: 5542: unsigned LVV0 :1;
[; ;pic18f4620.h: 5543: unsigned LVV1 :1;
[; ;pic18f4620.h: 5544: unsigned LVV2 :1;
[; ;pic18f4620.h: 5545: unsigned LVV3 :1;
[; ;pic18f4620.h: 5546: unsigned :1;
[; ;pic18f4620.h: 5547: unsigned BGST :1;
[; ;pic18f4620.h: 5548: };
[; ;pic18f4620.h: 5549: } HLVDCONbits_t;
[; ;pic18f4620.h: 5550: extern volatile HLVDCONbits_t HLVDCONbits __attribute__((address(0xFD2)));
[; ;pic18f4620.h: 5648: typedef union {
[; ;pic18f4620.h: 5649: struct {
[; ;pic18f4620.h: 5650: unsigned HLVDL :4;
[; ;pic18f4620.h: 5651: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5652: unsigned IVRST :1;
[; ;pic18f4620.h: 5653: unsigned :1;
[; ;pic18f4620.h: 5654: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5655: };
[; ;pic18f4620.h: 5656: struct {
[; ;pic18f4620.h: 5657: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5658: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5659: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5660: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5661: };
[; ;pic18f4620.h: 5662: struct {
[; ;pic18f4620.h: 5663: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5664: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5665: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5666: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5667: unsigned LVDEN :1;
[; ;pic18f4620.h: 5668: unsigned IRVST :1;
[; ;pic18f4620.h: 5669: };
[; ;pic18f4620.h: 5670: struct {
[; ;pic18f4620.h: 5671: unsigned LVV0 :1;
[; ;pic18f4620.h: 5672: unsigned LVV1 :1;
[; ;pic18f4620.h: 5673: unsigned LVV2 :1;
[; ;pic18f4620.h: 5674: unsigned LVV3 :1;
[; ;pic18f4620.h: 5675: unsigned :1;
[; ;pic18f4620.h: 5676: unsigned BGST :1;
[; ;pic18f4620.h: 5677: };
[; ;pic18f4620.h: 5678: } LVDCONbits_t;
[; ;pic18f4620.h: 5679: extern volatile LVDCONbits_t LVDCONbits __attribute__((address(0xFD2)));
[; ;pic18f4620.h: 5779: extern volatile unsigned char OSCCON __attribute__((address(0xFD3)));
"5781
[; ;pic18f4620.h: 5781: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4620.h: 5784: typedef union {
[; ;pic18f4620.h: 5785: struct {
[; ;pic18f4620.h: 5786: unsigned SCS :2;
[; ;pic18f4620.h: 5787: unsigned IOFS :1;
[; ;pic18f4620.h: 5788: unsigned OSTS :1;
[; ;pic18f4620.h: 5789: unsigned IRCF :3;
[; ;pic18f4620.h: 5790: unsigned IDLEN :1;
[; ;pic18f4620.h: 5791: };
[; ;pic18f4620.h: 5792: struct {
[; ;pic18f4620.h: 5793: unsigned SCS0 :1;
[; ;pic18f4620.h: 5794: unsigned SCS1 :1;
[; ;pic18f4620.h: 5795: unsigned :2;
[; ;pic18f4620.h: 5796: unsigned IRCF0 :1;
[; ;pic18f4620.h: 5797: unsigned IRCF1 :1;
[; ;pic18f4620.h: 5798: unsigned IRCF2 :1;
[; ;pic18f4620.h: 5799: };
[; ;pic18f4620.h: 5800: } OSCCONbits_t;
[; ;pic18f4620.h: 5801: extern volatile OSCCONbits_t OSCCONbits __attribute__((address(0xFD3)));
[; ;pic18f4620.h: 5856: extern volatile unsigned char T0CON __attribute__((address(0xFD5)));
"5858
[; ;pic18f4620.h: 5858: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4620.h: 5861: typedef union {
[; ;pic18f4620.h: 5862: struct {
[; ;pic18f4620.h: 5863: unsigned T0PS :3;
[; ;pic18f4620.h: 5864: unsigned PSA :1;
[; ;pic18f4620.h: 5865: unsigned T0SE :1;
[; ;pic18f4620.h: 5866: unsigned T0CS :1;
[; ;pic18f4620.h: 5867: unsigned T08BIT :1;
[; ;pic18f4620.h: 5868: unsigned TMR0ON :1;
[; ;pic18f4620.h: 5869: };
[; ;pic18f4620.h: 5870: struct {
[; ;pic18f4620.h: 5871: unsigned T0PS0 :1;
[; ;pic18f4620.h: 5872: unsigned T0PS1 :1;
[; ;pic18f4620.h: 5873: unsigned T0PS2 :1;
[; ;pic18f4620.h: 5874: unsigned :3;
[; ;pic18f4620.h: 5875: unsigned T016BIT :1;
[; ;pic18f4620.h: 5876: };
[; ;pic18f4620.h: 5877: } T0CONbits_t;
[; ;pic18f4620.h: 5878: extern volatile T0CONbits_t T0CONbits __attribute__((address(0xFD5)));
[; ;pic18f4620.h: 5933: extern volatile unsigned short TMR0 __attribute__((address(0xFD6)));
"5935
[; ;pic18f4620.h: 5935: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4620.h: 5940: extern volatile unsigned char TMR0L __attribute__((address(0xFD6)));
"5942
[; ;pic18f4620.h: 5942: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4620.h: 5947: extern volatile unsigned char TMR0H __attribute__((address(0xFD7)));
"5949
[; ;pic18f4620.h: 5949: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4620.h: 5954: extern volatile unsigned char STATUS __attribute__((address(0xFD8)));
"5956
[; ;pic18f4620.h: 5956: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4620.h: 5959: typedef union {
[; ;pic18f4620.h: 5960: struct {
[; ;pic18f4620.h: 5961: unsigned C :1;
[; ;pic18f4620.h: 5962: unsigned DC :1;
[; ;pic18f4620.h: 5963: unsigned Z :1;
[; ;pic18f4620.h: 5964: unsigned OV :1;
[; ;pic18f4620.h: 5965: unsigned N :1;
[; ;pic18f4620.h: 5966: };
[; ;pic18f4620.h: 5967: struct {
[; ;pic18f4620.h: 5968: unsigned CARRY :1;
[; ;pic18f4620.h: 5969: unsigned :1;
[; ;pic18f4620.h: 5970: unsigned ZERO :1;
[; ;pic18f4620.h: 5971: unsigned OVERFLOW :1;
[; ;pic18f4620.h: 5972: unsigned NEGATIVE :1;
[; ;pic18f4620.h: 5973: };
[; ;pic18f4620.h: 5974: } STATUSbits_t;
[; ;pic18f4620.h: 5975: extern volatile STATUSbits_t STATUSbits __attribute__((address(0xFD8)));
[; ;pic18f4620.h: 6025: extern volatile unsigned short FSR2 __attribute__((address(0xFD9)));
"6027
[; ;pic18f4620.h: 6027: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4620.h: 6032: extern volatile unsigned char FSR2L __attribute__((address(0xFD9)));
"6034
[; ;pic18f4620.h: 6034: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4620.h: 6039: extern volatile unsigned char FSR2H __attribute__((address(0xFDA)));
"6041
[; ;pic18f4620.h: 6041: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4620.h: 6046: extern volatile unsigned char PLUSW2 __attribute__((address(0xFDB)));
"6048
[; ;pic18f4620.h: 6048: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4620.h: 6053: extern volatile unsigned char PREINC2 __attribute__((address(0xFDC)));
"6055
[; ;pic18f4620.h: 6055: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4620.h: 6060: extern volatile unsigned char POSTDEC2 __attribute__((address(0xFDD)));
"6062
[; ;pic18f4620.h: 6062: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4620.h: 6067: extern volatile unsigned char POSTINC2 __attribute__((address(0xFDE)));
"6069
[; ;pic18f4620.h: 6069: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4620.h: 6074: extern volatile unsigned char INDF2 __attribute__((address(0xFDF)));
"6076
[; ;pic18f4620.h: 6076: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4620.h: 6081: extern volatile unsigned char BSR __attribute__((address(0xFE0)));
"6083
[; ;pic18f4620.h: 6083: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4620.h: 6088: extern volatile unsigned short FSR1 __attribute__((address(0xFE1)));
"6090
[; ;pic18f4620.h: 6090: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4620.h: 6095: extern volatile unsigned char FSR1L __attribute__((address(0xFE1)));
"6097
[; ;pic18f4620.h: 6097: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4620.h: 6102: extern volatile unsigned char FSR1H __attribute__((address(0xFE2)));
"6104
[; ;pic18f4620.h: 6104: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4620.h: 6109: extern volatile unsigned char PLUSW1 __attribute__((address(0xFE3)));
"6111
[; ;pic18f4620.h: 6111: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4620.h: 6116: extern volatile unsigned char PREINC1 __attribute__((address(0xFE4)));
"6118
[; ;pic18f4620.h: 6118: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4620.h: 6123: extern volatile unsigned char POSTDEC1 __attribute__((address(0xFE5)));
"6125
[; ;pic18f4620.h: 6125: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4620.h: 6130: extern volatile unsigned char POSTINC1 __attribute__((address(0xFE6)));
"6132
[; ;pic18f4620.h: 6132: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4620.h: 6137: extern volatile unsigned char INDF1 __attribute__((address(0xFE7)));
"6139
[; ;pic18f4620.h: 6139: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4620.h: 6144: extern volatile unsigned char WREG __attribute__((address(0xFE8)));
"6146
[; ;pic18f4620.h: 6146: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4620.h: 6156: extern volatile unsigned short FSR0 __attribute__((address(0xFE9)));
"6158
[; ;pic18f4620.h: 6158: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4620.h: 6163: extern volatile unsigned char FSR0L __attribute__((address(0xFE9)));
"6165
[; ;pic18f4620.h: 6165: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4620.h: 6170: extern volatile unsigned char FSR0H __attribute__((address(0xFEA)));
"6172
[; ;pic18f4620.h: 6172: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4620.h: 6177: extern volatile unsigned char PLUSW0 __attribute__((address(0xFEB)));
"6179
[; ;pic18f4620.h: 6179: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4620.h: 6184: extern volatile unsigned char PREINC0 __attribute__((address(0xFEC)));
"6186
[; ;pic18f4620.h: 6186: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4620.h: 6191: extern volatile unsigned char POSTDEC0 __attribute__((address(0xFED)));
"6193
[; ;pic18f4620.h: 6193: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4620.h: 6198: extern volatile unsigned char POSTINC0 __attribute__((address(0xFEE)));
"6200
[; ;pic18f4620.h: 6200: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4620.h: 6205: extern volatile unsigned char INDF0 __attribute__((address(0xFEF)));
"6207
[; ;pic18f4620.h: 6207: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4620.h: 6212: extern volatile unsigned char INTCON3 __attribute__((address(0xFF0)));
"6214
[; ;pic18f4620.h: 6214: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4620.h: 6217: typedef union {
[; ;pic18f4620.h: 6218: struct {
[; ;pic18f4620.h: 6219: unsigned INT1IF :1;
[; ;pic18f4620.h: 6220: unsigned INT2IF :1;
[; ;pic18f4620.h: 6221: unsigned :1;
[; ;pic18f4620.h: 6222: unsigned INT1IE :1;
[; ;pic18f4620.h: 6223: unsigned INT2IE :1;
[; ;pic18f4620.h: 6224: unsigned :1;
[; ;pic18f4620.h: 6225: unsigned INT1IP :1;
[; ;pic18f4620.h: 6226: unsigned INT2IP :1;
[; ;pic18f4620.h: 6227: };
[; ;pic18f4620.h: 6228: struct {
[; ;pic18f4620.h: 6229: unsigned INT1F :1;
[; ;pic18f4620.h: 6230: unsigned INT2F :1;
[; ;pic18f4620.h: 6231: unsigned :1;
[; ;pic18f4620.h: 6232: unsigned INT1E :1;
[; ;pic18f4620.h: 6233: unsigned INT2E :1;
[; ;pic18f4620.h: 6234: unsigned :1;
[; ;pic18f4620.h: 6235: unsigned INT1P :1;
[; ;pic18f4620.h: 6236: unsigned INT2P :1;
[; ;pic18f4620.h: 6237: };
[; ;pic18f4620.h: 6238: } INTCON3bits_t;
[; ;pic18f4620.h: 6239: extern volatile INTCON3bits_t INTCON3bits __attribute__((address(0xFF0)));
[; ;pic18f4620.h: 6304: extern volatile unsigned char INTCON2 __attribute__((address(0xFF1)));
"6306
[; ;pic18f4620.h: 6306: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4620.h: 6309: typedef union {
[; ;pic18f4620.h: 6310: struct {
[; ;pic18f4620.h: 6311: unsigned :7;
[; ;pic18f4620.h: 6312: unsigned NOT_RBPU :1;
[; ;pic18f4620.h: 6313: };
[; ;pic18f4620.h: 6314: struct {
[; ;pic18f4620.h: 6315: unsigned RBIP :1;
[; ;pic18f4620.h: 6316: unsigned :1;
[; ;pic18f4620.h: 6317: unsigned TMR0IP :1;
[; ;pic18f4620.h: 6318: unsigned :1;
[; ;pic18f4620.h: 6319: unsigned INTEDG2 :1;
[; ;pic18f4620.h: 6320: unsigned INTEDG1 :1;
[; ;pic18f4620.h: 6321: unsigned INTEDG0 :1;
[; ;pic18f4620.h: 6322: unsigned nRBPU :1;
[; ;pic18f4620.h: 6323: };
[; ;pic18f4620.h: 6324: struct {
[; ;pic18f4620.h: 6325: unsigned :7;
[; ;pic18f4620.h: 6326: unsigned RBPU :1;
[; ;pic18f4620.h: 6327: };
[; ;pic18f4620.h: 6328: } INTCON2bits_t;
[; ;pic18f4620.h: 6329: extern volatile INTCON2bits_t INTCON2bits __attribute__((address(0xFF1)));
[; ;pic18f4620.h: 6374: extern volatile unsigned char INTCON __attribute__((address(0xFF2)));
"6376
[; ;pic18f4620.h: 6376: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4620.h: 6379: typedef union {
[; ;pic18f4620.h: 6380: struct {
[; ;pic18f4620.h: 6381: unsigned RBIF :1;
[; ;pic18f4620.h: 6382: unsigned INT0IF :1;
[; ;pic18f4620.h: 6383: unsigned TMR0IF :1;
[; ;pic18f4620.h: 6384: unsigned RBIE :1;
[; ;pic18f4620.h: 6385: unsigned INT0IE :1;
[; ;pic18f4620.h: 6386: unsigned TMR0IE :1;
[; ;pic18f4620.h: 6387: unsigned PEIE_GIEL :1;
[; ;pic18f4620.h: 6388: unsigned GIE_GIEH :1;
[; ;pic18f4620.h: 6389: };
[; ;pic18f4620.h: 6390: struct {
[; ;pic18f4620.h: 6391: unsigned :1;
[; ;pic18f4620.h: 6392: unsigned INT0F :1;
[; ;pic18f4620.h: 6393: unsigned T0IF :1;
[; ;pic18f4620.h: 6394: unsigned :1;
[; ;pic18f4620.h: 6395: unsigned INT0E :1;
[; ;pic18f4620.h: 6396: unsigned T0IE :1;
[; ;pic18f4620.h: 6397: unsigned PEIE :1;
[; ;pic18f4620.h: 6398: unsigned GIE :1;
[; ;pic18f4620.h: 6399: };
[; ;pic18f4620.h: 6400: struct {
[; ;pic18f4620.h: 6401: unsigned :6;
[; ;pic18f4620.h: 6402: unsigned GIEL :1;
[; ;pic18f4620.h: 6403: unsigned GIEH :1;
[; ;pic18f4620.h: 6404: };
[; ;pic18f4620.h: 6405: } INTCONbits_t;
[; ;pic18f4620.h: 6406: extern volatile INTCONbits_t INTCONbits __attribute__((address(0xFF2)));
[; ;pic18f4620.h: 6491: extern volatile unsigned short PROD __attribute__((address(0xFF3)));
"6493
[; ;pic18f4620.h: 6493: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4620.h: 6498: extern volatile unsigned char PRODL __attribute__((address(0xFF3)));
"6500
[; ;pic18f4620.h: 6500: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4620.h: 6505: extern volatile unsigned char PRODH __attribute__((address(0xFF4)));
"6507
[; ;pic18f4620.h: 6507: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4620.h: 6512: extern volatile unsigned char TABLAT __attribute__((address(0xFF5)));
"6514
[; ;pic18f4620.h: 6514: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"6523
[; ;pic18f4620.h: 6523: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4620.h: 6528: extern volatile unsigned char TBLPTRL __attribute__((address(0xFF6)));
"6530
[; ;pic18f4620.h: 6530: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4620.h: 6535: extern volatile unsigned char TBLPTRH __attribute__((address(0xFF7)));
"6537
[; ;pic18f4620.h: 6537: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4620.h: 6542: extern volatile unsigned char TBLPTRU __attribute__((address(0xFF8)));
"6544
[; ;pic18f4620.h: 6544: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"6553
[; ;pic18f4620.h: 6553: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"6560
[; ;pic18f4620.h: 6560: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4620.h: 6565: extern volatile unsigned char PCL __attribute__((address(0xFF9)));
"6567
[; ;pic18f4620.h: 6567: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4620.h: 6572: extern volatile unsigned char PCLATH __attribute__((address(0xFFA)));
"6574
[; ;pic18f4620.h: 6574: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4620.h: 6579: extern volatile unsigned char PCLATU __attribute__((address(0xFFB)));
"6581
[; ;pic18f4620.h: 6581: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4620.h: 6586: extern volatile unsigned char STKPTR __attribute__((address(0xFFC)));
"6588
[; ;pic18f4620.h: 6588: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4620.h: 6591: typedef union {
[; ;pic18f4620.h: 6592: struct {
[; ;pic18f4620.h: 6593: unsigned STKPTR :5;
[; ;pic18f4620.h: 6594: unsigned :1;
[; ;pic18f4620.h: 6595: unsigned STKUNF :1;
[; ;pic18f4620.h: 6596: unsigned STKFUL :1;
[; ;pic18f4620.h: 6597: };
[; ;pic18f4620.h: 6598: struct {
[; ;pic18f4620.h: 6599: unsigned STKPTR0 :1;
[; ;pic18f4620.h: 6600: unsigned STKPTR1 :1;
[; ;pic18f4620.h: 6601: unsigned STKPTR2 :1;
[; ;pic18f4620.h: 6602: unsigned STKPTR3 :1;
[; ;pic18f4620.h: 6603: unsigned STKPTR4 :1;
[; ;pic18f4620.h: 6604: unsigned :2;
[; ;pic18f4620.h: 6605: unsigned STKOVF :1;
[; ;pic18f4620.h: 6606: };
[; ;pic18f4620.h: 6607: struct {
[; ;pic18f4620.h: 6608: unsigned SP0 :1;
[; ;pic18f4620.h: 6609: unsigned SP1 :1;
[; ;pic18f4620.h: 6610: unsigned SP2 :1;
[; ;pic18f4620.h: 6611: unsigned SP3 :1;
[; ;pic18f4620.h: 6612: unsigned SP4 :1;
[; ;pic18f4620.h: 6613: };
[; ;pic18f4620.h: 6614: } STKPTRbits_t;
[; ;pic18f4620.h: 6615: extern volatile STKPTRbits_t STKPTRbits __attribute__((address(0xFFC)));
"6694
[; ;pic18f4620.h: 6694: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4620.h: 6699: extern volatile unsigned char TOSL __attribute__((address(0xFFD)));
"6701
[; ;pic18f4620.h: 6701: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4620.h: 6706: extern volatile unsigned char TOSH __attribute__((address(0xFFE)));
"6708
[; ;pic18f4620.h: 6708: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4620.h: 6713: extern volatile unsigned char TOSU __attribute__((address(0xFFF)));
"6715
[; ;pic18f4620.h: 6715: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4620.h: 6726: extern volatile __bit ABDEN __attribute__((address(0x7DC0)));
[; ;pic18f4620.h: 6729: extern volatile __bit ABDOVF __attribute__((address(0x7DC7)));
[; ;pic18f4620.h: 6732: extern volatile __bit ACKDT __attribute__((address(0x7E2D)));
[; ;pic18f4620.h: 6735: extern volatile __bit ACKEN __attribute__((address(0x7E2C)));
[; ;pic18f4620.h: 6738: extern volatile __bit ACKSTAT __attribute__((address(0x7E2E)));
[; ;pic18f4620.h: 6741: extern volatile __bit ACQT0 __attribute__((address(0x7E03)));
[; ;pic18f4620.h: 6744: extern volatile __bit ACQT1 __attribute__((address(0x7E04)));
[; ;pic18f4620.h: 6747: extern volatile __bit ACQT2 __attribute__((address(0x7E05)));
[; ;pic18f4620.h: 6750: extern volatile __bit ADCS0 __attribute__((address(0x7E00)));
[; ;pic18f4620.h: 6753: extern volatile __bit ADCS1 __attribute__((address(0x7E01)));
[; ;pic18f4620.h: 6756: extern volatile __bit ADCS2 __attribute__((address(0x7E02)));
[; ;pic18f4620.h: 6759: extern volatile __bit ADDEN __attribute__((address(0x7D5B)));
[; ;pic18f4620.h: 6762: extern volatile __bit ADEN __attribute__((address(0x7D5B)));
[; ;pic18f4620.h: 6765: extern volatile __bit ADFM __attribute__((address(0x7E07)));
[; ;pic18f4620.h: 6768: extern volatile __bit ADIE __attribute__((address(0x7CEE)));
[; ;pic18f4620.h: 6771: extern volatile __bit ADIF __attribute__((address(0x7CF6)));
[; ;pic18f4620.h: 6774: extern volatile __bit ADIP __attribute__((address(0x7CFE)));
[; ;pic18f4620.h: 6777: extern volatile __bit ADON __attribute__((address(0x7E10)));
[; ;pic18f4620.h: 6780: extern volatile __bit AN10 __attribute__((address(0x7C09)));
[; ;pic18f4620.h: 6783: extern volatile __bit AN11 __attribute__((address(0x7C0C)));
[; ;pic18f4620.h: 6786: extern volatile __bit AN12 __attribute__((address(0x7C08)));
[; ;pic18f4620.h: 6789: extern volatile __bit AN4 __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 6792: extern volatile __bit AN5 __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 6795: extern volatile __bit AN6 __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 6798: extern volatile __bit AN7 __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 6801: extern volatile __bit AN8 __attribute__((address(0x7C0A)));
[; ;pic18f4620.h: 6804: extern volatile __bit AN9 __attribute__((address(0x7C0B)));
[; ;pic18f4620.h: 6807: extern volatile __bit BCLIE __attribute__((address(0x7D03)));
[; ;pic18f4620.h: 6810: extern volatile __bit BCLIF __attribute__((address(0x7D0B)));
[; ;pic18f4620.h: 6813: extern volatile __bit BCLIP __attribute__((address(0x7D13)));
[; ;pic18f4620.h: 6816: extern volatile __bit BF __attribute__((address(0x7E38)));
[; ;pic18f4620.h: 6819: extern volatile __bit BGST __attribute__((address(0x7E95)));
[; ;pic18f4620.h: 6822: extern volatile __bit BOR __attribute__((address(0x7E80)));
[; ;pic18f4620.h: 6825: extern volatile __bit BRG16 __attribute__((address(0x7DC3)));
[; ;pic18f4620.h: 6828: extern volatile __bit BRGH __attribute__((address(0x7D62)));
[; ;pic18f4620.h: 6831: extern volatile __bit BRGH1 __attribute__((address(0x7D62)));
[; ;pic18f4620.h: 6834: extern volatile __bit C1INV __attribute__((address(0x7DA4)));
[; ;pic18f4620.h: 6837: extern volatile __bit C1OUT __attribute__((address(0x7DA6)));
[; ;pic18f4620.h: 6840: extern volatile __bit C2INV __attribute__((address(0x7DA5)));
[; ;pic18f4620.h: 6843: extern volatile __bit C2OUT __attribute__((address(0x7DA7)));
[; ;pic18f4620.h: 6846: extern volatile __bit CARRY __attribute__((address(0x7EC0)));
[; ;pic18f4620.h: 6849: extern volatile __bit CCP1 __attribute__((address(0x7C12)));
[; ;pic18f4620.h: 6852: extern volatile __bit CCP10 __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 6855: extern volatile __bit CCP1IE __attribute__((address(0x7CEA)));
[; ;pic18f4620.h: 6858: extern volatile __bit CCP1IF __attribute__((address(0x7CF2)));
[; ;pic18f4620.h: 6861: extern volatile __bit CCP1IP __attribute__((address(0x7CFA)));
[; ;pic18f4620.h: 6864: extern volatile __bit CCP1M0 __attribute__((address(0x7DE8)));
[; ;pic18f4620.h: 6867: extern volatile __bit CCP1M1 __attribute__((address(0x7DE9)));
[; ;pic18f4620.h: 6870: extern volatile __bit CCP1M2 __attribute__((address(0x7DEA)));
[; ;pic18f4620.h: 6873: extern volatile __bit CCP1M3 __attribute__((address(0x7DEB)));
[; ;pic18f4620.h: 6876: extern volatile __bit CCP1X __attribute__((address(0x7DED)));
[; ;pic18f4620.h: 6879: extern volatile __bit CCP1Y __attribute__((address(0x7DEC)));
[; ;pic18f4620.h: 6882: extern volatile __bit CCP2IE __attribute__((address(0x7D00)));
[; ;pic18f4620.h: 6885: extern volatile __bit CCP2IF __attribute__((address(0x7D08)));
[; ;pic18f4620.h: 6888: extern volatile __bit CCP2IP __attribute__((address(0x7D10)));
[; ;pic18f4620.h: 6891: extern volatile __bit CCP2M0 __attribute__((address(0x7DD0)));
[; ;pic18f4620.h: 6894: extern volatile __bit CCP2M1 __attribute__((address(0x7DD1)));
[; ;pic18f4620.h: 6897: extern volatile __bit CCP2M2 __attribute__((address(0x7DD2)));
[; ;pic18f4620.h: 6900: extern volatile __bit CCP2M3 __attribute__((address(0x7DD3)));
[; ;pic18f4620.h: 6903: extern volatile __bit CCP2X __attribute__((address(0x7DD5)));
[; ;pic18f4620.h: 6906: extern volatile __bit CCP2Y __attribute__((address(0x7DD4)));
[; ;pic18f4620.h: 6909: extern volatile __bit CCP2_PA2 __attribute__((address(0x7C0B)));
[; ;pic18f4620.h: 6912: extern volatile __bit CCP9E __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 6915: extern volatile __bit CFGS __attribute__((address(0x7D36)));
[; ;pic18f4620.h: 6918: extern volatile __bit CHS0 __attribute__((address(0x7E12)));
[; ;pic18f4620.h: 6921: extern volatile __bit CHS1 __attribute__((address(0x7E13)));
[; ;pic18f4620.h: 6924: extern volatile __bit CHS2 __attribute__((address(0x7E14)));
[; ;pic18f4620.h: 6927: extern volatile __bit CHS3 __attribute__((address(0x7E15)));
[; ;pic18f4620.h: 6930: extern volatile __bit CHSN3 __attribute__((address(0x7E0B)));
[; ;pic18f4620.h: 6933: extern volatile __bit CIS __attribute__((address(0x7DA3)));
[; ;pic18f4620.h: 6936: extern volatile __bit CK __attribute__((address(0x7C16)));
[; ;pic18f4620.h: 6939: extern volatile __bit CKE __attribute__((address(0x7E3E)));
[; ;pic18f4620.h: 6942: extern volatile __bit CKP __attribute__((address(0x7E34)));
[; ;pic18f4620.h: 6945: extern volatile __bit CM0 __attribute__((address(0x7DA0)));
[; ;pic18f4620.h: 6948: extern volatile __bit CM1 __attribute__((address(0x7DA1)));
[; ;pic18f4620.h: 6951: extern volatile __bit CM2 __attribute__((address(0x7DA2)));
[; ;pic18f4620.h: 6954: extern volatile __bit CMEN0 __attribute__((address(0x7DA0)));
[; ;pic18f4620.h: 6957: extern volatile __bit CMEN1 __attribute__((address(0x7DA1)));
[; ;pic18f4620.h: 6960: extern volatile __bit CMEN2 __attribute__((address(0x7DA2)));
[; ;pic18f4620.h: 6963: extern volatile __bit CMIE __attribute__((address(0x7D06)));
[; ;pic18f4620.h: 6966: extern volatile __bit CMIF __attribute__((address(0x7D0E)));
[; ;pic18f4620.h: 6969: extern volatile __bit CMIP __attribute__((address(0x7D16)));
[; ;pic18f4620.h: 6972: extern volatile __bit CREN __attribute__((address(0x7D5C)));
[; ;pic18f4620.h: 6975: extern volatile __bit CS __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 6978: extern volatile __bit CSRC __attribute__((address(0x7D67)));
[; ;pic18f4620.h: 6981: extern volatile __bit CSRC1 __attribute__((address(0x7D67)));
[; ;pic18f4620.h: 6984: extern volatile __bit CVR0 __attribute__((address(0x7DA8)));
[; ;pic18f4620.h: 6987: extern volatile __bit CVR1 __attribute__((address(0x7DA9)));
[; ;pic18f4620.h: 6990: extern volatile __bit CVR2 __attribute__((address(0x7DAA)));
[; ;pic18f4620.h: 6993: extern volatile __bit CVR3 __attribute__((address(0x7DAB)));
[; ;pic18f4620.h: 6996: extern volatile __bit CVREN __attribute__((address(0x7DAF)));
[; ;pic18f4620.h: 6999: extern volatile __bit CVROE __attribute__((address(0x7DAE)));
[; ;pic18f4620.h: 7002: extern volatile __bit CVROEN __attribute__((address(0x7DAE)));
[; ;pic18f4620.h: 7005: extern volatile __bit CVRR __attribute__((address(0x7DAD)));
[; ;pic18f4620.h: 7008: extern volatile __bit CVRSS __attribute__((address(0x7DAC)));
[; ;pic18f4620.h: 7011: extern volatile __bit DA __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7014: extern volatile __bit DC __attribute__((address(0x7EC1)));
[; ;pic18f4620.h: 7017: extern volatile __bit DC1B0 __attribute__((address(0x7DEC)));
[; ;pic18f4620.h: 7020: extern volatile __bit DC1B1 __attribute__((address(0x7DED)));
[; ;pic18f4620.h: 7023: extern volatile __bit DC2B0 __attribute__((address(0x7DD4)));
[; ;pic18f4620.h: 7026: extern volatile __bit DC2B1 __attribute__((address(0x7DD5)));
[; ;pic18f4620.h: 7029: extern volatile __bit DONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7032: extern volatile __bit DT __attribute__((address(0x7C17)));
[; ;pic18f4620.h: 7035: extern volatile __bit D_A __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7038: extern volatile __bit D_NOT_A __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7041: extern volatile __bit D_nA __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7044: extern volatile __bit EBDIS __attribute__((address(0x7E5F)));
[; ;pic18f4620.h: 7047: extern volatile __bit ECCPAS0 __attribute__((address(0x7DB4)));
[; ;pic18f4620.h: 7050: extern volatile __bit ECCPAS1 __attribute__((address(0x7DB5)));
[; ;pic18f4620.h: 7053: extern volatile __bit ECCPAS2 __attribute__((address(0x7DB6)));
[; ;pic18f4620.h: 7056: extern volatile __bit ECCPASE __attribute__((address(0x7DB7)));
[; ;pic18f4620.h: 7059: extern volatile __bit EEFS __attribute__((address(0x7D36)));
[; ;pic18f4620.h: 7062: extern volatile __bit EEIE __attribute__((address(0x7D04)));
[; ;pic18f4620.h: 7065: extern volatile __bit EEIF __attribute__((address(0x7D0C)));
[; ;pic18f4620.h: 7068: extern volatile __bit EEIP __attribute__((address(0x7D14)));
[; ;pic18f4620.h: 7071: extern volatile __bit EEPGD __attribute__((address(0x7D37)));
[; ;pic18f4620.h: 7074: extern volatile __bit FERR __attribute__((address(0x7D5A)));
[; ;pic18f4620.h: 7077: extern volatile __bit FREE __attribute__((address(0x7D34)));
[; ;pic18f4620.h: 7080: extern volatile __bit GCEN __attribute__((address(0x7E2F)));
[; ;pic18f4620.h: 7083: extern volatile __bit GIE __attribute__((address(0x7F97)));
[; ;pic18f4620.h: 7086: extern volatile __bit GIEH __attribute__((address(0x7F97)));
[; ;pic18f4620.h: 7089: extern volatile __bit GIEL __attribute__((address(0x7F96)));
[; ;pic18f4620.h: 7092: extern volatile __bit GIE_GIEH __attribute__((address(0x7F97)));
[; ;pic18f4620.h: 7095: extern volatile __bit GO __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7098: extern volatile __bit GODONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7101: extern volatile __bit GO_DONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7104: extern volatile __bit GO_NOT_DONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7107: extern volatile __bit GO_nDONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7110: extern volatile __bit HLVDEN __attribute__((address(0x7E94)));
[; ;pic18f4620.h: 7113: extern volatile __bit HLVDIE __attribute__((address(0x7D02)));
[; ;pic18f4620.h: 7116: extern volatile __bit HLVDIF __attribute__((address(0x7D0A)));
[; ;pic18f4620.h: 7119: extern volatile __bit HLVDIN __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 7122: extern volatile __bit HLVDIP __attribute__((address(0x7D12)));
[; ;pic18f4620.h: 7125: extern volatile __bit HLVDL0 __attribute__((address(0x7E90)));
[; ;pic18f4620.h: 7128: extern volatile __bit HLVDL1 __attribute__((address(0x7E91)));
[; ;pic18f4620.h: 7131: extern volatile __bit HLVDL2 __attribute__((address(0x7E92)));
[; ;pic18f4620.h: 7134: extern volatile __bit HLVDL3 __attribute__((address(0x7E93)));
[; ;pic18f4620.h: 7137: extern volatile __bit IBF __attribute__((address(0x7CB7)));
[; ;pic18f4620.h: 7140: extern volatile __bit IBOV __attribute__((address(0x7CB5)));
[; ;pic18f4620.h: 7143: extern volatile __bit IDLEN __attribute__((address(0x7E9F)));
[; ;pic18f4620.h: 7146: extern volatile __bit INT0 __attribute__((address(0x7C08)));
[; ;pic18f4620.h: 7149: extern volatile __bit INT0E __attribute__((address(0x7F94)));
[; ;pic18f4620.h: 7152: extern volatile __bit INT0F __attribute__((address(0x7F91)));
[; ;pic18f4620.h: 7155: extern volatile __bit INT0IE __attribute__((address(0x7F94)));
[; ;pic18f4620.h: 7158: extern volatile __bit INT0IF __attribute__((address(0x7F91)));
[; ;pic18f4620.h: 7161: extern volatile __bit INT1 __attribute__((address(0x7C09)));
[; ;pic18f4620.h: 7164: extern volatile __bit INT1E __attribute__((address(0x7F83)));
[; ;pic18f4620.h: 7167: extern volatile __bit INT1F __attribute__((address(0x7F80)));
[; ;pic18f4620.h: 7170: extern volatile __bit INT1IE __attribute__((address(0x7F83)));
[; ;pic18f4620.h: 7173: extern volatile __bit INT1IF __attribute__((address(0x7F80)));
[; ;pic18f4620.h: 7176: extern volatile __bit INT1IP __attribute__((address(0x7F86)));
[; ;pic18f4620.h: 7179: extern volatile __bit INT1P __attribute__((address(0x7F86)));
[; ;pic18f4620.h: 7182: extern volatile __bit INT2 __attribute__((address(0x7C0A)));
[; ;pic18f4620.h: 7185: extern volatile __bit INT2E __attribute__((address(0x7F84)));
[; ;pic18f4620.h: 7188: extern volatile __bit INT2F __attribute__((address(0x7F81)));
[; ;pic18f4620.h: 7191: extern volatile __bit INT2IE __attribute__((address(0x7F84)));
[; ;pic18f4620.h: 7194: extern volatile __bit INT2IF __attribute__((address(0x7F81)));
[; ;pic18f4620.h: 7197: extern volatile __bit INT2IP __attribute__((address(0x7F87)));
[; ;pic18f4620.h: 7200: extern volatile __bit INT2P __attribute__((address(0x7F87)));
[; ;pic18f4620.h: 7203: extern volatile __bit INTEDG0 __attribute__((address(0x7F8E)));
[; ;pic18f4620.h: 7206: extern volatile __bit INTEDG1 __attribute__((address(0x7F8D)));
[; ;pic18f4620.h: 7209: extern volatile __bit INTEDG2 __attribute__((address(0x7F8C)));
[; ;pic18f4620.h: 7212: extern volatile __bit INTSRC __attribute__((address(0x7CDF)));
[; ;pic18f4620.h: 7215: extern volatile __bit IOFS __attribute__((address(0x7E9A)));
[; ;pic18f4620.h: 7218: extern volatile __bit IPEN __attribute__((address(0x7E87)));
[; ;pic18f4620.h: 7221: extern volatile __bit IRCF0 __attribute__((address(0x7E9C)));
[; ;pic18f4620.h: 7224: extern volatile __bit IRCF1 __attribute__((address(0x7E9D)));
[; ;pic18f4620.h: 7227: extern volatile __bit IRCF2 __attribute__((address(0x7E9E)));
[; ;pic18f4620.h: 7230: extern volatile __bit IRVST __attribute__((address(0x7E95)));
[; ;pic18f4620.h: 7233: extern volatile __bit IVRST __attribute__((address(0x7E95)));
[; ;pic18f4620.h: 7236: extern volatile __bit KBI0 __attribute__((address(0x7C0C)));
[; ;pic18f4620.h: 7239: extern volatile __bit KBI1 __attribute__((address(0x7C0D)));
[; ;pic18f4620.h: 7242: extern volatile __bit KBI2 __attribute__((address(0x7C0E)));
[; ;pic18f4620.h: 7245: extern volatile __bit KBI3 __attribute__((address(0x7C0F)));
[; ;pic18f4620.h: 7248: extern volatile __bit LA0 __attribute__((address(0x7C48)));
[; ;pic18f4620.h: 7251: extern volatile __bit LA1 __attribute__((address(0x7C49)));
[; ;pic18f4620.h: 7254: extern volatile __bit LA2 __attribute__((address(0x7C4A)));
[; ;pic18f4620.h: 7257: extern volatile __bit LA3 __attribute__((address(0x7C4B)));
[; ;pic18f4620.h: 7260: extern volatile __bit LA4 __attribute__((address(0x7C4C)));
[; ;pic18f4620.h: 7263: extern volatile __bit LA5 __attribute__((address(0x7C4D)));
[; ;pic18f4620.h: 7266: extern volatile __bit LA6 __attribute__((address(0x7C4E)));
[; ;pic18f4620.h: 7269: extern volatile __bit LA7 __attribute__((address(0x7C4F)));
[; ;pic18f4620.h: 7272: extern volatile __bit LATA0 __attribute__((address(0x7C48)));
[; ;pic18f4620.h: 7275: extern volatile __bit LATA1 __attribute__((address(0x7C49)));
[; ;pic18f4620.h: 7278: extern volatile __bit LATA2 __attribute__((address(0x7C4A)));
[; ;pic18f4620.h: 7281: extern volatile __bit LATA3 __attribute__((address(0x7C4B)));
[; ;pic18f4620.h: 7284: extern volatile __bit LATA4 __attribute__((address(0x7C4C)));
[; ;pic18f4620.h: 7287: extern volatile __bit LATA5 __attribute__((address(0x7C4D)));
[; ;pic18f4620.h: 7290: extern volatile __bit LATA6 __attribute__((address(0x7C4E)));
[; ;pic18f4620.h: 7293: extern volatile __bit LATA7 __attribute__((address(0x7C4F)));
[; ;pic18f4620.h: 7296: extern volatile __bit LATB0 __attribute__((address(0x7C50)));
[; ;pic18f4620.h: 7299: extern volatile __bit LATB1 __attribute__((address(0x7C51)));
[; ;pic18f4620.h: 7302: extern volatile __bit LATB2 __attribute__((address(0x7C52)));
[; ;pic18f4620.h: 7305: extern volatile __bit LATB3 __attribute__((address(0x7C53)));
[; ;pic18f4620.h: 7308: extern volatile __bit LATB4 __attribute__((address(0x7C54)));
[; ;pic18f4620.h: 7311: extern volatile __bit LATB5 __attribute__((address(0x7C55)));
[; ;pic18f4620.h: 7314: extern volatile __bit LATB6 __attribute__((address(0x7C56)));
[; ;pic18f4620.h: 7317: extern volatile __bit LATB7 __attribute__((address(0x7C57)));
[; ;pic18f4620.h: 7320: extern volatile __bit LATC0 __attribute__((address(0x7C58)));
[; ;pic18f4620.h: 7323: extern volatile __bit LATC1 __attribute__((address(0x7C59)));
[; ;pic18f4620.h: 7326: extern volatile __bit LATC2 __attribute__((address(0x7C5A)));
[; ;pic18f4620.h: 7329: extern volatile __bit LATC3 __attribute__((address(0x7C5B)));
[; ;pic18f4620.h: 7332: extern volatile __bit LATC4 __attribute__((address(0x7C5C)));
[; ;pic18f4620.h: 7335: extern volatile __bit LATC5 __attribute__((address(0x7C5D)));
[; ;pic18f4620.h: 7338: extern volatile __bit LATC6 __attribute__((address(0x7C5E)));
[; ;pic18f4620.h: 7341: extern volatile __bit LATC7 __attribute__((address(0x7C5F)));
[; ;pic18f4620.h: 7344: extern volatile __bit LATD0 __attribute__((address(0x7C60)));
[; ;pic18f4620.h: 7347: extern volatile __bit LATD1 __attribute__((address(0x7C61)));
[; ;pic18f4620.h: 7350: extern volatile __bit LATD2 __attribute__((address(0x7C62)));
[; ;pic18f4620.h: 7353: extern volatile __bit LATD3 __attribute__((address(0x7C63)));
[; ;pic18f4620.h: 7356: extern volatile __bit LATD4 __attribute__((address(0x7C64)));
[; ;pic18f4620.h: 7359: extern volatile __bit LATD5 __attribute__((address(0x7C65)));
[; ;pic18f4620.h: 7362: extern volatile __bit LATD6 __attribute__((address(0x7C66)));
[; ;pic18f4620.h: 7365: extern volatile __bit LATD7 __attribute__((address(0x7C67)));
[; ;pic18f4620.h: 7368: extern volatile __bit LATE0 __attribute__((address(0x7C68)));
[; ;pic18f4620.h: 7371: extern volatile __bit LATE1 __attribute__((address(0x7C69)));
[; ;pic18f4620.h: 7374: extern volatile __bit LATE2 __attribute__((address(0x7C6A)));
[; ;pic18f4620.h: 7377: extern volatile __bit LB0 __attribute__((address(0x7C50)));
[; ;pic18f4620.h: 7380: extern volatile __bit LB1 __attribute__((address(0x7C51)));
[; ;pic18f4620.h: 7383: extern volatile __bit LB2 __attribute__((address(0x7C52)));
[; ;pic18f4620.h: 7386: extern volatile __bit LB3 __attribute__((address(0x7C53)));
[; ;pic18f4620.h: 7389: extern volatile __bit LB4 __attribute__((address(0x7C54)));
[; ;pic18f4620.h: 7392: extern volatile __bit LB5 __attribute__((address(0x7C55)));
[; ;pic18f4620.h: 7395: extern volatile __bit LB6 __attribute__((address(0x7C56)));
[; ;pic18f4620.h: 7398: extern volatile __bit LB7 __attribute__((address(0x7C57)));
[; ;pic18f4620.h: 7401: extern volatile __bit LC0 __attribute__((address(0x7C58)));
[; ;pic18f4620.h: 7404: extern volatile __bit LC1 __attribute__((address(0x7C59)));
[; ;pic18f4620.h: 7407: extern volatile __bit LC2 __attribute__((address(0x7C5A)));
[; ;pic18f4620.h: 7410: extern volatile __bit LC3 __attribute__((address(0x7C5B)));
[; ;pic18f4620.h: 7413: extern volatile __bit LC4 __attribute__((address(0x7C5C)));
[; ;pic18f4620.h: 7416: extern volatile __bit LC5 __attribute__((address(0x7C5D)));
[; ;pic18f4620.h: 7419: extern volatile __bit LC6 __attribute__((address(0x7C5E)));
[; ;pic18f4620.h: 7422: extern volatile __bit LC7 __attribute__((address(0x7C5F)));
[; ;pic18f4620.h: 7425: extern volatile __bit LD0 __attribute__((address(0x7C60)));
[; ;pic18f4620.h: 7428: extern volatile __bit LD1 __attribute__((address(0x7C61)));
[; ;pic18f4620.h: 7431: extern volatile __bit LD2 __attribute__((address(0x7C62)));
[; ;pic18f4620.h: 7434: extern volatile __bit LD3 __attribute__((address(0x7C63)));
[; ;pic18f4620.h: 7437: extern volatile __bit LD4 __attribute__((address(0x7C64)));
[; ;pic18f4620.h: 7440: extern volatile __bit LD5 __attribute__((address(0x7C65)));
[; ;pic18f4620.h: 7443: extern volatile __bit LD6 __attribute__((address(0x7C66)));
[; ;pic18f4620.h: 7446: extern volatile __bit LD7 __attribute__((address(0x7C67)));
[; ;pic18f4620.h: 7449: extern volatile __bit LE0 __attribute__((address(0x7C68)));
[; ;pic18f4620.h: 7452: extern volatile __bit LE1 __attribute__((address(0x7C69)));
[; ;pic18f4620.h: 7455: extern volatile __bit LE2 __attribute__((address(0x7C6A)));
[; ;pic18f4620.h: 7458: extern volatile __bit LVDEN __attribute__((address(0x7E94)));
[; ;pic18f4620.h: 7461: extern volatile __bit LVDIE __attribute__((address(0x7D02)));
[; ;pic18f4620.h: 7464: extern volatile __bit LVDIF __attribute__((address(0x7D0A)));
[; ;pic18f4620.h: 7467: extern volatile __bit LVDIN __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 7470: extern volatile __bit LVDIP __attribute__((address(0x7D12)));
[; ;pic18f4620.h: 7473: extern volatile __bit LVDL0 __attribute__((address(0x7E90)));
[; ;pic18f4620.h: 7476: extern volatile __bit LVDL1 __attribute__((address(0x7E91)));
[; ;pic18f4620.h: 7479: extern volatile __bit LVDL2 __attribute__((address(0x7E92)));
[; ;pic18f4620.h: 7482: extern volatile __bit LVDL3 __attribute__((address(0x7E93)));
[; ;pic18f4620.h: 7485: extern volatile __bit LVV0 __attribute__((address(0x7E90)));
[; ;pic18f4620.h: 7488: extern volatile __bit LVV1 __attribute__((address(0x7E91)));
[; ;pic18f4620.h: 7491: extern volatile __bit LVV2 __attribute__((address(0x7E92)));
[; ;pic18f4620.h: 7494: extern volatile __bit LVV3 __attribute__((address(0x7E93)));
[; ;pic18f4620.h: 7497: extern volatile __bit MCLR __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 7500: extern volatile __bit NEGATIVE __attribute__((address(0x7EC4)));
[; ;pic18f4620.h: 7503: extern volatile __bit NOT_A __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7506: extern volatile __bit NOT_ADDRESS __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 7509: extern volatile __bit NOT_BOR __attribute__((address(0x7E80)));
[; ;pic18f4620.h: 7512: extern volatile __bit NOT_CS __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 7515: extern volatile __bit NOT_DONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 7518: extern volatile __bit NOT_MCLR __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 7521: extern volatile __bit NOT_PD __attribute__((address(0x7E82)));
[; ;pic18f4620.h: 7524: extern volatile __bit NOT_POR __attribute__((address(0x7E81)));
[; ;pic18f4620.h: 7527: extern volatile __bit NOT_RBPU __attribute__((address(0x7F8F)));
[; ;pic18f4620.h: 7530: extern volatile __bit NOT_RD __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 7533: extern volatile __bit NOT_RI __attribute__((address(0x7E84)));
[; ;pic18f4620.h: 7536: extern volatile __bit NOT_SS __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 7539: extern volatile __bit NOT_T1SYNC __attribute__((address(0x7E6A)));
[; ;pic18f4620.h: 7542: extern volatile __bit NOT_T3SYNC __attribute__((address(0x7D8A)));
[; ;pic18f4620.h: 7545: extern volatile __bit NOT_TO __attribute__((address(0x7E83)));
[; ;pic18f4620.h: 7548: extern volatile __bit NOT_W __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7551: extern volatile __bit NOT_WR __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 7554: extern volatile __bit NOT_WRITE __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7557: extern volatile __bit OBF __attribute__((address(0x7CB6)));
[; ;pic18f4620.h: 7560: extern volatile __bit OERR __attribute__((address(0x7D59)));
[; ;pic18f4620.h: 7563: extern volatile __bit OSCFIE __attribute__((address(0x7D07)));
[; ;pic18f4620.h: 7566: extern volatile __bit OSCFIF __attribute__((address(0x7D0F)));
[; ;pic18f4620.h: 7569: extern volatile __bit OSCFIP __attribute__((address(0x7D17)));
[; ;pic18f4620.h: 7572: extern volatile __bit OSTS __attribute__((address(0x7E9B)));
[; ;pic18f4620.h: 7575: extern volatile __bit OV __attribute__((address(0x7EC3)));
[; ;pic18f4620.h: 7578: extern volatile __bit OVERFLOW __attribute__((address(0x7EC3)));
[; ;pic18f4620.h: 7581: extern volatile __bit P1B __attribute__((address(0x7C1D)));
[; ;pic18f4620.h: 7584: extern volatile __bit P1C __attribute__((address(0x7C1E)));
[; ;pic18f4620.h: 7587: extern volatile __bit P1D __attribute__((address(0x7C1F)));
[; ;pic18f4620.h: 7590: extern volatile __bit P1M0 __attribute__((address(0x7DEE)));
[; ;pic18f4620.h: 7593: extern volatile __bit P1M1 __attribute__((address(0x7DEF)));
[; ;pic18f4620.h: 7596: extern volatile __bit PA1 __attribute__((address(0x7C12)));
[; ;pic18f4620.h: 7599: extern volatile __bit PA2 __attribute__((address(0x7C11)));
[; ;pic18f4620.h: 7602: extern volatile __bit PB2 __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 7605: extern volatile __bit PC2 __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 7608: extern volatile __bit PC3E __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 7611: extern volatile __bit PCFG0 __attribute__((address(0x7E08)));
[; ;pic18f4620.h: 7614: extern volatile __bit PCFG1 __attribute__((address(0x7E09)));
[; ;pic18f4620.h: 7617: extern volatile __bit PCFG2 __attribute__((address(0x7E0A)));
[; ;pic18f4620.h: 7620: extern volatile __bit PCFG3 __attribute__((address(0x7E0B)));
[; ;pic18f4620.h: 7623: extern volatile __bit PD __attribute__((address(0x7E82)));
[; ;pic18f4620.h: 7626: extern volatile __bit PD2 __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 7629: extern volatile __bit PDC0 __attribute__((address(0x7DB8)));
[; ;pic18f4620.h: 7632: extern volatile __bit PDC1 __attribute__((address(0x7DB9)));
[; ;pic18f4620.h: 7635: extern volatile __bit PDC2 __attribute__((address(0x7DBA)));
[; ;pic18f4620.h: 7638: extern volatile __bit PDC3 __attribute__((address(0x7DBB)));
[; ;pic18f4620.h: 7641: extern volatile __bit PDC4 __attribute__((address(0x7DBC)));
[; ;pic18f4620.h: 7644: extern volatile __bit PDC5 __attribute__((address(0x7DBD)));
[; ;pic18f4620.h: 7647: extern volatile __bit PDC6 __attribute__((address(0x7DBE)));
[; ;pic18f4620.h: 7650: extern volatile __bit PEIE __attribute__((address(0x7F96)));
[; ;pic18f4620.h: 7653: extern volatile __bit PEIE_GIEL __attribute__((address(0x7F96)));
[; ;pic18f4620.h: 7656: extern volatile __bit PEN __attribute__((address(0x7E2A)));
[; ;pic18f4620.h: 7659: extern volatile __bit PGC __attribute__((address(0x7C0E)));
[; ;pic18f4620.h: 7662: extern volatile __bit PGD __attribute__((address(0x7C0F)));
[; ;pic18f4620.h: 7665: extern volatile __bit PGM __attribute__((address(0x7C0D)));
[; ;pic18f4620.h: 7668: extern volatile __bit PLLEN __attribute__((address(0x7CDE)));
[; ;pic18f4620.h: 7671: extern volatile __bit POR __attribute__((address(0x7E81)));
[; ;pic18f4620.h: 7674: extern volatile __bit PRSEN __attribute__((address(0x7DBF)));
[; ;pic18f4620.h: 7677: extern volatile __bit PSA __attribute__((address(0x7EAB)));
[; ;pic18f4620.h: 7680: extern volatile __bit PSP0 __attribute__((address(0x7C18)));
[; ;pic18f4620.h: 7683: extern volatile __bit PSP1 __attribute__((address(0x7C19)));
[; ;pic18f4620.h: 7686: extern volatile __bit PSP2 __attribute__((address(0x7C1A)));
[; ;pic18f4620.h: 7689: extern volatile __bit PSP3 __attribute__((address(0x7C1B)));
[; ;pic18f4620.h: 7692: extern volatile __bit PSP4 __attribute__((address(0x7C1C)));
[; ;pic18f4620.h: 7695: extern volatile __bit PSP5 __attribute__((address(0x7C1D)));
[; ;pic18f4620.h: 7698: extern volatile __bit PSP6 __attribute__((address(0x7C1E)));
[; ;pic18f4620.h: 7701: extern volatile __bit PSP7 __attribute__((address(0x7C1F)));
[; ;pic18f4620.h: 7704: extern volatile __bit PSPIE __attribute__((address(0x7CEF)));
[; ;pic18f4620.h: 7707: extern volatile __bit PSPIF __attribute__((address(0x7CF7)));
[; ;pic18f4620.h: 7710: extern volatile __bit PSPIP __attribute__((address(0x7CFF)));
[; ;pic18f4620.h: 7713: extern volatile __bit PSPMODE __attribute__((address(0x7CB4)));
[; ;pic18f4620.h: 7716: extern volatile __bit PSSAC0 __attribute__((address(0x7DB2)));
[; ;pic18f4620.h: 7719: extern volatile __bit PSSAC1 __attribute__((address(0x7DB3)));
[; ;pic18f4620.h: 7722: extern volatile __bit PSSBD0 __attribute__((address(0x7DB0)));
[; ;pic18f4620.h: 7725: extern volatile __bit PSSBD1 __attribute__((address(0x7DB1)));
[; ;pic18f4620.h: 7728: extern volatile __bit __attribute__((__deprecated__)) RA0 __attribute__((address(0x7C00)));
[; ;pic18f4620.h: 7731: extern volatile __bit __attribute__((__deprecated__)) RA1 __attribute__((address(0x7C01)));
[; ;pic18f4620.h: 7734: extern volatile __bit __attribute__((__deprecated__)) RA2 __attribute__((address(0x7C02)));
[; ;pic18f4620.h: 7737: extern volatile __bit __attribute__((__deprecated__)) RA3 __attribute__((address(0x7C03)));
[; ;pic18f4620.h: 7740: extern volatile __bit __attribute__((__deprecated__)) RA4 __attribute__((address(0x7C04)));
[; ;pic18f4620.h: 7743: extern volatile __bit __attribute__((__deprecated__)) RA5 __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 7746: extern volatile __bit __attribute__((__deprecated__)) RA6 __attribute__((address(0x7C06)));
[; ;pic18f4620.h: 7749: extern volatile __bit __attribute__((__deprecated__)) RA7 __attribute__((address(0x7C07)));
[; ;pic18f4620.h: 7752: extern volatile __bit __attribute__((__deprecated__)) RB0 __attribute__((address(0x7C08)));
[; ;pic18f4620.h: 7755: extern volatile __bit __attribute__((__deprecated__)) RB1 __attribute__((address(0x7C09)));
[; ;pic18f4620.h: 7758: extern volatile __bit __attribute__((__deprecated__)) RB2 __attribute__((address(0x7C0A)));
[; ;pic18f4620.h: 7761: extern volatile __bit __attribute__((__deprecated__)) RB3 __attribute__((address(0x7C0B)));
[; ;pic18f4620.h: 7764: extern volatile __bit __attribute__((__deprecated__)) RB4 __attribute__((address(0x7C0C)));
[; ;pic18f4620.h: 7767: extern volatile __bit __attribute__((__deprecated__)) RB5 __attribute__((address(0x7C0D)));
[; ;pic18f4620.h: 7770: extern volatile __bit __attribute__((__deprecated__)) RB6 __attribute__((address(0x7C0E)));
[; ;pic18f4620.h: 7773: extern volatile __bit __attribute__((__deprecated__)) RB7 __attribute__((address(0x7C0F)));
[; ;pic18f4620.h: 7776: extern volatile __bit RBIE __attribute__((address(0x7F93)));
[; ;pic18f4620.h: 7779: extern volatile __bit RBIF __attribute__((address(0x7F90)));
[; ;pic18f4620.h: 7782: extern volatile __bit RBIP __attribute__((address(0x7F88)));
[; ;pic18f4620.h: 7785: extern volatile __bit RBPU __attribute__((address(0x7F8F)));
[; ;pic18f4620.h: 7788: extern volatile __bit __attribute__((__deprecated__)) RC0 __attribute__((address(0x7C10)));
[; ;pic18f4620.h: 7791: extern volatile __bit __attribute__((__deprecated__)) RC1 __attribute__((address(0x7C11)));
[; ;pic18f4620.h: 7794: extern volatile __bit RC1IE __attribute__((address(0x7CED)));
[; ;pic18f4620.h: 7797: extern volatile __bit RC1IF __attribute__((address(0x7CF5)));
[; ;pic18f4620.h: 7800: extern volatile __bit RC1IP __attribute__((address(0x7CFD)));
[; ;pic18f4620.h: 7803: extern volatile __bit __attribute__((__deprecated__)) RC2 __attribute__((address(0x7C12)));
[; ;pic18f4620.h: 7806: extern volatile __bit __attribute__((__deprecated__)) RC3 __attribute__((address(0x7C13)));
[; ;pic18f4620.h: 7809: extern volatile __bit __attribute__((__deprecated__)) RC4 __attribute__((address(0x7C14)));
[; ;pic18f4620.h: 7812: extern volatile __bit __attribute__((__deprecated__)) RC5 __attribute__((address(0x7C15)));
[; ;pic18f4620.h: 7815: extern volatile __bit __attribute__((__deprecated__)) RC6 __attribute__((address(0x7C16)));
[; ;pic18f4620.h: 7818: extern volatile __bit __attribute__((__deprecated__)) RC7 __attribute__((address(0x7C17)));
[; ;pic18f4620.h: 7821: extern volatile __bit RC8_9 __attribute__((address(0x7D5E)));
[; ;pic18f4620.h: 7824: extern volatile __bit RC9 __attribute__((address(0x7D5E)));
[; ;pic18f4620.h: 7827: extern volatile __bit RCD8 __attribute__((address(0x7D58)));
[; ;pic18f4620.h: 7830: extern volatile __bit RCEN __attribute__((address(0x7E2B)));
[; ;pic18f4620.h: 7833: extern volatile __bit RCIDL __attribute__((address(0x7DC6)));
[; ;pic18f4620.h: 7836: extern volatile __bit RCIE __attribute__((address(0x7CED)));
[; ;pic18f4620.h: 7839: extern volatile __bit RCIF __attribute__((address(0x7CF5)));
[; ;pic18f4620.h: 7842: extern volatile __bit RCIP __attribute__((address(0x7CFD)));
[; ;pic18f4620.h: 7845: extern volatile __bit RCMT __attribute__((address(0x7DC6)));
[; ;pic18f4620.h: 7848: extern volatile __bit __attribute__((__deprecated__)) RD __attribute__((address(0x7D30)));
[; ;pic18f4620.h: 7851: extern volatile __bit __attribute__((__deprecated__)) RD0 __attribute__((address(0x7C18)));
[; ;pic18f4620.h: 7854: extern volatile __bit __attribute__((__deprecated__)) RD1 __attribute__((address(0x7C19)));
[; ;pic18f4620.h: 7857: extern volatile __bit RD163 __attribute__((address(0x7D8F)));
[; ;pic18f4620.h: 7860: extern volatile __bit __attribute__((__deprecated__)) RD2 __attribute__((address(0x7C1A)));
[; ;pic18f4620.h: 7863: extern volatile __bit __attribute__((__deprecated__)) RD3 __attribute__((address(0x7C1B)));
[; ;pic18f4620.h: 7866: extern volatile __bit __attribute__((__deprecated__)) RD4 __attribute__((address(0x7C1C)));
[; ;pic18f4620.h: 7869: extern volatile __bit __attribute__((__deprecated__)) RD5 __attribute__((address(0x7C1D)));
[; ;pic18f4620.h: 7872: extern volatile __bit __attribute__((__deprecated__)) RD6 __attribute__((address(0x7C1E)));
[; ;pic18f4620.h: 7875: extern volatile __bit __attribute__((__deprecated__)) RD7 __attribute__((address(0x7C1F)));
[; ;pic18f4620.h: 7878: extern volatile __bit RDE __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 7881: extern volatile __bit __attribute__((__deprecated__)) RE0 __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 7884: extern volatile __bit __attribute__((__deprecated__)) RE1 __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 7887: extern volatile __bit __attribute__((__deprecated__)) RE2 __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 7890: extern volatile __bit __attribute__((__deprecated__)) RE3 __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 7893: extern volatile __bit RI __attribute__((address(0x7E84)));
[; ;pic18f4620.h: 7896: extern volatile __bit RJPU __attribute__((address(0x7C07)));
[; ;pic18f4620.h: 7899: extern volatile __bit RSEN __attribute__((address(0x7E29)));
[; ;pic18f4620.h: 7902: extern volatile __bit RW __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7905: extern volatile __bit RX __attribute__((address(0x7C17)));
[; ;pic18f4620.h: 7908: extern volatile __bit RX9 __attribute__((address(0x7D5E)));
[; ;pic18f4620.h: 7911: extern volatile __bit RX9D __attribute__((address(0x7D58)));
[; ;pic18f4620.h: 7914: extern volatile __bit RXCKP __attribute__((address(0x7DC5)));
[; ;pic18f4620.h: 7917: extern volatile __bit RXDTP __attribute__((address(0x7DC5)));
[; ;pic18f4620.h: 7920: extern volatile __bit R_NOT_W __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7923: extern volatile __bit R_W __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7926: extern volatile __bit R_nW __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 7929: extern volatile __bit SBOREN __attribute__((address(0x7E86)));
[; ;pic18f4620.h: 7932: extern volatile __bit SCK __attribute__((address(0x7C13)));
[; ;pic18f4620.h: 7935: extern volatile __bit SCKP __attribute__((address(0x7DC4)));
[; ;pic18f4620.h: 7938: extern volatile __bit SCL __attribute__((address(0x7C13)));
[; ;pic18f4620.h: 7941: extern volatile __bit SCS0 __attribute__((address(0x7E98)));
[; ;pic18f4620.h: 7944: extern volatile __bit SCS1 __attribute__((address(0x7E99)));
[; ;pic18f4620.h: 7947: extern volatile __bit SDA __attribute__((address(0x7C14)));
[; ;pic18f4620.h: 7950: extern volatile __bit SDI __attribute__((address(0x7C14)));
[; ;pic18f4620.h: 7953: extern volatile __bit SDO __attribute__((address(0x7C15)));
[; ;pic18f4620.h: 7956: extern volatile __bit SEN __attribute__((address(0x7E28)));
[; ;pic18f4620.h: 7959: extern volatile __bit SENDB __attribute__((address(0x7D63)));
[; ;pic18f4620.h: 7962: extern volatile __bit SENDB1 __attribute__((address(0x7D63)));
[; ;pic18f4620.h: 7965: extern volatile __bit SMP __attribute__((address(0x7E3F)));
[; ;pic18f4620.h: 7968: extern volatile __bit SOSCEN __attribute__((address(0x7E6B)));
[; ;pic18f4620.h: 7971: extern volatile __bit SOSCEN3 __attribute__((address(0x7D8B)));
[; ;pic18f4620.h: 7974: extern volatile __bit SP0 __attribute__((address(0x7FE0)));
[; ;pic18f4620.h: 7977: extern volatile __bit SP1 __attribute__((address(0x7FE1)));
[; ;pic18f4620.h: 7980: extern volatile __bit SP2 __attribute__((address(0x7FE2)));
[; ;pic18f4620.h: 7983: extern volatile __bit SP3 __attribute__((address(0x7FE3)));
[; ;pic18f4620.h: 7986: extern volatile __bit SP4 __attribute__((address(0x7FE4)));
[; ;pic18f4620.h: 7989: extern volatile __bit SPEN __attribute__((address(0x7D5F)));
[; ;pic18f4620.h: 7992: extern volatile __bit SREN __attribute__((address(0x7D5D)));
[; ;pic18f4620.h: 7995: extern volatile __bit SRENA __attribute__((address(0x7D5D)));
[; ;pic18f4620.h: 7998: extern volatile __bit SS __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 8001: extern volatile __bit SS2 __attribute__((address(0x7C1F)));
[; ;pic18f4620.h: 8004: extern volatile __bit SSPEN __attribute__((address(0x7E35)));
[; ;pic18f4620.h: 8007: extern volatile __bit SSPIE __attribute__((address(0x7CEB)));
[; ;pic18f4620.h: 8010: extern volatile __bit SSPIF __attribute__((address(0x7CF3)));
[; ;pic18f4620.h: 8013: extern volatile __bit SSPIP __attribute__((address(0x7CFB)));
[; ;pic18f4620.h: 8016: extern volatile __bit SSPM0 __attribute__((address(0x7E30)));
[; ;pic18f4620.h: 8019: extern volatile __bit SSPM1 __attribute__((address(0x7E31)));
[; ;pic18f4620.h: 8022: extern volatile __bit SSPM2 __attribute__((address(0x7E32)));
[; ;pic18f4620.h: 8025: extern volatile __bit SSPM3 __attribute__((address(0x7E33)));
[; ;pic18f4620.h: 8028: extern volatile __bit SSPOV __attribute__((address(0x7E36)));
[; ;pic18f4620.h: 8031: extern volatile __bit START __attribute__((address(0x7E3B)));
[; ;pic18f4620.h: 8034: extern volatile __bit STKFUL __attribute__((address(0x7FE7)));
[; ;pic18f4620.h: 8037: extern volatile __bit STKOVF __attribute__((address(0x7FE7)));
[; ;pic18f4620.h: 8040: extern volatile __bit STKPTR0 __attribute__((address(0x7FE0)));
[; ;pic18f4620.h: 8043: extern volatile __bit STKPTR1 __attribute__((address(0x7FE1)));
[; ;pic18f4620.h: 8046: extern volatile __bit STKPTR2 __attribute__((address(0x7FE2)));
[; ;pic18f4620.h: 8049: extern volatile __bit STKPTR3 __attribute__((address(0x7FE3)));
[; ;pic18f4620.h: 8052: extern volatile __bit STKPTR4 __attribute__((address(0x7FE4)));
[; ;pic18f4620.h: 8055: extern volatile __bit STKUNF __attribute__((address(0x7FE6)));
[; ;pic18f4620.h: 8058: extern volatile __bit STOP __attribute__((address(0x7E3C)));
[; ;pic18f4620.h: 8061: extern volatile __bit SWDTE __attribute__((address(0x7E88)));
[; ;pic18f4620.h: 8064: extern volatile __bit SWDTEN __attribute__((address(0x7E88)));
[; ;pic18f4620.h: 8067: extern volatile __bit SYNC __attribute__((address(0x7D64)));
[; ;pic18f4620.h: 8070: extern volatile __bit SYNC1 __attribute__((address(0x7D64)));
[; ;pic18f4620.h: 8073: extern volatile __bit T016BIT __attribute__((address(0x7EAE)));
[; ;pic18f4620.h: 8076: extern volatile __bit T08BIT __attribute__((address(0x7EAE)));
[; ;pic18f4620.h: 8079: extern volatile __bit T0CKI __attribute__((address(0x7C04)));
[; ;pic18f4620.h: 8082: extern volatile __bit T0CS __attribute__((address(0x7EAD)));
[; ;pic18f4620.h: 8085: extern volatile __bit T0IE __attribute__((address(0x7F95)));
[; ;pic18f4620.h: 8088: extern volatile __bit T0IF __attribute__((address(0x7F92)));
[; ;pic18f4620.h: 8091: extern volatile __bit T0PS0 __attribute__((address(0x7EA8)));
[; ;pic18f4620.h: 8094: extern volatile __bit T0PS1 __attribute__((address(0x7EA9)));
[; ;pic18f4620.h: 8097: extern volatile __bit T0PS2 __attribute__((address(0x7EAA)));
[; ;pic18f4620.h: 8100: extern volatile __bit T0SE __attribute__((address(0x7EAC)));
[; ;pic18f4620.h: 8103: extern volatile __bit T13CKI __attribute__((address(0x7C10)));
[; ;pic18f4620.h: 8106: extern volatile __bit T1CKI __attribute__((address(0x7C10)));
[; ;pic18f4620.h: 8109: extern volatile __bit T1CKPS0 __attribute__((address(0x7E6C)));
[; ;pic18f4620.h: 8112: extern volatile __bit T1CKPS1 __attribute__((address(0x7E6D)));
[; ;pic18f4620.h: 8115: extern volatile __bit T1OSCEN __attribute__((address(0x7E6B)));
[; ;pic18f4620.h: 8118: extern volatile __bit T1OSI __attribute__((address(0x7C11)));
[; ;pic18f4620.h: 8121: extern volatile __bit T1OSO __attribute__((address(0x7C10)));
[; ;pic18f4620.h: 8124: extern volatile __bit T1RD16 __attribute__((address(0x7E6F)));
[; ;pic18f4620.h: 8127: extern volatile __bit T1RUN __attribute__((address(0x7E6E)));
[; ;pic18f4620.h: 8130: extern volatile __bit T1SYNC __attribute__((address(0x7E6A)));
[; ;pic18f4620.h: 8133: extern volatile __bit T2CKPS0 __attribute__((address(0x7E50)));
[; ;pic18f4620.h: 8136: extern volatile __bit T2CKPS1 __attribute__((address(0x7E51)));
[; ;pic18f4620.h: 8139: extern volatile __bit T2OUTPS0 __attribute__((address(0x7E53)));
[; ;pic18f4620.h: 8142: extern volatile __bit T2OUTPS1 __attribute__((address(0x7E54)));
[; ;pic18f4620.h: 8145: extern volatile __bit T2OUTPS2 __attribute__((address(0x7E55)));
[; ;pic18f4620.h: 8148: extern volatile __bit T2OUTPS3 __attribute__((address(0x7E56)));
[; ;pic18f4620.h: 8151: extern volatile __bit T3CCP1 __attribute__((address(0x7D8B)));
[; ;pic18f4620.h: 8154: extern volatile __bit T3CCP2 __attribute__((address(0x7D8E)));
[; ;pic18f4620.h: 8157: extern volatile __bit T3CKPS0 __attribute__((address(0x7D8C)));
[; ;pic18f4620.h: 8160: extern volatile __bit T3CKPS1 __attribute__((address(0x7D8D)));
[; ;pic18f4620.h: 8163: extern volatile __bit T3RD16 __attribute__((address(0x7D8F)));
[; ;pic18f4620.h: 8166: extern volatile __bit T3SYNC __attribute__((address(0x7D8A)));
[; ;pic18f4620.h: 8169: extern volatile __bit TMR0IE __attribute__((address(0x7F95)));
[; ;pic18f4620.h: 8172: extern volatile __bit TMR0IF __attribute__((address(0x7F92)));
[; ;pic18f4620.h: 8175: extern volatile __bit TMR0IP __attribute__((address(0x7F8A)));
[; ;pic18f4620.h: 8178: extern volatile __bit TMR0ON __attribute__((address(0x7EAF)));
[; ;pic18f4620.h: 8181: extern volatile __bit TMR1CS __attribute__((address(0x7E69)));
[; ;pic18f4620.h: 8184: extern volatile __bit TMR1IE __attribute__((address(0x7CE8)));
[; ;pic18f4620.h: 8187: extern volatile __bit TMR1IF __attribute__((address(0x7CF0)));
[; ;pic18f4620.h: 8190: extern volatile __bit TMR1IP __attribute__((address(0x7CF8)));
[; ;pic18f4620.h: 8193: extern volatile __bit TMR1ON __attribute__((address(0x7E68)));
[; ;pic18f4620.h: 8196: extern volatile __bit TMR2IE __attribute__((address(0x7CE9)));
[; ;pic18f4620.h: 8199: extern volatile __bit TMR2IF __attribute__((address(0x7CF1)));
[; ;pic18f4620.h: 8202: extern volatile __bit TMR2IP __attribute__((address(0x7CF9)));
[; ;pic18f4620.h: 8205: extern volatile __bit TMR2ON __attribute__((address(0x7E52)));
[; ;pic18f4620.h: 8208: extern volatile __bit TMR3CS __attribute__((address(0x7D89)));
[; ;pic18f4620.h: 8211: extern volatile __bit TMR3IE __attribute__((address(0x7D01)));
[; ;pic18f4620.h: 8214: extern volatile __bit TMR3IF __attribute__((address(0x7D09)));
[; ;pic18f4620.h: 8217: extern volatile __bit TMR3IP __attribute__((address(0x7D11)));
[; ;pic18f4620.h: 8220: extern volatile __bit TMR3ON __attribute__((address(0x7D88)));
[; ;pic18f4620.h: 8223: extern volatile __bit TO __attribute__((address(0x7E83)));
[; ;pic18f4620.h: 8226: extern volatile __bit TRISA0 __attribute__((address(0x7C90)));
[; ;pic18f4620.h: 8229: extern volatile __bit TRISA1 __attribute__((address(0x7C91)));
[; ;pic18f4620.h: 8232: extern volatile __bit TRISA2 __attribute__((address(0x7C92)));
[; ;pic18f4620.h: 8235: extern volatile __bit TRISA3 __attribute__((address(0x7C93)));
[; ;pic18f4620.h: 8238: extern volatile __bit TRISA4 __attribute__((address(0x7C94)));
[; ;pic18f4620.h: 8241: extern volatile __bit TRISA5 __attribute__((address(0x7C95)));
[; ;pic18f4620.h: 8244: extern volatile __bit TRISA6 __attribute__((address(0x7C96)));
[; ;pic18f4620.h: 8247: extern volatile __bit TRISA7 __attribute__((address(0x7C97)));
[; ;pic18f4620.h: 8250: extern volatile __bit TRISB0 __attribute__((address(0x7C98)));
[; ;pic18f4620.h: 8253: extern volatile __bit TRISB1 __attribute__((address(0x7C99)));
[; ;pic18f4620.h: 8256: extern volatile __bit TRISB2 __attribute__((address(0x7C9A)));
[; ;pic18f4620.h: 8259: extern volatile __bit TRISB3 __attribute__((address(0x7C9B)));
[; ;pic18f4620.h: 8262: extern volatile __bit TRISB4 __attribute__((address(0x7C9C)));
[; ;pic18f4620.h: 8265: extern volatile __bit TRISB5 __attribute__((address(0x7C9D)));
[; ;pic18f4620.h: 8268: extern volatile __bit TRISB6 __attribute__((address(0x7C9E)));
[; ;pic18f4620.h: 8271: extern volatile __bit TRISB7 __attribute__((address(0x7C9F)));
[; ;pic18f4620.h: 8274: extern volatile __bit TRISC0 __attribute__((address(0x7CA0)));
[; ;pic18f4620.h: 8277: extern volatile __bit TRISC1 __attribute__((address(0x7CA1)));
[; ;pic18f4620.h: 8280: extern volatile __bit TRISC2 __attribute__((address(0x7CA2)));
[; ;pic18f4620.h: 8283: extern volatile __bit TRISC3 __attribute__((address(0x7CA3)));
[; ;pic18f4620.h: 8286: extern volatile __bit TRISC4 __attribute__((address(0x7CA4)));
[; ;pic18f4620.h: 8289: extern volatile __bit TRISC5 __attribute__((address(0x7CA5)));
[; ;pic18f4620.h: 8292: extern volatile __bit TRISC6 __attribute__((address(0x7CA6)));
[; ;pic18f4620.h: 8295: extern volatile __bit TRISC7 __attribute__((address(0x7CA7)));
[; ;pic18f4620.h: 8298: extern volatile __bit TRISD0 __attribute__((address(0x7CA8)));
[; ;pic18f4620.h: 8301: extern volatile __bit TRISD1 __attribute__((address(0x7CA9)));
[; ;pic18f4620.h: 8304: extern volatile __bit TRISD2 __attribute__((address(0x7CAA)));
[; ;pic18f4620.h: 8307: extern volatile __bit TRISD3 __attribute__((address(0x7CAB)));
[; ;pic18f4620.h: 8310: extern volatile __bit TRISD4 __attribute__((address(0x7CAC)));
[; ;pic18f4620.h: 8313: extern volatile __bit TRISD5 __attribute__((address(0x7CAD)));
[; ;pic18f4620.h: 8316: extern volatile __bit TRISD6 __attribute__((address(0x7CAE)));
[; ;pic18f4620.h: 8319: extern volatile __bit TRISD7 __attribute__((address(0x7CAF)));
[; ;pic18f4620.h: 8322: extern volatile __bit TRISE0 __attribute__((address(0x7CB0)));
[; ;pic18f4620.h: 8325: extern volatile __bit TRISE1 __attribute__((address(0x7CB1)));
[; ;pic18f4620.h: 8328: extern volatile __bit TRISE2 __attribute__((address(0x7CB2)));
[; ;pic18f4620.h: 8331: extern volatile __bit TRMT __attribute__((address(0x7D61)));
[; ;pic18f4620.h: 8334: extern volatile __bit TRMT1 __attribute__((address(0x7D61)));
[; ;pic18f4620.h: 8337: extern volatile __bit TUN0 __attribute__((address(0x7CD8)));
[; ;pic18f4620.h: 8340: extern volatile __bit TUN1 __attribute__((address(0x7CD9)));
[; ;pic18f4620.h: 8343: extern volatile __bit TUN2 __attribute__((address(0x7CDA)));
[; ;pic18f4620.h: 8346: extern volatile __bit TUN3 __attribute__((address(0x7CDB)));
[; ;pic18f4620.h: 8349: extern volatile __bit TUN4 __attribute__((address(0x7CDC)));
[; ;pic18f4620.h: 8352: extern volatile __bit TX __attribute__((address(0x7C16)));
[; ;pic18f4620.h: 8355: extern volatile __bit TX1IE __attribute__((address(0x7CEC)));
[; ;pic18f4620.h: 8358: extern volatile __bit TX1IF __attribute__((address(0x7CF4)));
[; ;pic18f4620.h: 8361: extern volatile __bit TX1IP __attribute__((address(0x7CFC)));
[; ;pic18f4620.h: 8364: extern volatile __bit TX8_9 __attribute__((address(0x7D66)));
[; ;pic18f4620.h: 8367: extern volatile __bit TX9 __attribute__((address(0x7D66)));
[; ;pic18f4620.h: 8370: extern volatile __bit TX91 __attribute__((address(0x7D66)));
[; ;pic18f4620.h: 8373: extern volatile __bit TX9D __attribute__((address(0x7D60)));
[; ;pic18f4620.h: 8376: extern volatile __bit TX9D1 __attribute__((address(0x7D60)));
[; ;pic18f4620.h: 8379: extern volatile __bit TXCKP __attribute__((address(0x7DC4)));
[; ;pic18f4620.h: 8382: extern volatile __bit TXD8 __attribute__((address(0x7D60)));
[; ;pic18f4620.h: 8385: extern volatile __bit TXEN __attribute__((address(0x7D65)));
[; ;pic18f4620.h: 8388: extern volatile __bit TXEN1 __attribute__((address(0x7D65)));
[; ;pic18f4620.h: 8391: extern volatile __bit TXIE __attribute__((address(0x7CEC)));
[; ;pic18f4620.h: 8394: extern volatile __bit TXIF __attribute__((address(0x7CF4)));
[; ;pic18f4620.h: 8397: extern volatile __bit TXIP __attribute__((address(0x7CFC)));
[; ;pic18f4620.h: 8400: extern volatile __bit UA __attribute__((address(0x7E39)));
[; ;pic18f4620.h: 8403: extern volatile __bit ULPWUIN __attribute__((address(0x7C00)));
[; ;pic18f4620.h: 8406: extern volatile __bit VCFG0 __attribute__((address(0x7E0C)));
[; ;pic18f4620.h: 8409: extern volatile __bit VCFG01 __attribute__((address(0x7E0C)));
[; ;pic18f4620.h: 8412: extern volatile __bit VCFG1 __attribute__((address(0x7E0D)));
[; ;pic18f4620.h: 8415: extern volatile __bit VCFG11 __attribute__((address(0x7E0D)));
[; ;pic18f4620.h: 8418: extern volatile __bit VDIRMAG __attribute__((address(0x7E97)));
[; ;pic18f4620.h: 8421: extern volatile __bit VPP __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 8424: extern volatile __bit W4E __attribute__((address(0x7DC1)));
[; ;pic18f4620.h: 8427: extern volatile __bit WAIT0 __attribute__((address(0x7E5C)));
[; ;pic18f4620.h: 8430: extern volatile __bit WAIT1 __attribute__((address(0x7E5D)));
[; ;pic18f4620.h: 8433: extern volatile __bit WCOL __attribute__((address(0x7E37)));
[; ;pic18f4620.h: 8436: extern volatile __bit WM0 __attribute__((address(0x7E58)));
[; ;pic18f4620.h: 8439: extern volatile __bit WM1 __attribute__((address(0x7E59)));
[; ;pic18f4620.h: 8442: extern volatile __bit __attribute__((__deprecated__)) WR __attribute__((address(0x7D31)));
[; ;pic18f4620.h: 8445: extern volatile __bit WRE __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 8448: extern volatile __bit WREN __attribute__((address(0x7D32)));
[; ;pic18f4620.h: 8451: extern volatile __bit WRERR __attribute__((address(0x7D33)));
[; ;pic18f4620.h: 8454: extern volatile __bit WUE __attribute__((address(0x7DC1)));
[; ;pic18f4620.h: 8457: extern volatile __bit ZERO __attribute__((address(0x7EC2)));
[; ;pic18f4620.h: 8460: extern volatile __bit nA __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 8463: extern volatile __bit nADDRESS __attribute__((address(0x7E3D)));
[; ;pic18f4620.h: 8466: extern volatile __bit nBOR __attribute__((address(0x7E80)));
[; ;pic18f4620.h: 8469: extern volatile __bit nCS __attribute__((address(0x7C22)));
[; ;pic18f4620.h: 8472: extern volatile __bit nDONE __attribute__((address(0x7E11)));
[; ;pic18f4620.h: 8475: extern volatile __bit nMCLR __attribute__((address(0x7C23)));
[; ;pic18f4620.h: 8478: extern volatile __bit nPD __attribute__((address(0x7E82)));
[; ;pic18f4620.h: 8481: extern volatile __bit nPOR __attribute__((address(0x7E81)));
[; ;pic18f4620.h: 8484: extern volatile __bit nRBPU __attribute__((address(0x7F8F)));
[; ;pic18f4620.h: 8487: extern volatile __bit nRD __attribute__((address(0x7C20)));
[; ;pic18f4620.h: 8490: extern volatile __bit nRI __attribute__((address(0x7E84)));
[; ;pic18f4620.h: 8493: extern volatile __bit nSS __attribute__((address(0x7C05)));
[; ;pic18f4620.h: 8496: extern volatile __bit nT1SYNC __attribute__((address(0x7E6A)));
[; ;pic18f4620.h: 8499: extern volatile __bit nT3SYNC __attribute__((address(0x7D8A)));
[; ;pic18f4620.h: 8502: extern volatile __bit nTO __attribute__((address(0x7E83)));
[; ;pic18f4620.h: 8505: extern volatile __bit nW __attribute__((address(0x7E3A)));
[; ;pic18f4620.h: 8508: extern volatile __bit nWR __attribute__((address(0x7C21)));
[; ;pic18f4620.h: 8511: extern volatile __bit nWRITE __attribute__((address(0x7E3A)));
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 158: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 159: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 160: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 194: unsigned char __t1rd16on(void);
[; ;pic18.h: 195: unsigned char __t3rd16on(void);
[; ;pic18.h: 203: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 205: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 207: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;my_ser.h: 7: void setupSerial(void);
[; ;my_ser.h: 8: unsigned char read_byte_no_lib(void);
[; ;my_ser.h: 9: void send_byte_no_lib(unsigned char c);
[; ;my_ser.h: 10: void send_string_no_lib(unsigned char *p);
[; ;my_adc.h: 7: void init_adc_no_lib(void);
[; ;my_adc.h: 8: int read_adc_raw_no_lib(unsigned char channel);
[; ;my_adc.h: 9: float read_adc_voltage(unsigned char channel);
"23 lcd_x8.h
[v _lcd `S266 ~T0 @X0 1 e@3971 ]
[; ;lcd_x8.h: 14: struct lcd_pin_map {
[; ;lcd_x8.h: 17: unsigned un1 : 1;
[; ;lcd_x8.h: 18: unsigned rs : 1;
[; ;lcd_x8.h: 19: unsigned rw : 1;
[; ;lcd_x8.h: 20: unsigned enable : 1;
[; ;lcd_x8.h: 21: unsigned data : 4;
[; ;lcd_x8.h: 23: } lcd __attribute__((address(0xF83)));
[; ;lcd_x8.h: 30: void delay_cycles(unsigned char n);
[; ;lcd_x8.h: 31: void delay_ms(unsigned int n);
[; ;lcd_x8.h: 32: void lcd_send_nibble(unsigned char n);
[; ;lcd_x8.h: 33: void lcd_send_byte(unsigned char cm_data, unsigned char n);
[; ;lcd_x8.h: 34: void lcd_init(void);
[; ;lcd_x8.h: 35: void lcd_gotoxy(unsigned char x, unsigned char y);
[; ;lcd_x8.h: 36: void lcd_putc(char c);
[; ;lcd_x8.h: 37: void lcd_puts(char *s);
[; ;lcd_x8.h: 38: void Lcd_Shift_Right(void);
[; ;lcd_x8.h: 39: void Lcd_Shift_Left(void);
"74 HW2.c
[v _HS `f ~T0 @X0 1 e ]
[i _HS
-> -> 1 `i `f
]
[; ;HW2.c: 74: float HS = 1;
"75
[v _mode `i ~T0 @X0 1 e ]
[i _mode
-> 0 `i
]
[; ;HW2.c: 75: int mode =0;
"76
[v _temp `f ~T0 @X0 1 e ]
[v _sp `f ~T0 @X0 1 e ]
[; ;HW2.c: 76: float temp, sp ;
"77
[v _tempf `f ~T0 @X0 1 e ]
[; ;HW2.c: 77: float tempf;
"78
[v _spf `f ~T0 @X0 1 e ]
[; ;HW2.c: 78: float spf;
"79
[v _Buffer `uc ~T0 @X0 -> 32 `i e ]
[; ;HW2.c: 79: char Buffer[32];
"80
[v _RPS_count `ui ~T0 @X0 1 e ]
[i _RPS_count
-> -> 0 `i `ui
]
[; ;HW2.c: 80: unsigned int RPS_count=0;
"81
[v _RPS `ui ~T0 @X0 1 e ]
[i _RPS
-> -> 0 `i `ui
]
[; ;HW2.c: 81: unsigned int RPS=0;
"82
[v _ft `i ~T0 @X0 1 e ]
[i _ft
-> 0 `i
]
[; ;HW2.c: 82: int ft=0;
[; ;HW2.c: 83: void clockNormalMode(void);
"84
[v _seconds `s ~T0 @X0 1 e ]
[i _seconds
-> -> 20 `i `s
]
[; ;HW2.c: 84: signed short seconds = 20;
"85
[v _minutes `s ~T0 @X0 1 e ]
[i _minutes
-> -> 0 `i `s
]
[; ;HW2.c: 85: signed short minutes = 0;
"86
[v _hours `us ~T0 @X0 1 e ]
[i _hours
-> -> 1 `i `us
]
[; ;HW2.c: 86: unsigned short hours = 1;
"87
[v _clkMode `us ~T0 @X0 1 e ]
[i _clkMode
-> -> 1 `i `us
]
[; ;HW2.c: 87: unsigned short clkMode = 1;
"88
[v _stpMode `us ~T0 @X0 1 e ]
[i _stpMode
-> -> 0 `i `us
]
[; ;HW2.c: 88: unsigned short stpMode = 0;
"89
[v _initial `us ~T0 @X0 1 e ]
[i _initial
-> -> 0 `i `us
]
[; ;HW2.c: 89: unsigned short initial = 0;
"91
[v _reloadTimer0 `(v ~T0 @X0 1 ef ]
"92
{
[; ;HW2.c: 91: void reloadTimer0(void)
[; ;HW2.c: 92: {
[e :U _reloadTimer0 ]
[f ]
[; ;HW2.c: 93: TMR3H = (unsigned char) ((3036 >> 8) & 0x00FF);
"93
[e = _TMR3H -> & >> -> 3036 `i -> 8 `i -> 255 `i `uc ]
[; ;HW2.c: 94: TMR3L = (unsigned char)(3036 & 0x00FF );
"94
[e = _TMR3L -> & -> 3036 `i -> 255 `i `uc ]
[; ;HW2.c: 95: }
"95
[e :UE 267 ]
}
"97
[v _Timer0_isr `(v ~T0 @X0 1 ef ]
"98
{
[; ;HW2.c: 97: void Timer0_isr(void)
[; ;HW2.c: 98: {
[e :U _Timer0_isr ]
[f ]
[; ;HW2.c: 101: INTCONbits.TMR0IF=0;
"101
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;HW2.c: 103: ft=1;
"103
[e = _ft -> 1 `i ]
[; ;HW2.c: 104: reloadTimer0();
"104
[e ( _reloadTimer0 ..  ]
[; ;HW2.c: 106: }
"106
[e :UE 268 ]
}
"107
[v _EXT_Int0_isr `(v ~T0 @X0 1 ef ]
"108
{
[; ;HW2.c: 107: void EXT_Int0_isr(void)
[; ;HW2.c: 108: {
[e :U _EXT_Int0_isr ]
[f ]
[; ;HW2.c: 109: INTCON3bits.INT1IF=0;
"109
[e = . . _INTCON3bits 0 0 -> -> 0 `i `uc ]
[; ;HW2.c: 110: if(mode==5)
"110
[e $ ! == _mode -> 5 `i 270  ]
[; ;HW2.c: 112: {
"112
{
[; ;HW2.c: 113: mode=0;
"113
[e = _mode -> 0 `i ]
"114
}
[; ;HW2.c: 114: }
[e $U 271  ]
"115
[e :U 270 ]
[; ;HW2.c: 115: else{
{
[; ;HW2.c: 116: mode++;
"116
[e ++ _mode -> 1 `i ]
"117
}
[e :U 271 ]
[; ;HW2.c: 117: }
[; ;HW2.c: 119: }
"119
[e :UE 269 ]
}
"121
[v _EXT_Int1_isr `(v ~T0 @X0 1 ef ]
"122
{
[; ;HW2.c: 121: void EXT_Int1_isr(void)
[; ;HW2.c: 122: {
[e :U _EXT_Int1_isr ]
[f ]
[; ;HW2.c: 123: INTCONbits.INT0IF=0;
"123
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;HW2.c: 124: if(HS==5)
"124
[e $ ! == _HS -> -> 5 `i `f 273  ]
[; ;HW2.c: 125: {
"125
{
[; ;HW2.c: 126: HS=0.0;
"126
[e = _HS -> .0.0 `f ]
"127
}
[; ;HW2.c: 127: }
[e $U 274  ]
"128
[e :U 273 ]
[; ;HW2.c: 128: else
[; ;HW2.c: 129: {
"129
{
[; ;HW2.c: 130: HS=HS+0.5;
"130
[e = _HS -> + -> _HS `d .0.5 `f ]
"131
}
[e :U 274 ]
[; ;HW2.c: 131: }
[; ;HW2.c: 132: }
"132
[e :UE 272 ]
}
[v $root$_highIsr `(v ~T0 @X0 0 e ]
"137
[v _highIsr `(v ~T842 @X0 1 ef ]
"139
{
[; ;HW2.c: 137: void __interrupt(high_priority)highIsr(void)
[; ;HW2.c: 139: {
[e :U _highIsr ]
[f ]
[; ;HW2.c: 140: if(INTCONbits.TMR0IF) {
"140
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 276  ]
{
[; ;HW2.c: 142: if (initial == 1 || (initial == 0 && clkMode == 0) ){
"142
[e $ ! || == -> _initial `ui -> -> 1 `i `ui && == -> _initial `ui -> -> 0 `i `ui == -> _clkMode `ui -> -> 0 `i `ui 277  ]
{
[; ;HW2.c: 143: clockNormalMode();
"143
[e ( _clockNormalMode ..  ]
[; ;HW2.c: 144: INTCONbits.TMR0IF = 0;
"144
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;HW2.c: 145: if(temp <= sp- HS) {
"145
[e $ ! <= _temp - _sp _HS 278  ]
{
[; ;HW2.c: 146: PORTCbits.RC5 = 1;
"146
[e = . . _PORTCbits 0 5 -> -> 1 `i `uc ]
"147
}
[; ;HW2.c: 147: }
[e $U 279  ]
"148
[e :U 278 ]
[; ;HW2.c: 148: else if(temp >= (sp + HS)) {
[e $ ! >= _temp + _sp _HS 280  ]
{
[; ;HW2.c: 149: PORTCbits.RC5 = 0;
"149
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
"150
}
[e :U 280 ]
"154
[e :U 279 ]
[; ;HW2.c: 150: }
[; ;HW2.c: 154: reloadTimer0();
[e ( _reloadTimer0 ..  ]
"155
}
[; ;HW2.c: 155: }
[e $U 281  ]
"157
[e :U 277 ]
[; ;HW2.c: 157: else INTCONbits.TMR0IF = 0;
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[e :U 281 ]
"158
}
[; ;HW2.c: 158: }
[e $U 282  ]
"159
[e :U 276 ]
[; ;HW2.c: 159: else if(INTCON3bits.INT1IF)EXT_Int0_isr();
[e $ ! != -> . . _INTCON3bits 0 0 `i -> -> -> 0 `i `Vuc `i 283  ]
[e ( _EXT_Int0_isr ..  ]
[e $U 284  ]
"160
[e :U 283 ]
[; ;HW2.c: 160: else if (INTCONbits.INT0IF)EXT_Int1_isr();
[e $ ! != -> . . _INTCONbits 0 1 `i -> -> -> 0 `i `Vuc `i 285  ]
[e ( _EXT_Int1_isr ..  ]
[e :U 285 ]
"164
[e :U 284 ]
[e :U 282 ]
[; ;HW2.c: 164: }
[e :UE 275 ]
}
"165
[v _delay_ms `(v ~T0 @X0 1 ef1`ui ]
"166
{
[; ;HW2.c: 165: void delay_ms(unsigned int n)
[; ;HW2.c: 166: {
[e :U _delay_ms ]
"165
[v _n `ui ~T0 @X0 1 r1 ]
"166
[f ]
"167
[v _i `i ~T0 @X0 1 a ]
[; ;HW2.c: 167: int i;
[; ;HW2.c: 168: for (i=0; i < n; i++){
"168
{
[e = _i -> 0 `i ]
[e $U 290  ]
[e :U 287 ]
{
[; ;HW2.c: 169: _delaywdt((unsigned long)((1)*(4000000UL/4000.0))) ;
"169
[e ( __delaywdt (1 -> * -> -> 1 `i `d / -> -> 4000000 `ul `d .4000.0 `ul ]
"170
}
"168
[e ++ _i -> 1 `i ]
[e :U 290 ]
[e $ < -> _i `ui _n 287  ]
[e :U 288 ]
"170
}
[; ;HW2.c: 170: }
[; ;HW2.c: 171: }
"171
[e :UE 286 ]
}
"172
[v _clockNormalMode `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 172: void clockNormalMode(void) {
[e :U _clockNormalMode ]
[f ]
[; ;HW2.c: 173: INTCONbits.TMR0IF = 0;
"173
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;HW2.c: 174: if(--seconds <= 0) {
"174
[e $ ! <= -> =- _seconds -> -> 1 `i `s `i -> 0 `i 292  ]
{
[; ;HW2.c: 175: seconds=59;
"175
[e = _seconds -> -> 59 `i `s ]
[; ;HW2.c: 176: if(--minutes == -1) {
"176
[e $ ! == -> =- _minutes -> -> 1 `i `s `i -U -> 1 `i 293  ]
{
[; ;HW2.c: 177: minutes = 59;
"177
[e = _minutes -> -> 59 `i `s ]
[; ;HW2.c: 178: if (--hours == -1){ hours = 0;
"178
[e $ ! == -> =- _hours -> -> 1 `i `us `ui -> -U -> 1 `i `ui 294  ]
{
[e = _hours -> -> 0 `i `us ]
[; ;HW2.c: 179: if (seconds==59 && minutes==59 &&hours==0){
"179
[e $ ! && && == -> _seconds `i -> 59 `i == -> _minutes `i -> 59 `i == -> _hours `ui -> -> 0 `i `ui 295  ]
{
[; ;HW2.c: 180: hours=0;
"180
[e = _hours -> -> 0 `i `us ]
[; ;HW2.c: 181: seconds=0;
"181
[e = _seconds -> -> 0 `i `s ]
[; ;HW2.c: 182: minutes=0;
"182
[e = _minutes -> -> 0 `i `s ]
"184
}
[e :U 295 ]
}
[e :U 294 ]
"185
}
[e :U 293 ]
"187
}
[e :U 292 ]
[; ;HW2.c: 184: }}
[; ;HW2.c: 185: }
[; ;HW2.c: 187: }
[; ;HW2.c: 188: reloadTimer0();
"188
[e ( _reloadTimer0 ..  ]
[; ;HW2.c: 189: }
"189
[e :UE 291 ]
}
"190
[v _incrementClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 190: void incrementClock(void) {
[e :U _incrementClock ]
[f ]
[; ;HW2.c: 192: seconds+=1;
"192
[e =+ _seconds -> -> 1 `i `s ]
[; ;HW2.c: 193: if (seconds>=59){seconds=seconds-59;
"193
[e $ ! >= -> _seconds `i -> 59 `i 297  ]
{
[e = _seconds -> - -> _seconds `i -> 59 `i `s ]
[; ;HW2.c: 194: minutes+=1;
"194
[e =+ _minutes -> -> 1 `i `s ]
[; ;HW2.c: 195: if (minutes>=59){minutes=minutes-60;
"195
[e $ ! >= -> _minutes `i -> 59 `i 298  ]
{
[e = _minutes -> - -> _minutes `i -> 60 `i `s ]
[; ;HW2.c: 196: hours+=1;
"196
[e =+ _hours -> -> 1 `i `us ]
[; ;HW2.c: 197: if (hours>=9){hours=0;
"197
[e $ ! >= -> _hours `ui -> -> 9 `i `ui 299  ]
{
[e = _hours -> -> 0 `i `us ]
"200
}
[e :U 299 ]
"202
}
[e :U 298 ]
}
[e :U 297 ]
[; ;HW2.c: 200: }
[; ;HW2.c: 202: }}}
[e :UE 296 ]
}
"204
[v _decrementClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 204: void decrementClock(void) {
[e :U _decrementClock ]
[f ]
[; ;HW2.c: 206: if(--seconds <= 0) {
"206
[e $ ! <= -> =- _seconds -> -> 1 `i `s `i -> 0 `i 301  ]
{
[; ;HW2.c: 207: seconds=59;
"207
[e = _seconds -> -> 59 `i `s ]
[; ;HW2.c: 208: if(--minutes == -1) {
"208
[e $ ! == -> =- _minutes -> -> 1 `i `s `i -U -> 1 `i 302  ]
{
[; ;HW2.c: 209: minutes = 59;
"209
[e = _minutes -> -> 59 `i `s ]
[; ;HW2.c: 210: if (--hours == -1) hours = 9;
"210
[e $ ! == -> =- _hours -> -> 1 `i `us `ui -> -U -> 1 `i `ui 303  ]
[e = _hours -> -> 9 `i `us ]
[e :U 303 ]
"211
}
[e :U 302 ]
"212
}
[e :U 301 ]
[; ;HW2.c: 211: }
[; ;HW2.c: 212: }
[; ;HW2.c: 213: }
"213
[e :UE 300 ]
}
"214
[v _increment10SClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 214: void increment10SClock(void ){
[e :U _increment10SClock ]
[f ]
[; ;HW2.c: 215: seconds+=10;
"215
[e =+ _seconds -> -> 10 `i `s ]
[; ;HW2.c: 216: if (seconds>=59){seconds=seconds-60;
"216
[e $ ! >= -> _seconds `i -> 59 `i 305  ]
{
[e = _seconds -> - -> _seconds `i -> 60 `i `s ]
[; ;HW2.c: 217: minutes+=1;
"217
[e =+ _minutes -> -> 1 `i `s ]
[; ;HW2.c: 218: if (minutes>=59){minutes=minutes-60;
"218
[e $ ! >= -> _minutes `i -> 59 `i 306  ]
{
[e = _minutes -> - -> _minutes `i -> 60 `i `s ]
[; ;HW2.c: 219: hours+=1;
"219
[e =+ _hours -> -> 1 `i `us ]
[; ;HW2.c: 220: if (hours>=9){hours=0;
"220
[e $ ! >= -> _hours `ui -> -> 9 `i `ui 307  ]
{
[e = _hours -> -> 0 `i `us ]
"223
}
[e :U 307 ]
"227
}
[e :U 306 ]
}
[e :U 305 ]
[; ;HW2.c: 223: }
[; ;HW2.c: 227: }}}
[e :UE 304 ]
}
"228
[v _decrement10SClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 228: void decrement10SClock(void){
[e :U _decrement10SClock ]
[f ]
[; ;HW2.c: 229: seconds -=10 ;
"229
[e =- _seconds -> -> 10 `i `s ]
[; ;HW2.c: 230: if (seconds<=0){seconds =seconds+60 ;
"230
[e $ ! <= -> _seconds `i -> 0 `i 309  ]
{
[e = _seconds -> + -> _seconds `i -> 60 `i `s ]
[; ;HW2.c: 231: minutes -=1;
"231
[e =- _minutes -> -> 1 `i `s ]
[; ;HW2.c: 232: if (minutes<=0){minutes =60+minutes ;
"232
[e $ ! <= -> _minutes `i -> 0 `i 310  ]
{
[e = _minutes -> + -> 60 `i -> _minutes `i `s ]
[; ;HW2.c: 233: hours-=1;
"233
[e =- _hours -> -> 1 `i `us ]
[; ;HW2.c: 234: if (hours<=0){hours =0 ;
"234
[e $ ! <= -> _hours `ui -> -> 0 `i `ui 311  ]
{
[e = _hours -> -> 0 `i `us ]
"237
}
[e :U 311 ]
"241
}
[e :U 310 ]
"244
}
[e :U 309 ]
[; ;HW2.c: 237: }
[; ;HW2.c: 241: }
[; ;HW2.c: 244: }}
[e :UE 308 ]
}
"246
[v _incrementMinClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 246: void incrementMinClock(void){
[e :U _incrementMinClock ]
[f ]
[; ;HW2.c: 247: minutes+=1;
"247
[e =+ _minutes -> -> 1 `i `s ]
[; ;HW2.c: 248: if (minutes>=59){
"248
[e $ ! >= -> _minutes `i -> 59 `i 313  ]
{
[; ;HW2.c: 249: minutes=0;
"249
[e = _minutes -> -> 0 `i `s ]
[; ;HW2.c: 250: hours+=1;
"250
[e =+ _hours -> -> 1 `i `us ]
[; ;HW2.c: 251: if (hours>9){
"251
[e $ ! > -> _hours `ui -> -> 9 `i `ui 314  ]
{
[; ;HW2.c: 252: seconds=0;
"252
[e = _seconds -> -> 0 `i `s ]
[; ;HW2.c: 254: minutes=0;
"254
[e = _minutes -> -> 0 `i `s ]
[; ;HW2.c: 256: hours =0 ;
"256
[e = _hours -> -> 0 `i `us ]
"258
}
[e :U 314 ]
"259
}
[e :U 313 ]
[; ;HW2.c: 258: }
[; ;HW2.c: 259: }
[; ;HW2.c: 260: }
"260
[e :UE 312 ]
}
"262
[v _decrementMinClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 262: void decrementMinClock(void){
[e :U _decrementMinClock ]
[f ]
[; ;HW2.c: 263: minutes -=1 ;
"263
[e =- _minutes -> -> 1 `i `s ]
[; ;HW2.c: 264: if (minutes<=0){minutes =minutes+60 ;
"264
[e $ ! <= -> _minutes `i -> 0 `i 316  ]
{
[e = _minutes -> + -> _minutes `i -> 60 `i `s ]
[; ;HW2.c: 266: hours =0 ;
"266
[e = _hours -> -> 0 `i `us ]
[; ;HW2.c: 267: if (hours<=0){hours =0 ;
"267
[e $ ! <= -> _hours `ui -> -> 0 `i `ui 317  ]
{
[e = _hours -> -> 0 `i `us ]
"270
}
[e :U 317 ]
"275
}
[e :U 316 ]
[; ;HW2.c: 270: }
[; ;HW2.c: 275: }
[; ;HW2.c: 278: }
"278
[e :UE 315 ]
}
"279
[v _increment10MinClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 279: void increment10MinClock(void){
[e :U _increment10MinClock ]
[f ]
[; ;HW2.c: 280: minutes+=10;
"280
[e =+ _minutes -> -> 10 `i `s ]
[; ;HW2.c: 281: if (minutes>=59){
"281
[e $ ! >= -> _minutes `i -> 59 `i 319  ]
{
[; ;HW2.c: 282: minutes=minutes-60;
"282
[e = _minutes -> - -> _minutes `i -> 60 `i `s ]
[; ;HW2.c: 283: hours+=1;
"283
[e =+ _hours -> -> 1 `i `us ]
[; ;HW2.c: 284: if (hours>9){
"284
[e $ ! > -> _hours `ui -> -> 9 `i `ui 320  ]
{
[; ;HW2.c: 285: seconds=0;
"285
[e = _seconds -> -> 0 `i `s ]
[; ;HW2.c: 287: minutes=0;
"287
[e = _minutes -> -> 0 `i `s ]
[; ;HW2.c: 289: hours =0 ;
"289
[e = _hours -> -> 0 `i `us ]
"291
}
[e :U 320 ]
"292
}
[e :U 319 ]
[; ;HW2.c: 291: }
[; ;HW2.c: 292: }
[; ;HW2.c: 294: }
"294
[e :UE 318 ]
}
"295
[v _decrement10MinClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 295: void decrement10MinClock(void){
[e :U _decrement10MinClock ]
[f ]
[; ;HW2.c: 296: minutes -=10 ;
"296
[e =- _minutes -> -> 10 `i `s ]
[; ;HW2.c: 297: if (minutes<=0){minutes =minutes+60 ;
"297
[e $ ! <= -> _minutes `i -> 0 `i 322  ]
{
[e = _minutes -> + -> _minutes `i -> 60 `i `s ]
[; ;HW2.c: 299: hours =0 ;
"299
[e = _hours -> -> 0 `i `us ]
[; ;HW2.c: 300: if (hours<=0){hours =0 ;
"300
[e $ ! <= -> _hours `ui -> -> 0 `i `ui 323  ]
{
[e = _hours -> -> 0 `i `us ]
"303
}
[e :U 323 ]
"308
}
[e :U 322 ]
[; ;HW2.c: 303: }
[; ;HW2.c: 308: }
[; ;HW2.c: 311: }
"311
[e :UE 321 ]
}
"312
[v _incrementHourClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 312: void incrementHourClock(void){
[e :U _incrementHourClock ]
[f ]
[; ;HW2.c: 313: hours+=1;
"313
[e =+ _hours -> -> 1 `i `us ]
[; ;HW2.c: 314: if (hours>9){
"314
[e $ ! > -> _hours `ui -> -> 9 `i `ui 325  ]
{
[; ;HW2.c: 315: hours=0 ;
"315
[e = _hours -> -> 0 `i `us ]
"316
}
[e :U 325 ]
[; ;HW2.c: 316: }
[; ;HW2.c: 318: }
"318
[e :UE 324 ]
}
"319
[v _decrementHourClock `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 319: void decrementHourClock(void){
[e :U _decrementHourClock ]
[f ]
[; ;HW2.c: 320: hours-=1;
"320
[e =- _hours -> -> 1 `i `us ]
[; ;HW2.c: 321: if (hours<0){ hours=0 ;
"321
[e $ ! < -> _hours `ui -> -> 0 `i `ui 327  ]
{
[e = _hours -> -> 0 `i `us ]
"323
}
[e :U 327 ]
[; ;HW2.c: 323: }
[; ;HW2.c: 325: }
"325
[e :UE 326 ]
}
"327
[v _setupPorts `(v ~T0 @X0 1 ef ]
"328
{
[; ;HW2.c: 327: void setupPorts(void)
[; ;HW2.c: 328: {
[e :U _setupPorts ]
[f ]
[; ;HW2.c: 329: ADCON0 =1;
"329
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;HW2.c: 330: ADCON1 = 0x0C;
"330
[e = _ADCON1 -> -> 12 `i `uc ]
[; ;HW2.c: 331: TRISB = 0xFF;
"331
[e = _TRISB -> -> 255 `i `uc ]
[; ;HW2.c: 332: TRISC = 0x80;
"332
[e = _TRISC -> -> 128 `i `uc ]
[; ;HW2.c: 333: PORTC =0;
"333
[e = _PORTC -> -> 0 `i `uc ]
[; ;HW2.c: 334: TRISA = 0xFF;
"334
[e = _TRISA -> -> 255 `i `uc ]
[; ;HW2.c: 335: TRISD = 0x00;
"335
[e = _TRISD -> -> 0 `i `uc ]
[; ;HW2.c: 336: TRISE= 0x00;
"336
[e = _TRISE -> -> 0 `i `uc ]
[; ;HW2.c: 338: TRISCbits.RC0 = 1;
"338
[e = . . _TRISCbits 1 0 -> -> 1 `i `uc ]
[; ;HW2.c: 340: PORTCbits.RC5 = 0;
"340
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
[; ;HW2.c: 342: seconds = 0;
"342
[e = _seconds -> -> 0 `i `s ]
[; ;HW2.c: 343: minutes = 0;
"343
[e = _minutes -> -> 0 `i `s ]
[; ;HW2.c: 344: hours = 0;
"344
[e = _hours -> -> 0 `i `us ]
[; ;HW2.c: 347: RCONbits.IPEN = 0;
"347
[e = . . _RCONbits 5 7 -> -> 0 `i `uc ]
[; ;HW2.c: 348: INTCONbits.TMR0IE = 1;
"348
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;HW2.c: 349: T0CONbits.TMR0ON = 1;
"349
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
[; ;HW2.c: 350: INTCONbits.INT0IE = 1;
"350
[e = . . _INTCONbits 0 4 -> -> 1 `i `uc ]
[; ;HW2.c: 352: reloadTimer0();
"352
[e ( _reloadTimer0 ..  ]
[; ;HW2.c: 354: }
"354
[e :UE 328 ]
}
"355
[v _display `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 355: void display(void){
[e :U _display ]
[f ]
"356
[v _LCD `uc ~T0 @X0 -> 64 `i a ]
"357
[v _LCDP `uc ~T0 @X0 -> 64 `i a ]
"358
[v _Buffer1 `uc ~T0 @X0 -> 32 `i a ]
"359
[v _Buffer2 `uc ~T0 @X0 -> 32 `i a ]
[v _Buffer `uc ~T0 @X0 -> 32 `i a ]
"362
[v _C `uc ~T0 @X0 1 a ]
[v _H `uc ~T0 @X0 1 a ]
[; ;HW2.c: 356: char LCD[64];
[; ;HW2.c: 357: char LCDP[64];
[; ;HW2.c: 358: char Buffer1[32];
[; ;HW2.c: 359: char Buffer2[32];
[; ;HW2.c: 360: char Buffer[32];
[; ;HW2.c: 362: unsigned char C, H;
[; ;HW2.c: 363: if(mode==4){
"363
[e $ ! == _mode -> 4 `i 330  ]
{
[; ;HW2.c: 364: H='B';
"364
[e = _H -> -> 66 `ui `uc ]
"366
}
[; ;HW2.c: 366: }
[e $U 331  ]
"368
[e :U 330 ]
[; ;HW2.c: 368: else if(PORTCbits.RC5 == 1){
[e $ ! == -> . . _PORTCbits 0 5 `i -> 1 `i 332  ]
{
[; ;HW2.c: 370: sprintf(Buffer1, " HT:%s", "ON");
"370
[e ( _sprintf (1 , (. , &U _Buffer1 :s 1C :s 2C ]
"373
}
[; ;HW2.c: 373: }
[e $U 333  ]
"374
[e :U 332 ]
[; ;HW2.c: 374: else{
{
[; ;HW2.c: 376: sprintf(Buffer1, " HT:%s", "OFF");
"376
[e ( _sprintf (1 , (. , &U _Buffer1 :s 3C :s 4C ]
"379
}
[e :U 333 ]
[e :U 331 ]
[; ;HW2.c: 379: }
[; ;HW2.c: 381: if(PORTCbits.RC5 == 1){
"381
[e $ ! == -> . . _PORTCbits 0 5 `i -> 1 `i 334  ]
{
[; ;HW2.c: 383: sprintf(Buffer2, " CK:%s", "ON");
"383
[e ( _sprintf (1 , (. , &U _Buffer2 :s 5C :s 6C ]
"385
}
[; ;HW2.c: 385: }
[e $U 335  ]
"386
[e :U 334 ]
[; ;HW2.c: 386: else{
{
[; ;HW2.c: 387: sprintf(Buffer2, " CK:%s", "OFF");
"387
[e ( _sprintf (1 , (. , &U _Buffer2 :s 7C :s 8C ]
"388
}
[e :U 335 ]
[; ;HW2.c: 388: }
[; ;HW2.c: 391: switch(mode){
"391
[e $U 337  ]
{
[; ;HW2.c: 392: case 0:
"392
[e :U 338 ]
[; ;HW2.c: 393: sprintf(LCDP, "  SEC           ");
"393
[e ( _sprintf (1 , &U _LCDP :s 9C ]
[; ;HW2.c: 394: break;
"394
[e $U 336  ]
[; ;HW2.c: 396: case 1:
"396
[e :U 339 ]
[; ;HW2.c: 397: sprintf(LCDP, "  10 SEC          ");
"397
[e ( _sprintf (1 , &U _LCDP :s 10C ]
[; ;HW2.c: 398: break;
"398
[e $U 336  ]
[; ;HW2.c: 399: case 2:
"399
[e :U 340 ]
[; ;HW2.c: 400: sprintf(LCDP, "  MIN          ");
"400
[e ( _sprintf (1 , &U _LCDP :s 11C ]
[; ;HW2.c: 401: break;
"401
[e $U 336  ]
[; ;HW2.c: 402: case 3:
"402
[e :U 341 ]
[; ;HW2.c: 403: sprintf(LCDP, "  10 MIN      ");
"403
[e ( _sprintf (1 , &U _LCDP :s 12C ]
[; ;HW2.c: 404: break;
"404
[e $U 336  ]
[; ;HW2.c: 405: case 4:
"405
[e :U 342 ]
[; ;HW2.c: 406: sprintf(LCDP, "  HOUR     ");
"406
[e ( _sprintf (1 , &U _LCDP :s 13C ]
[; ;HW2.c: 407: break;
"407
[e $U 336  ]
"411
}
[; ;HW2.c: 411: }
[e $U 336  ]
"391
[e :U 337 ]
[e [\ _mode , $ -> 0 `i 338
 , $ -> 1 `i 339
 , $ -> 2 `i 340
 , $ -> 3 `i 341
 , $ -> 4 `i 342
 336 ]
"411
[e :U 336 ]
[; ;HW2.c: 413: lcd_gotoxy(1, 1);
"413
[e ( _lcd_gotoxy (2 , -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;HW2.c: 414: sprintf(Buffer, "Time : %02d:%02d:%02d", hours, minutes, seconds);
"414
[e ( _sprintf (1 , , , (. , &U _Buffer :s 14C -> _hours `i -> _minutes `i -> _seconds `i ]
[; ;HW2.c: 415: lcd_puts(Buffer);
"415
[e ( _lcd_puts (1 &U _Buffer ]
[; ;HW2.c: 420: lcd_gotoxy(1, 2);
"420
[e ( _lcd_gotoxy (2 , -> -> 1 `i `uc -> -> 2 `i `uc ]
[; ;HW2.c: 421: sprintf(LCD, "TMP:%3.1fC   ", temp);
"421
[e ( _sprintf (1 , (. , &U _LCD :s 15C -> _temp `d ]
[; ;HW2.c: 422: lcd_puts(LCD);
"422
[e ( _lcd_puts (1 &U _LCD ]
[; ;HW2.c: 424: lcd_gotoxy(1, 3);
"424
[e ( _lcd_gotoxy (2 , -> -> 1 `i `uc -> -> 3 `i `uc ]
[; ;HW2.c: 425: sprintf(LCD, "SP :%3.1fC",sp);
"425
[e ( _sprintf (1 , (. , &U _LCD :s 16C -> _sp `d ]
[; ;HW2.c: 426: lcd_puts(LCD);
"426
[e ( _lcd_puts (1 &U _LCD ]
[; ;HW2.c: 428: lcd_gotoxy(10, 2);
"428
[e ( _lcd_gotoxy (2 , -> -> 10 `i `uc -> -> 2 `i `uc ]
[; ;HW2.c: 429: lcd_puts(Buffer1);
"429
[e ( _lcd_puts (1 &U _Buffer1 ]
[; ;HW2.c: 431: lcd_gotoxy(10, 3);
"431
[e ( _lcd_gotoxy (2 , -> -> 10 `i `uc -> -> 3 `i `uc ]
[; ;HW2.c: 432: lcd_puts(Buffer2);
"432
[e ( _lcd_puts (1 &U _Buffer2 ]
[; ;HW2.c: 439: lcd_gotoxy(1, 4);
"439
[e ( _lcd_gotoxy (2 , -> -> 1 `i `uc -> -> 4 `i `uc ]
[; ;HW2.c: 440: sprintf(LCD, "MD :     ");
"440
[e ( _sprintf (1 , &U _LCD :s 17C ]
[; ;HW2.c: 441: lcd_puts(LCD);
"441
[e ( _lcd_puts (1 &U _LCD ]
[; ;HW2.c: 443: lcd_gotoxy(3, 4);
"443
[e ( _lcd_gotoxy (2 , -> -> 3 `i `uc -> -> 4 `i `uc ]
[; ;HW2.c: 444: lcd_puts(LCDP);
"444
[e ( _lcd_puts (1 &U _LCDP ]
[; ;HW2.c: 449: }
"449
[e :UE 329 ]
}
"450
[v _count `i ~T0 @X0 1 e ]
[i _count
-> 4 `i
]
[; ;HW2.c: 450: int count=4;
"451
[v _flageBuzz `i ~T0 @X0 1 e ]
[i _flageBuzz
-> 0 `i
]
[; ;HW2.c: 451: int flageBuzz =0 ;
[v $root$_main `(v ~T0 @X0 0 e ]
"452
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;HW2.c: 452: void main(void) {
[e :U _main ]
[f ]
[; ;HW2.c: 453: setupPorts();
"453
[e ( _setupPorts ..  ]
[v _count `i ~T0 @X0 1 a ]
[; ;HW2.c: 454: int count=0;
"454
[e = _count -> 0 `i ]
[; ;HW2.c: 455: init_adc_no_lib();
"455
[e ( _init_adc_no_lib ..  ]
[; ;HW2.c: 456: initial == 1 ; clkMode == 1;
"456
[e == -> _initial `ui -> -> 1 `i `ui ]
[e == -> _clkMode `ui -> -> 1 `i `ui ]
[; ;HW2.c: 457: INTCON = 0;
"457
[e = _INTCON -> -> 0 `i `uc ]
[; ;HW2.c: 459: INTCON = 0;
"459
[e = _INTCON -> -> 0 `i `uc ]
[; ;HW2.c: 460: RCONbits.IPEN =0;
"460
[e = . . _RCONbits 5 7 -> -> 0 `i `uc ]
[; ;HW2.c: 462: INTCONbits.INT0IE = 1;
"462
[e = . . _INTCONbits 0 4 -> -> 1 `i `uc ]
[; ;HW2.c: 463: INTCONbits.TMR0IE=1;
"463
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;HW2.c: 466: INTCON2 = 0;
"466
[e = _INTCON2 -> -> 0 `i `uc ]
[; ;HW2.c: 468: INTCON3 = 0;
"468
[e = _INTCON3 -> -> 0 `i `uc ]
[; ;HW2.c: 469: INTCON3bits.INT1IE = 1;
"469
[e = . . _INTCON3bits 0 3 -> -> 1 `i `uc ]
[; ;HW2.c: 471: INTCON2bits.INTEDG1 = 1;
"471
[e = . . _INTCON2bits 1 5 -> -> 1 `i `uc ]
[; ;HW2.c: 472: INTCON2bits.INTEDG0= 1;
"472
[e = . . _INTCON2bits 1 6 -> -> 1 `i `uc ]
[; ;HW2.c: 473: T0CON=0X80;
"473
[e = _T0CON -> -> 128 `i `uc ]
[; ;HW2.c: 475: PIE1 = 0;
"475
[e = _PIE1 -> -> 0 `i `uc ]
[; ;HW2.c: 476: PIR1 = 0;
"476
[e = _PIR1 -> -> 0 `i `uc ]
[; ;HW2.c: 477: IPR1 = 0;
"477
[e = _IPR1 -> -> 0 `i `uc ]
[; ;HW2.c: 478: PIE2 = 0;
"478
[e = _PIE2 -> -> 0 `i `uc ]
[; ;HW2.c: 479: PIE2 = 0;
"479
[e = _PIE2 -> -> 0 `i `uc ]
[; ;HW2.c: 480: PIR2 = 0;
"480
[e = _PIR2 -> -> 0 `i `uc ]
[; ;HW2.c: 481: IPR2 = 0;
"481
[e = _IPR2 -> -> 0 `i `uc ]
[; ;HW2.c: 483: INTCONbits.GIEH = 1;
"483
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;HW2.c: 484: INTCONbits.GIEL = 1;
"484
[e = . . _INTCONbits 2 1 -> -> 1 `i `uc ]
[; ;HW2.c: 485: PORTCbits.RC1=0;
"485
[e = . . _PORTCbits 0 1 -> -> 0 `i `uc ]
[; ;HW2.c: 486: lcd_init();
"486
[e ( _lcd_init ..  ]
[; ;HW2.c: 487: lcd_send_byte(0, 1);
"487
[e ( _lcd_send_byte (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;HW2.c: 493: while(1)
"493
[e :U 345 ]
[; ;HW2.c: 494: {
"494
{
[; ;HW2.c: 496: asm(" clrwdt");
"496
[; <"  clrwdt ;# ">
[; ;HW2.c: 502: if (PORTBbits.RB1 == 0){ initial = 0 ; clkMode = 0;
"502
[e $ ! == -> . . _PORTBbits 0 1 `i -> 0 `i 347  ]
{
[e = _initial -> -> 0 `i `us ]
[e = _clkMode -> -> 0 `i `us ]
[; ;HW2.c: 504: if(temp <= sp- HS) {
"504
[e $ ! <= _temp - _sp _HS 348  ]
{
[; ;HW2.c: 505: PORTCbits.RC5 = 1;
"505
[e = . . _PORTCbits 0 5 -> -> 1 `i `uc ]
"506
}
[; ;HW2.c: 506: }
[e $U 349  ]
"507
[e :U 348 ]
[; ;HW2.c: 507: else if(temp >= (sp + HS)) {
[e $ ! >= _temp + _sp _HS 350  ]
{
[; ;HW2.c: 508: PORTCbits.RC5 = 0;
"508
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
"509
}
[e :U 350 ]
"511
[e :U 349 ]
}
[e :U 347 ]
[; ;HW2.c: 509: }
[; ;HW2.c: 511: }
[; ;HW2.c: 512: if (PORTBbits.RB0 == 0){
"512
[e $ ! == -> . . _PORTBbits 0 0 `i -> 0 `i 351  ]
{
[; ;HW2.c: 513: mode+=1;
"513
[e =+ _mode -> 1 `i ]
[; ;HW2.c: 514: if (mode==5)mode=0;
"514
[e $ ! == _mode -> 5 `i 352  ]
[e = _mode -> 0 `i ]
[e :U 352 ]
"516
}
[e :U 351 ]
[; ;HW2.c: 516: }
[; ;HW2.c: 517: if (PORTBbits.RB5 == 0){ seconds=0 ; minutes =0 ;hours =0;count=0 ;mode=0 ;}
"517
[e $ ! == -> . . _PORTBbits 0 5 `i -> 0 `i 353  ]
{
[e = _seconds -> -> 0 `i `s ]
[e = _minutes -> -> 0 `i `s ]
[e = _hours -> -> 0 `i `us ]
[e = _count -> 0 `i ]
[e = _mode -> 0 `i ]
}
[e :U 353 ]
[; ;HW2.c: 519: spf = read_adc_voltage(0);
"519
[e = _spf ( _read_adc_voltage (1 -> -> 0 `i `uc ]
[; ;HW2.c: 520: sp=spf*40.0;
"520
[e = _sp -> * -> _spf `d .40.0 `f ]
[; ;HW2.c: 523: tempf =read_adc_voltage(2);
"523
[e = _tempf ( _read_adc_voltage (1 -> -> 2 `i `uc ]
[; ;HW2.c: 524: temp=tempf*200;
"524
[e = _temp * _tempf -> -> 200 `i `f ]
[; ;HW2.c: 536: if (mode ==0)
"536
[e $ ! == _mode -> 0 `i 354  ]
[; ;HW2.c: 537: {
"537
{
[; ;HW2.c: 543: if(PORTBbits.RB3 == 0) {incrementClock();count=4;}
"543
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 355  ]
{
[e ( _incrementClock ..  ]
[e = _count -> 4 `i ]
}
[e $U 356  ]
"544
[e :U 355 ]
[; ;HW2.c: 544: else if(PORTBbits.RB4 == 0) {decrementClock();count=4;}
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 357  ]
{
[e ( _decrementClock ..  ]
[e = _count -> 4 `i ]
}
[e :U 357 ]
"546
[e :U 356 ]
}
[; ;HW2.c: 546: }
[e $U 358  ]
"548
[e :U 354 ]
[; ;HW2.c: 548: else if(mode ==1)
[e $ ! == _mode -> 1 `i 359  ]
[; ;HW2.c: 549: {
"549
{
[; ;HW2.c: 552: if(PORTBbits.RB3 == 0) {increment10SClock();count=4;}
"552
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 360  ]
{
[e ( _increment10SClock ..  ]
[e = _count -> 4 `i ]
}
[e $U 361  ]
"553
[e :U 360 ]
[; ;HW2.c: 553: else if(PORTBbits.RB4 == 0) {decrement10SClock();count=4;}
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 362  ]
{
[e ( _decrement10SClock ..  ]
[e = _count -> 4 `i ]
}
[e :U 362 ]
"554
[e :U 361 ]
}
[; ;HW2.c: 554: }
[e $U 363  ]
"555
[e :U 359 ]
[; ;HW2.c: 555: else if(mode ==2)
[e $ ! == _mode -> 2 `i 364  ]
[; ;HW2.c: 556: {
"556
{
[; ;HW2.c: 559: if(PORTBbits.RB3 == 0){ incrementMinClock();count=4;}
"559
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 365  ]
{
[e ( _incrementMinClock ..  ]
[e = _count -> 4 `i ]
}
[e $U 366  ]
"560
[e :U 365 ]
[; ;HW2.c: 560: else if(PORTBbits.RB4 == 0) {decrementMinClock();count=4;}
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 367  ]
{
[e ( _decrementMinClock ..  ]
[e = _count -> 4 `i ]
}
[e :U 367 ]
"561
[e :U 366 ]
}
[; ;HW2.c: 561: }
[e $U 368  ]
"562
[e :U 364 ]
[; ;HW2.c: 562: else if(mode ==3)
[e $ ! == _mode -> 3 `i 369  ]
[; ;HW2.c: 563: {
"563
{
[; ;HW2.c: 577: if(PORTBbits.RB3 == 0) {increment10MinClock();count=4;}
"577
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 370  ]
{
[e ( _increment10MinClock ..  ]
[e = _count -> 4 `i ]
}
[e $U 371  ]
"578
[e :U 370 ]
[; ;HW2.c: 578: else if(PORTBbits.RB4 == 0){ decrement10MinClock();count=4;}
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 372  ]
{
[e ( _decrement10MinClock ..  ]
[e = _count -> 4 `i ]
}
[e :U 372 ]
"580
[e :U 371 ]
}
[; ;HW2.c: 580: }
[e $U 373  ]
"582
[e :U 369 ]
[; ;HW2.c: 582: else if(mode ==4)
[e $ ! == _mode -> 4 `i 374  ]
[; ;HW2.c: 583: {
"583
{
[; ;HW2.c: 599: if(PORTBbits.RB3 == 0){ incrementHourClock();count=4;}
"599
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 375  ]
{
[e ( _incrementHourClock ..  ]
[e = _count -> 4 `i ]
}
[e $U 376  ]
"600
[e :U 375 ]
[; ;HW2.c: 600: else if(PORTBbits.RB4 == 0){ decrementHourClock();count=4;}
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 377  ]
{
[e ( _decrementHourClock ..  ]
[e = _count -> 4 `i ]
}
[e :U 377 ]
"602
[e :U 376 ]
}
[e :U 374 ]
"629
[e :U 373 ]
[e :U 368 ]
[e :U 363 ]
[e :U 358 ]
[; ;HW2.c: 602: }
[; ;HW2.c: 629: display();
[e ( _display ..  ]
[; ;HW2.c: 630: if (seconds==0.0&& minutes==0.0&&hours==0.0 ){
"630
[e $ ! && && == -> _seconds `d .0.0 == -> _minutes `d .0.0 == -> _hours `d .0.0 378  ]
{
[; ;HW2.c: 632: flageBuzz=1;
"632
[e = _flageBuzz -> 1 `i ]
[; ;HW2.c: 635: for (;count>0;count--){
"635
{
[e $ > _count -> 0 `i 379  ]
[e $U 380  ]
[e :U 379 ]
{
[; ;HW2.c: 636: PORTCbits.RC1=1 ;
"636
[e = . . _PORTCbits 0 1 -> -> 1 `i `uc ]
[; ;HW2.c: 637: delay_ms(20);
"637
[e ( _delay_ms (1 -> -> 20 `i `ui ]
[; ;HW2.c: 638: PORTCbits.RC1=0;
"638
[e = . . _PORTCbits 0 1 -> -> 0 `i `uc ]
[; ;HW2.c: 639: delay_ms(1000);
"639
[e ( _delay_ms (1 -> -> 1000 `i `ui ]
"641
}
"635
[e -- _count -> 1 `i ]
[e $ > _count -> 0 `i 379  ]
[e :U 380 ]
"641
}
"659
}
[e :U 378 ]
"661
}
[e :U 344 ]
"493
[e $U 345  ]
[e :U 346 ]
[; ;HW2.c: 641: }
[; ;HW2.c: 659: }
[; ;HW2.c: 661: }
[; ;HW2.c: 663: return;
"663
[e $UE 343  ]
[; ;HW2.c: 664: }
"664
[e :UE 343 ]
}
[p f _sprintf 8757380 ]
[a 1C 32 72 84 58 37 115 0 ]
[a 3C 32 72 84 58 37 115 0 ]
[a 5C 32 67 75 58 37 115 0 ]
[a 7C 32 67 75 58 37 115 0 ]
[a 14C 84 105 109 101 32 58 32 37 48 50 100 58 37 48 50 100 58 37 48 50 100 0 ]
[a 2C 79 78 0 ]
[a 6C 79 78 0 ]
[a 4C 79 70 70 0 ]
[a 8C 79 70 70 0 ]
[a 16C 83 80 32 58 37 51 46 49 102 67 0 ]
[a 15C 84 77 80 58 37 51 46 49 102 67 32 32 32 0 ]
[a 13C 32 32 72 79 85 82 32 32 32 32 32 0 ]
[a 17C 77 68 32 58 32 32 32 32 32 0 ]
[a 12C 32 32 49 48 32 77 73 78 32 32 32 32 32 32 0 ]
[a 11C 32 32 77 73 78 32 32 32 32 32 32 32 32 32 32 0 ]
[a 10C 32 32 49 48 32 83 69 67 32 32 32 32 32 32 32 32 32 32 0 ]
[a 9C 32 32 83 69 67 32 32 32 32 32 32 32 32 32 32 32 0 ]
