Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Audsley, N. C., Burns, A., Richardson, M. F., and Wellings, A. J. 1991. Hard real-time scheduling: The deadline monotonic approach. In Proceedings 8th IEEE Workshop on Real-Time Operating Systems and Software. IEEE, Los Alamitos, CA.
Basumallick, S. and Nilsen, K. 1994. Cache issues in real-time systems. In Workshop on Language, Compiler and Tool Support for Real-Time Systems. ACM SIGPLAN, Orlando, FL.
Busquets, J. V., Serrano, J. J., and Wellings, A. 1997. Hybrid instruction cache partitioning for preemptive real-time systems. In Euromicro Workshop on Real-Time Systems. IEEE Los Alamitos, CA.
J. V. Busquets-Mataix , J. J. Serrano , R. Ors , P. Gil , A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.204, June 10-12, 1996
José V. Busquets-Mataix , Daniel Gil , Pedro Gil , Andy Wellings, Techniques to increase the schedulable utilization of cache-based preemptive real-time systems, Journal of Systems Architecture: the EUROMICRO Journal, v.46 n.4, p.357-378, Feb. 2000[doi>10.1016/S1383-7621(99)00011-9]
Antonio Marti Campoy , Isabelle Puaut , Angel Perles Ivars , Jose Vicente Busquets Mataix, Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm Comparison, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.49-56, July 06-08, 2005[doi>10.1109/ECRTS.2005.34]
Campoy, M., Ivars, A. P., and Busquets-Mataix, J. V. 2001. Static use of locking caches in multitask preemptive real-time systems. In IEEE Real-Time Embedded System Workshop.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Corti, M., Brega, R., and Gross, T. 2000. Approximation of worst-case execution time for preemptive multitasking systems. In ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems. Vancouver, Canada.
Anupam Datta , Sidharth Choudhury , Anupam Basu , Hiroyuki Tomiyama , Nikil Dutt, Satisfying Timing Constraints of Preemptive Real-Time Tasks through Task Layout Technique, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.97, January 03-07, 2001
Infineon. 2004. Tricore manual http://www.infineon.com.
Joseph, M. and Pandya, P. 1986. Finding response times in a real-time system. The Computer Journal (British Computer Society) 29, 390--395.
Kirk, D. B. 1989. SMART(strategic memory allocation for real-tim) cache design. In Real-Time Systems Symposium. IEEE Computer Society Press, Los Alamitos, CA. 229--239.
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998[doi>10.1109/12.689649]
Chang-Gun Lee , Kwangpo Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Bounding Cache-Related Preemption Delay for Real-Time Systems, IEEE Transactions on Software Engineering, v.27 n.9, p.805-826, September 2001[doi>10.1109/32.950317]
Lehoczky, J., Sha, L., and Ding, Y. 1989. The rate monotonic scheduling algorithm: Exact characterization and average case behavior. In Proc. 10th Real-Time Systems Symposium. IEEE, Los Alamitos, CA. 166--171.
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Accurate estimation of cache-related preemption delay, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944698]
Jeffrey C. Mogul , Anita Borg, The effect of context switches on cache performance, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.75-84, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106982]
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
Petters, S. M. and Färber, G. 2001. Scheduling analysis with respect to hardware related preemption delay. In Workshop on Real-Time Embedded Systems (Satellite Workshop of IEEE Real-Time Systems Symposium). London, UK.
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Harini Ramaprasad , Frank Mueller, Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.148-157, March 07-10, 2005[doi>10.1109/RTAS.2005.12]
Harini Ramaprasad , Frank Mueller, Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.71-80, April 04-07, 2006[doi>10.1109/RTAS.2006.14]
Jörn Schneider, Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems, Proceedings of the 21st IEEE conference on Real-time systems symposium, November 27-30, 2000, Orlando, Florida
Sebek, F. 2001. Measuring cache related pre-emption delay on a multiprocessor real-time system. In Real-Time Embedded Systems Workshop. London.
Stappert, F. 2003. Wcet benchmarks. http://www.c-lab.de/home/de/people/people.php?id=Stappert_Friedhelm_00.
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Jan Staschulat , Rolf Ernst, Worst case timing analysis of input dependent data cache behavior, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.227-236, July 05-07, 2006[doi>10.1109/ECRTS.2006.33]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
K. W. Tindell , A. Burns , A. J. Wellings, An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Systems, v.6 n.2, p.133-151, March 1994[doi>10.1007/BF01088593]
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
