=====
SETUP
25.944
11.984
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_2_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
3.608
4.163
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
5.144
5.597
u_interfaces_top/i2c_config_m0/n125_s17
6.542
7.091
u_interfaces_top/i2c_config_m0/n125_s12
7.263
7.725
u_interfaces_top/i2c_config_m0/n125_s9
7.728
8.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s18
9.107
9.560
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s9
10.608
11.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
11.522
11.984
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
11.984
=====
SETUP
26.320
11.608
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr18/o_contain_0_s0
11.608
=====
SETUP
26.355
11.572
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_2_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
3.608
4.163
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
5.144
5.597
u_interfaces_top/i2c_config_m0/n125_s17
6.542
7.091
u_interfaces_top/i2c_config_m0/n125_s12
7.263
7.725
u_interfaces_top/i2c_config_m0/n125_s9
7.728
8.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s14
9.245
9.616
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s8
10.255
10.626
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
11.023
11.572
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
11.572
=====
SETUP
26.415
11.513
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr00/o_contain_0_s0
11.513
=====
SETUP
26.415
11.512
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr0C/o_contain_0_s0
11.512
=====
SETUP
26.431
11.497
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_0_s0
11.497
=====
SETUP
26.440
11.488
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_2_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
3.608
4.163
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
5.144
5.597
u_interfaces_top/i2c_config_m0/n125_s17
6.542
7.091
u_interfaces_top/i2c_config_m0/n125_s12
7.263
7.725
u_interfaces_top/i2c_config_m0/n125_s9
7.728
8.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s12
9.282
9.735
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s9
10.395
10.944
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
11.117
11.488
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
11.488
=====
SETUP
26.441
11.487
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr19/o_contain_0_s0
11.487
=====
SETUP
26.466
11.462
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr1B/o_contain_0_s0
11.462
=====
SETUP
26.474
11.454
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr17/o_contain_0_s0
11.454
=====
SETUP
26.481
11.447
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr04/o_contain_0_s0
11.447
=====
SETUP
26.483
11.445
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr09/o_contain_0_s0
11.445
=====
SETUP
26.483
11.445
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr01/o_contain_0_s0
11.445
=====
SETUP
26.515
11.412
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr10/o_contain_0_s0
11.412
=====
SETUP
26.527
11.401
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr11/o_contain_0_s0
11.401
=====
SETUP
26.586
11.342
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr08/o_contain_0_s0
11.342
=====
SETUP
26.604
11.324
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr08/n11_s3
3.713
4.268
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
4.820
5.273
u_uart_sfr/u_sfr1F/io_ad_data_1_s23
6.399
6.954
u_uart_sfr/u_sfr1F/io_ad_data_1_s16
7.610
8.072
u_uart_sfr/u_sfr1F/io_ad_data_1_s5
8.074
8.591
u_uart_sfr/u_sfr1F/io_ad_data_1_s2
9.154
9.709
u_uart_sfr/u_sfr00/o_contain_1_s0
11.324
=====
SETUP
26.604
11.324
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr08/n11_s3
3.713
4.268
u_uart_sfr/u_sfr1F/io_ad_data_7_s26
4.820
5.273
u_uart_sfr/u_sfr1F/io_ad_data_1_s23
6.399
6.954
u_uart_sfr/u_sfr1F/io_ad_data_1_s16
7.610
8.072
u_uart_sfr/u_sfr1F/io_ad_data_1_s5
8.074
8.591
u_uart_sfr/u_sfr1F/io_ad_data_1_s2
9.154
9.709
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_1_s0
11.324
=====
SETUP
26.628
11.300
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s43
5.084
5.537
u_uart_sfr/u_sfr1F/io_ad_data_2_s20
6.488
6.941
u_uart_sfr/u_sfr1F/io_ad_data_2_s17
7.459
7.976
u_uart_sfr/u_sfr1F/io_ad_data_2_s6
8.223
8.740
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.396
9.767
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_2_s0
11.300
=====
SETUP
26.677
11.251
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr06/o_contain_0_s0
11.251
=====
SETUP
26.681
11.246
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr15/o_contain_0_s0
11.246
=====
SETUP
26.686
11.242
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr0E/o_contain_0_s0
11.242
=====
SETUP
26.690
11.237
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr0A/o_contain_0_s0
11.237
=====
SETUP
26.690
11.237
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr02/o_contain_0_s0
11.237
=====
SETUP
26.695
11.232
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.576
2.146
u_uart_sfr/u_sfr00/n10_s5
2.148
2.665
u_uart_sfr/u_sfr00/n10_s7
3.729
4.284
u_uart_sfr/u_sfr1F/io_ad_data_7_s28
5.111
5.666
u_uart_sfr/u_sfr1F/io_ad_data_0_s26
6.356
6.911
u_uart_sfr/u_sfr1F/io_ad_data_0_s29
7.595
8.048
u_uart_sfr/u_sfr1F/io_ad_data_0_s6
8.566
9.083
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.767
10.138
u_uart_sfr/u_sfr16/o_contain_0_s0
11.232
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n141_s3
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n98_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n91_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_5_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n588_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n537_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n489_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_16_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n481_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_16_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n479_s3
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/lut_index_2_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/n80_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/lut_index_2_s2
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s6
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n96_s3
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n92_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_1_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n81_s2
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_1_s0
1.297
