{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 09:20:42 2014 " "Info: Processing started: Fri May 09 09:20:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:tlc5615_top\|sclk " "Info: Detected ripple clock \"TLC5615:tlc5615_top\|sclk\" as buffer" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:tlc5615_top\|sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fir:fir_top\|clk_div " "Info: Detected ripple clock \"fir:fir_top\|clk_div\" as buffer" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "fir:fir_top\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fir:fir_top\|t\[7\]\[0\] register fir:fir_top\|fir_data_20\[0\] 11.24 MHz 88.961 ns Internal " "Info: Clock \"clk\" has Internal fmax of 11.24 MHz between source register \"fir:fir_top\|t\[7\]\[0\]\" and destination register \"fir:fir_top\|fir_data_20\[0\]\" (period= 88.961 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "88.722 ns + Longest register register " "Info: + Longest register to register delay is 88.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG LCFF_X17_Y5_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.621 ns) 2.153 ns fir:fir_top\|Add18~1 2 COMB LCCOMB_X24_Y5_N4 2 " "Info: 2: + IC(1.532 ns) + CELL(0.621 ns) = 2.153 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.659 ns fir:fir_top\|Add18~2 3 COMB LCCOMB_X24_Y5_N6 8 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.659 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 8; COMB Node = 'fir:fir_top\|Add18~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~2 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.623 ns) 4.415 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[7\]~535 4 COMB LCCOMB_X25_Y6_N6 2 " "Info: 4: + IC(1.133 ns) + CELL(0.623 ns) = 4.415 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[7\]~535'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 5.738 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 5 COMB LCCOMB_X24_Y6_N12 2 " "Info: 5: + IC(0.702 ns) + CELL(0.621 ns) = 5.738 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.928 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~39 6 COMB LCCOMB_X24_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.928 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.014 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~41 7 COMB LCCOMB_X24_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.014 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.100 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~43 8 COMB LCCOMB_X24_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.100 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.186 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~45 9 COMB LCCOMB_X24_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.186 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~45'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.692 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~46 10 COMB LCCOMB_X24_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.692 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~46'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.621 ns) 8.347 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~36 11 COMB LCCOMB_X27_Y6_N10 2 " "Info: 11: + IC(1.034 ns) + CELL(0.621 ns) = 8.347 ns; Loc. = LCCOMB_X27_Y6_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.433 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~38 12 COMB LCCOMB_X27_Y6_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 8.433 ns; Loc. = LCCOMB_X27_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.623 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~40 13 COMB LCCOMB_X27_Y6_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.190 ns) = 8.623 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~40'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.129 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~41 14 COMB LCCOMB_X27_Y6_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.129 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.621 ns) 10.436 ns fir:fir_top\|Add23~21 15 COMB LCCOMB_X26_Y6_N24 2 " "Info: 15: + IC(0.686 ns) + CELL(0.621 ns) = 10.436 ns; Loc. = LCCOMB_X26_Y6_N24; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.942 ns fir:fir_top\|Add23~22 16 COMB LCCOMB_X26_Y6_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 10.942 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~21 fir:fir_top|Add23~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.596 ns) 12.976 ns fir:fir_top\|Add26~33 17 COMB LCCOMB_X25_Y5_N12 2 " "Info: 17: + IC(1.438 ns) + CELL(0.596 ns) = 12.976 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { fir:fir_top|Add23~22 fir:fir_top|Add26~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 13.166 ns fir:fir_top\|Add26~35 18 COMB LCCOMB_X25_Y5_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 13.166 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|Add26~33 fir:fir_top|Add26~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.672 ns fir:fir_top\|Add26~36 19 COMB LCCOMB_X25_Y5_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 13.672 ns; Loc. = LCCOMB_X25_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add26~35 fir:fir_top|Add26~36 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.706 ns) 15.481 ns fir:fir_top\|Add27~35 20 COMB LCCOMB_X25_Y3_N14 2 " "Info: 20: + IC(1.103 ns) + CELL(0.706 ns) = 15.481 ns; Loc. = LCCOMB_X25_Y3_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { fir:fir_top|Add26~36 fir:fir_top|Add27~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.987 ns fir:fir_top\|Add27~36 21 COMB LCCOMB_X25_Y3_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.987 ns; Loc. = LCCOMB_X25_Y3_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add27~35 fir:fir_top|Add27~36 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.735 ns) 17.410 ns fir:fir_top\|Add28~37 22 COMB LCCOMB_X24_Y3_N14 2 " "Info: 22: + IC(0.688 ns) + CELL(0.735 ns) = 17.410 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { fir:fir_top|Add27~36 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.496 ns fir:fir_top\|Add28~39 23 COMB LCCOMB_X24_Y3_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 17.496 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.582 ns fir:fir_top\|Add28~41 24 COMB LCCOMB_X24_Y3_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 17.582 ns; Loc. = LCCOMB_X24_Y3_N18; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.088 ns fir:fir_top\|Add28~42 25 COMB LCCOMB_X24_Y3_N20 11 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 18.088 ns; Loc. = LCCOMB_X24_Y3_N20; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.621 ns) 19.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 26 COMB LCCOMB_X21_Y3_N28 1 " "Info: 26: + IC(1.125 ns) + CELL(0.621 ns) = 19.834 ns; Loc. = LCCOMB_X21_Y3_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.340 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 27 COMB LCCOMB_X21_Y3_N30 23 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 20.340 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.206 ns) 21.660 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 28 COMB LCCOMB_X22_Y5_N4 2 " "Info: 28: + IC(1.114 ns) + CELL(0.206 ns) = 21.660 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.621 ns) 22.984 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 29 COMB LCCOMB_X21_Y5_N6 2 " "Info: 29: + IC(0.703 ns) + CELL(0.621 ns) = 22.984 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.070 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 30 COMB LCCOMB_X21_Y5_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 23.070 ns; Loc. = LCCOMB_X21_Y5_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.156 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 31 COMB LCCOMB_X21_Y5_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.242 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 32 COMB LCCOMB_X21_Y5_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 23.242 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 23.432 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 33 COMB LCCOMB_X21_Y5_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 23.432 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.518 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 34 COMB LCCOMB_X21_Y5_N16 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 23.518 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.604 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 35 COMB LCCOMB_X21_Y5_N18 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 23.604 ns; Loc. = LCCOMB_X21_Y5_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.690 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 36 COMB LCCOMB_X21_Y5_N20 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 23.690 ns; Loc. = LCCOMB_X21_Y5_N20; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.196 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 37 COMB LCCOMB_X21_Y5_N22 26 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 24.196 ns; Loc. = LCCOMB_X21_Y5_N22; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.206 ns) 25.511 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[181\]~1271 38 COMB LCCOMB_X22_Y5_N20 3 " "Info: 38: + IC(1.109 ns) + CELL(0.206 ns) = 25.511 ns; Loc. = LCCOMB_X22_Y5_N20; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[181\]~1271'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.596 ns) 27.163 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[6\]~7 39 COMB LCCOMB_X20_Y5_N16 2 " "Info: 39: + IC(1.056 ns) + CELL(0.596 ns) = 27.163 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[7\]~9 40 COMB LCCOMB_X20_Y5_N18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 27.249 ns; Loc. = LCCOMB_X20_Y5_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.335 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB LCCOMB_X20_Y5_N20 2 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.335 ns; Loc. = LCCOMB_X20_Y5_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.421 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB LCCOMB_X20_Y5_N22 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.421 ns; Loc. = LCCOMB_X20_Y5_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.507 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB LCCOMB_X20_Y5_N24 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.507 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.013 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB LCCOMB_X20_Y5_N26 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 28.013 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.370 ns) 29.446 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~325 45 COMB LCCOMB_X22_Y5_N24 2 " "Info: 45: + IC(1.063 ns) + CELL(0.370 ns) = 29.446 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~325'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.621 ns) 31.176 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB LCCOMB_X21_Y4_N18 2 " "Info: 46: + IC(1.109 ns) + CELL(0.621 ns) = 31.176 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.262 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB LCCOMB_X21_Y4_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.262 ns; Loc. = LCCOMB_X21_Y4_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.348 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB LCCOMB_X21_Y4_N22 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 31.348 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.434 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB LCCOMB_X21_Y4_N24 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 31.434 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.520 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB LCCOMB_X21_Y4_N26 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 31.520 ns; Loc. = LCCOMB_X21_Y4_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.606 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB LCCOMB_X21_Y4_N28 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 31.606 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.112 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB LCCOMB_X21_Y4_N30 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 32.112 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.370 ns) 33.676 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB LCCOMB_X22_Y7_N12 2 " "Info: 53: + IC(1.194 ns) + CELL(0.370 ns) = 33.676 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.596 ns) 35.342 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB LCCOMB_X22_Y6_N10 2 " "Info: 54: + IC(1.070 ns) + CELL(0.596 ns) = 35.342 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.428 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB LCCOMB_X22_Y6_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 35.428 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 35.618 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB LCCOMB_X22_Y6_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.190 ns) = 35.618 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.704 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB LCCOMB_X22_Y6_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 35.704 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.790 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB LCCOMB_X22_Y6_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 35.790 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.876 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB LCCOMB_X22_Y6_N20 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 35.876 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.962 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB LCCOMB_X22_Y6_N22 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 35.962 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.468 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB LCCOMB_X22_Y6_N24 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 36.468 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.202 ns) 38.165 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB LCCOMB_X25_Y7_N2 2 " "Info: 62: + IC(1.495 ns) + CELL(0.202 ns) = 38.165 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.735 ns) 39.991 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB LCCOMB_X21_Y7_N14 2 " "Info: 63: + IC(1.091 ns) + CELL(0.735 ns) = 39.991 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.077 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB LCCOMB_X21_Y7_N16 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 40.077 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.163 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB LCCOMB_X21_Y7_N18 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 40.163 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB LCCOMB_X21_Y7_N20 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 40.249 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.335 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB LCCOMB_X21_Y7_N22 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 40.335 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.421 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB LCCOMB_X21_Y7_N24 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 40.421 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.507 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB LCCOMB_X21_Y7_N26 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 40.507 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.013 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB LCCOMB_X21_Y7_N28 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 41.013 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.206 ns) 42.380 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB LCCOMB_X22_Y5_N28 3 " "Info: 71: + IC(1.161 ns) + CELL(0.206 ns) = 42.380 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.621 ns) 44.514 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB LCCOMB_X24_Y7_N10 2 " "Info: 72: + IC(1.513 ns) + CELL(0.621 ns) = 44.514 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.600 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB LCCOMB_X24_Y7_N12 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 44.600 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 44.790 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB LCCOMB_X24_Y7_N14 1 " "Info: 74: + IC(0.000 ns) + CELL(0.190 ns) = 44.790 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 45.296 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB LCCOMB_X24_Y7_N16 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 45.296 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.370 ns) 47.195 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[233\]~1279 76 COMB LCCOMB_X25_Y9_N14 3 " "Info: 76: + IC(1.529 ns) + CELL(0.370 ns) = 47.195 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[233\]~1279'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.621 ns) 48.987 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[3\]~1 77 COMB LCCOMB_X26_Y7_N12 2 " "Info: 77: + IC(1.171 ns) + CELL(0.621 ns) = 48.987 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 49.177 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[4\]~3 78 COMB LCCOMB_X26_Y7_N14 2 " "Info: 78: + IC(0.000 ns) + CELL(0.190 ns) = 49.177 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.263 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[5\]~5 79 COMB LCCOMB_X26_Y7_N16 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 49.263 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.349 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[6\]~7 80 COMB LCCOMB_X26_Y7_N18 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 49.349 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[7\]~9 81 COMB LCCOMB_X26_Y7_N20 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 49.435 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[8\]~11 82 COMB LCCOMB_X26_Y7_N22 2 " "Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 49.521 ns; Loc. = LCCOMB_X26_Y7_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[9\]~13 83 COMB LCCOMB_X26_Y7_N24 1 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 49.607 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 84 COMB LCCOMB_X26_Y7_N26 1 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 49.693 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 50.199 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 85 COMB LCCOMB_X26_Y7_N28 27 " "Info: 85: + IC(0.000 ns) + CELL(0.506 ns) = 50.199 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 51.740 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[244\]~1280 86 COMB LCCOMB_X25_Y8_N28 3 " "Info: 86: + IC(1.171 ns) + CELL(0.370 ns) = 51.740 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[244\]~1280'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.621 ns) 53.473 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[3\]~1 87 COMB LCCOMB_X26_Y9_N0 2 " "Info: 87: + IC(1.112 ns) + CELL(0.621 ns) = 53.473 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.559 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[4\]~3 88 COMB LCCOMB_X26_Y9_N2 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 53.559 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.645 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[5\]~5 89 COMB LCCOMB_X26_Y9_N4 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 53.645 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.731 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[6\]~7 90 COMB LCCOMB_X26_Y9_N6 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 53.731 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.817 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[7\]~9 91 COMB LCCOMB_X26_Y9_N8 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 53.817 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.903 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[8\]~11 92 COMB LCCOMB_X26_Y9_N10 2 " "Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 53.903 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.989 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[9\]~13 93 COMB LCCOMB_X26_Y9_N12 1 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 53.989 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 54.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 94 COMB LCCOMB_X26_Y9_N14 1 " "Info: 94: + IC(0.000 ns) + CELL(0.190 ns) = 54.179 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.685 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 95 COMB LCCOMB_X26_Y9_N16 27 " "Info: 95: + IC(0.000 ns) + CELL(0.506 ns) = 54.685 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.206 ns) 56.419 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 96 COMB LCCOMB_X22_Y7_N28 1 " "Info: 96: + IC(1.528 ns) + CELL(0.206 ns) = 56.419 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.596 ns) 58.476 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 97 COMB LCCOMB_X26_Y8_N18 1 " "Info: 97: + IC(1.461 ns) + CELL(0.596 ns) = 58.476 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 58.982 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 98 COMB LCCOMB_X26_Y8_N20 27 " "Info: 98: + IC(0.000 ns) + CELL(0.506 ns) = 58.982 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 60.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 99 COMB LCCOMB_X25_Y9_N20 2 " "Info: 99: + IC(1.177 ns) + CELL(0.370 ns) = 60.529 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.621 ns) 62.257 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 100 COMB LCCOMB_X24_Y8_N10 2 " "Info: 100: + IC(1.107 ns) + CELL(0.621 ns) = 62.257 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 101 COMB LCCOMB_X24_Y8_N12 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 62.343 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 62.533 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 102 COMB LCCOMB_X24_Y8_N14 1 " "Info: 102: + IC(0.000 ns) + CELL(0.190 ns) = 62.533 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.619 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 103 COMB LCCOMB_X24_Y8_N16 1 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 62.619 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 63.125 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 104 COMB LCCOMB_X24_Y8_N18 27 " "Info: 104: + IC(0.000 ns) + CELL(0.506 ns) = 63.125 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.370 ns) 64.706 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[281\]~147 105 COMB LCCOMB_X25_Y10_N18 2 " "Info: 105: + IC(1.211 ns) + CELL(0.370 ns) = 64.706 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[281\]~147'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.621 ns) 66.788 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 106 COMB LCCOMB_X24_Y11_N12 2 " "Info: 106: + IC(1.461 ns) + CELL(0.621 ns) = 66.788 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 66.978 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 107 COMB LCCOMB_X24_Y11_N14 2 " "Info: 107: + IC(0.000 ns) + CELL(0.190 ns) = 66.978 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.064 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 108 COMB LCCOMB_X24_Y11_N16 1 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 67.064 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.150 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 109 COMB LCCOMB_X24_Y11_N18 1 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 67.150 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 67.656 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 110 COMB LCCOMB_X24_Y11_N20 27 " "Info: 110: + IC(0.000 ns) + CELL(0.506 ns) = 67.656 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.370 ns) 68.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[288\]~129 111 COMB LCCOMB_X25_Y11_N2 3 " "Info: 111: + IC(0.808 ns) + CELL(0.370 ns) = 68.834 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[288\]~129'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.735 ns) 70.681 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[3\]~1 112 COMB LCCOMB_X24_Y10_N14 2 " "Info: 112: + IC(1.112 ns) + CELL(0.735 ns) = 70.681 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.767 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[4\]~3 113 COMB LCCOMB_X24_Y10_N16 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 70.767 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.853 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[5\]~5 114 COMB LCCOMB_X24_Y10_N18 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 70.853 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.939 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 115 COMB LCCOMB_X24_Y10_N20 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 70.939 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.025 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 116 COMB LCCOMB_X24_Y10_N22 2 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 71.025 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.111 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 117 COMB LCCOMB_X24_Y10_N24 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 71.111 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.197 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 118 COMB LCCOMB_X24_Y10_N26 1 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 71.197 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.283 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 119 COMB LCCOMB_X24_Y10_N28 1 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 71.283 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 71.789 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 120 COMB LCCOMB_X24_Y10_N30 27 " "Info: 120: + IC(0.000 ns) + CELL(0.506 ns) = 71.789 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.206 ns) 73.156 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 121 COMB LCCOMB_X25_Y11_N28 3 " "Info: 121: + IC(1.161 ns) + CELL(0.206 ns) = 73.156 ns; Loc. = LCCOMB_X25_Y11_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.621 ns) 75.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 122 COMB LCCOMB_X22_Y10_N12 2 " "Info: 122: + IC(1.472 ns) + CELL(0.621 ns) = 75.249 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 75.439 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 123 COMB LCCOMB_X22_Y10_N14 2 " "Info: 123: + IC(0.000 ns) + CELL(0.190 ns) = 75.439 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.525 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 124 COMB LCCOMB_X22_Y10_N16 2 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 75.525 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.611 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 125 COMB LCCOMB_X22_Y10_N18 2 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 75.611 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.697 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 126 COMB LCCOMB_X22_Y10_N20 2 " "Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 75.697 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.783 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 127 COMB LCCOMB_X22_Y10_N22 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 75.783 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.869 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 128 COMB LCCOMB_X22_Y10_N24 1 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 75.869 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.955 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 129 COMB LCCOMB_X22_Y10_N26 1 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 75.955 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.461 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 130 COMB LCCOMB_X22_Y10_N28 27 " "Info: 130: + IC(0.000 ns) + CELL(0.506 ns) = 76.461 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.206 ns) 77.759 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~1254 131 COMB LCCOMB_X24_Y10_N4 3 " "Info: 131: + IC(1.092 ns) + CELL(0.206 ns) = 77.759 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~1254'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.621 ns) 79.456 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 132 COMB LCCOMB_X21_Y10_N8 2 " "Info: 132: + IC(1.076 ns) + CELL(0.621 ns) = 79.456 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.542 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 133 COMB LCCOMB_X21_Y10_N10 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 79.542 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.628 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 134 COMB LCCOMB_X21_Y10_N12 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 79.628 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 79.818 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 135 COMB LCCOMB_X21_Y10_N14 2 " "Info: 135: + IC(0.000 ns) + CELL(0.190 ns) = 79.818 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.904 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 136 COMB LCCOMB_X21_Y10_N16 1 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 79.904 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.990 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 137 COMB LCCOMB_X21_Y10_N18 1 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 79.990 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.496 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 138 COMB LCCOMB_X21_Y10_N20 25 " "Info: 138: + IC(0.000 ns) + CELL(0.506 ns) = 80.496 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.202 ns) 81.835 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[323\]~61 139 COMB LCCOMB_X22_Y11_N18 2 " "Info: 139: + IC(1.137 ns) + CELL(0.202 ns) = 81.835 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[323\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.621 ns) 83.492 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 140 COMB LCCOMB_X21_Y11_N6 2 " "Info: 140: + IC(1.036 ns) + CELL(0.621 ns) = 83.492 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.578 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 141 COMB LCCOMB_X21_Y11_N8 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 83.578 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.664 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 142 COMB LCCOMB_X21_Y11_N10 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 83.664 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.750 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 143 COMB LCCOMB_X21_Y11_N12 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 83.750 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 83.940 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 144 COMB LCCOMB_X21_Y11_N14 1 " "Info: 144: + IC(0.000 ns) + CELL(0.190 ns) = 83.940 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 84.026 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 145 COMB LCCOMB_X21_Y11_N16 1 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 84.026 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.532 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 146 COMB LCCOMB_X21_Y11_N18 17 " "Info: 146: + IC(0.000 ns) + CELL(0.506 ns) = 84.532 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 85.855 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 147 COMB LCCOMB_X21_Y10_N22 1 " "Info: 147: + IC(1.117 ns) + CELL(0.206 ns) = 85.855 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.621 ns) 87.574 ns fir:fir_top\|fir_data_20\[0\]~22 148 COMB LCCOMB_X20_Y11_N12 1 " "Info: 148: + IC(1.098 ns) + CELL(0.621 ns) = 87.574 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 87.764 ns fir:fir_top\|fir_data_20\[0\]~24 149 COMB LCCOMB_X20_Y11_N14 1 " "Info: 149: + IC(0.000 ns) + CELL(0.190 ns) = 87.764 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.850 ns fir:fir_top\|fir_data_20\[0\]~26 150 COMB LCCOMB_X20_Y11_N16 1 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 87.850 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.936 ns fir:fir_top\|fir_data_20\[0\]~28 151 COMB LCCOMB_X20_Y11_N18 1 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 87.936 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.022 ns fir:fir_top\|fir_data_20\[0\]~30 152 COMB LCCOMB_X20_Y11_N20 1 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 88.022 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.108 ns fir:fir_top\|fir_data_20\[0\]~32 153 COMB LCCOMB_X20_Y11_N22 1 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 88.108 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.614 ns fir:fir_top\|fir_data_20\[0\]~33 154 COMB LCCOMB_X20_Y11_N24 1 " "Info: 154: + IC(0.000 ns) + CELL(0.506 ns) = 88.614 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 88.722 ns fir:fir_top\|fir_data_20\[0\] 155 REG LCFF_X20_Y11_N25 1 " "Info: 155: + IC(0.000 ns) + CELL(0.108 ns) = 88.722 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "41.566 ns ( 46.85 % ) " "Info: Total cell delay = 41.566 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.156 ns ( 53.15 % ) " "Info: Total interconnect delay = 47.156 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "88.722 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 fir:fir_top|Add23~22 fir:fir_top|Add26~33 fir:fir_top|Add26~35 fir:fir_top|Add26~36 fir:fir_top|Add27~35 fir:fir_top|Add27~36 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "88.722 ns" { fir:fir_top|t[7][0] {} fir:fir_top|Add18~1 {} fir:fir_top|Add18~2 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 {} fir:fir_top|Add23~21 {} fir:fir_top|Add23~22 {} fir:fir_top|Add26~33 {} fir:fir_top|Add26~35 {} fir:fir_top|Add26~36 {} fir:fir_top|Add27~35 {} fir:fir_top|Add27~36 {} fir:fir_top|Add28~37 {} fir:fir_top|Add28~39 {} fir:fir_top|Add28~41 {} fir:fir_top|Add28~42 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 {} fir:fir_top|fir_data_20[0]~22 {} fir:fir_top|fir_data_20[0]~24 {} fir:fir_top|fir_data_20[0]~26 {} fir:fir_top|fir_data_20[0]~28 {} fir:fir_top|fir_data_20[0]~30 {} fir:fir_top|fir_data_20[0]~32 {} fir:fir_top|fir_data_20[0]~33 {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 1.532ns 0.000ns 1.133ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 0.000ns 0.000ns 0.000ns 0.686ns 0.000ns 1.438ns 0.000ns 0.000ns 1.103ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 1.125ns 0.000ns 1.114ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.109ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 1.070ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.495ns 1.091ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.513ns 0.000ns 0.000ns 0.000ns 1.529ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns 1.461ns 0.000ns 1.177ns 1.107ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 1.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.092ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.036ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.117ns 1.098ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.623ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.506ns 0.621ns 0.506ns 0.596ns 0.190ns 0.506ns 0.706ns 0.506ns 0.735ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns - Smallest " "Info: - Smallest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.396 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 6.396 ns fir:fir_top\|fir_data_20\[0\] 4 REG LCFF_X20_Y11_N25 1 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 6.396 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.78 % ) " "Info: Total cell delay = 2.736 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 57.22 % ) " "Info: Total interconnect delay = 3.660 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.371 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.371 ns fir:fir_top\|t\[7\]\[0\] 4 REG LCFF_X17_Y5_N31 5 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.371 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.94 % ) " "Info: Total cell delay = 2.736 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.635 ns ( 57.06 % ) " "Info: Total interconnect delay = 3.635 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "88.722 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 fir:fir_top|Add23~22 fir:fir_top|Add26~33 fir:fir_top|Add26~35 fir:fir_top|Add26~36 fir:fir_top|Add27~35 fir:fir_top|Add27~36 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "88.722 ns" { fir:fir_top|t[7][0] {} fir:fir_top|Add18~1 {} fir:fir_top|Add18~2 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 {} fir:fir_top|Add23~21 {} fir:fir_top|Add23~22 {} fir:fir_top|Add26~33 {} fir:fir_top|Add26~35 {} fir:fir_top|Add26~36 {} fir:fir_top|Add27~35 {} fir:fir_top|Add27~36 {} fir:fir_top|Add28~37 {} fir:fir_top|Add28~39 {} fir:fir_top|Add28~41 {} fir:fir_top|Add28~42 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 {} fir:fir_top|fir_data_20[0]~22 {} fir:fir_top|fir_data_20[0]~24 {} fir:fir_top|fir_data_20[0]~26 {} fir:fir_top|fir_data_20[0]~28 {} fir:fir_top|fir_data_20[0]~30 {} fir:fir_top|fir_data_20[0]~32 {} fir:fir_top|fir_data_20[0]~33 {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 1.532ns 0.000ns 1.133ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 0.000ns 0.000ns 0.000ns 0.686ns 0.000ns 1.438ns 0.000ns 0.000ns 1.103ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 1.125ns 0.000ns 1.114ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.109ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 1.070ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.495ns 1.091ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.513ns 0.000ns 0.000ns 0.000ns 1.529ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns 1.461ns 0.000ns 1.177ns 1.107ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 1.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.092ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.036ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.117ns 1.098ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.623ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.506ns 0.621ns 0.506ns 0.596ns 0.190ns 0.506ns 0.706ns 0.506ns 0.735ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TLC5615:tlc5615_top\|din_reg\[8\] key_in clk 5.782 ns register " "Info: tsu for register \"TLC5615:tlc5615_top\|din_reg\[8\]\" (data pin = \"key_in\", clock pin = \"clk\") is 5.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.583 ns + Longest pin register " "Info: + Longest pin to register delay is 8.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns key_in 1 PIN PIN_72 10 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 10; PIN Node = 'key_in'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.315 ns) + CELL(0.206 ns) 8.475 ns key:key_top\|data_out\[8\]~15 2 COMB LCCOMB_X20_Y11_N6 1 " "Info: 2: + IC(7.315 ns) + CELL(0.206 ns) = 8.475 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 1; COMB Node = 'key:key_top\|data_out\[8\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { key_in key:key_top|data_out[8]~15 } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/key.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.583 ns TLC5615:tlc5615_top\|din_reg\[8\] 3 REG LCFF_X20_Y11_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.583 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 1; REG Node = 'TLC5615:tlc5615_top\|din_reg\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 14.77 % ) " "Info: Total cell delay = 1.268 ns ( 14.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.315 ns ( 85.23 % ) " "Info: Total interconnect delay = 7.315 ns ( 85.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { key_in key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { key_in {} key_in~combout {} key:key_top|data_out[8]~15 {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 7.315ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.761 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 156 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 156; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns TLC5615:tlc5615_top\|din_reg\[8\] 3 REG LCFF_X20_Y11_N7 1 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 1; REG Node = 'TLC5615:tlc5615_top\|din_reg\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { key_in key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { key_in {} key_in~combout {} key:key_top|data_out[8]~15 {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 7.315ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk din TLC5615:tlc5615_top\|din 12.262 ns register " "Info: tco from clock \"clk\" to destination pin \"din\" through register \"TLC5615:tlc5615_top\|din\" is 12.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.150 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns TLC5615:tlc5615_top\|sclk 2 REG LCFF_X1_Y6_N27 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 3; REG Node = 'TLC5615:tlc5615_top\|sclk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk TLC5615:tlc5615_top|sclk } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 4.662 ns TLC5615:tlc5615_top\|sclk~clkctrl 3 COMB CLKCTRL_G1 10 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'TLC5615:tlc5615_top\|sclk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 6.150 ns TLC5615:tlc5615_top\|din 4 REG LCFF_X19_Y7_N25 2 " "Info: 4: + IC(0.822 ns) + CELL(0.666 ns) = 6.150 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 2; REG Node = 'TLC5615:tlc5615_top\|din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.49 % ) " "Info: Total cell delay = 2.736 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.414 ns ( 55.51 % ) " "Info: Total interconnect delay = 3.414 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { clk TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { clk {} clk~combout {} TLC5615:tlc5615_top|sclk {} TLC5615:tlc5615_top|sclk~clkctrl {} TLC5615:tlc5615_top|din {} } { 0.000ns 0.000ns 0.522ns 2.070ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.808 ns + Longest register pin " "Info: + Longest register to pin delay is 5.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLC5615:tlc5615_top\|din 1 REG LCFF_X19_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 2; REG Node = 'TLC5615:tlc5615_top\|din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|din } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(3.236 ns) 5.808 ns din 2 PIN PIN_51 0 " "Info: 2: + IC(2.572 ns) + CELL(3.236 ns) = 5.808 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.72 % ) " "Info: Total cell delay = 3.236 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 44.28 % ) " "Info: Total interconnect delay = 2.572 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.808 ns" { TLC5615:tlc5615_top|din {} din {} } { 0.000ns 2.572ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { clk TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { clk {} clk~combout {} TLC5615:tlc5615_top|sclk {} TLC5615:tlc5615_top|sclk~clkctrl {} TLC5615:tlc5615_top|din {} } { 0.000ns 0.000ns 0.522ns 2.070ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.808 ns" { TLC5615:tlc5615_top|din {} din {} } { 0.000ns 2.572ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fir:fir_top\|t1\[6\]\[0\] reset_n clk -1.195 ns register " "Info: th for register \"fir:fir_top\|t1\[6\]\[0\]\" (data pin = \"reset_n\", clock pin = \"clk\") is -1.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.383 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.383 ns fir:fir_top\|t1\[6\]\[0\] 4 REG LCFF_X26_Y5_N25 5 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.383 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 5; REG Node = 'fir:fir_top\|t1\[6\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.86 % ) " "Info: Total cell delay = 2.736 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.647 ns ( 57.14 % ) " "Info: Total interconnect delay = 3.647 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.884 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset_n 1 PIN PIN_74 313 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 313; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.855 ns) 7.884 ns fir:fir_top\|t1\[6\]\[0\] 2 REG LCFF_X26_Y5_N25 5 " "Info: 2: + IC(6.064 ns) + CELL(0.855 ns) = 7.884 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 5; REG Node = 'fir:fir_top\|t1\[6\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 23.08 % ) " "Info: Total cell delay = 1.820 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.064 ns ( 76.92 % ) " "Info: Total interconnect delay = 6.064 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { reset_n {} reset_n~combout {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 6.064ns } { 0.000ns 0.965ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { reset_n {} reset_n~combout {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 6.064ns } { 0.000ns 0.965ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 09:20:48 2014 " "Info: Processing ended: Fri May 09 09:20:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
