// Seed: 1775936775
module module_0 (
    output tri id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input tri1 id_8
    , id_13,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11
);
  id_14(
      .id_0(1), .id_1(id_2), .id_2(id_8), .id_3(1), .id_4(1), .id_5(1)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_5,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0
  );
endmodule
