Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_max_8_behav xil_defaultlib.test_max_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'empty' [C:/Project_vivado/project_work_2/project_work_2.srcs/sim_1/new/test_max_8.v:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'full' [C:/Project_vivado/project_work_2/project_work_2.srcs/sim_1/new/test_max_8.v:17]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'full' [C:/Project_vivado/project_work_2/project_work_2.srcs/sources_1/new/MAX_8.v:23]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'empty' [C:/Project_vivado/project_work_2/project_work_2.srcs/sources_1/new/MAX_8.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.MAX_8
Compiling module xil_defaultlib.test_max_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_max_8_behav
