;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN 20, #12
	SLT -912, @831
	CMP 0, -2
	CMP 0, -2
	SUB @127, 106
	MOV -7, <-20
	SLT 100, 0
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SLT 100, 0
	SLT 100, 0
	CMP -207, <-120
	SLT 138, -3
	SUB @127, 106
	SPL 20, <12
	DJN <91, @-283
	DJN <91, @-283
	ADD 100, <20
	SUB @-127, 800
	SUB @127, 106
	CMP @20, -0
	CMP @20, -0
	ADD <30, <-0
	CMP @20, -0
	CMP @20, -0
	SUB 380, 32
	ADD <30, <-0
	CMP @-28, 0
	CMP @-28, 0
	CMP @-28, 0
	SLT 138, -3
	DJN 308, <-2
	SUB 208, <120
	SUB #200, <109
	DJN 308, <-2
	CMP -207, <-120
	SUB @-127, 800
	CMP 802, 11
	CMP -207, <-120
	SUB #200, <109
	SUB #200, <109
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
