
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001414                       # Number of seconds simulated (Second)
simTicks                                   1413758000                       # Number of ticks simulated (Tick)
finalTick                                488022361250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.99                       # Real time elapsed on the host (Second)
hostTickRate                                473170268                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407599264                       # Number of bytes of host memory used (Byte)
simInsts                                      9207791                       # Number of instructions simulated (Count)
simOps                                       10336221                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3081719                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3459381                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles           5208299                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts        65593                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps        79999                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses        75004                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns         5296                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts         6895                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts        75004                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads       101452                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites        61162                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads         8901                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites         8808                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs        28114                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts        15817                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts        12297                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 5134634.503149                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 73664.496851                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.014144                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.985856                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches        12819                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu        51590     64.49%     64.49% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult          279      0.35%     64.84% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv           16      0.02%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     64.86% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead        15817     19.77%     84.63% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite        12297     15.37%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total        79999                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits        15648                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses          173                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits        12272                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses           25                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts          198                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses        15821                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses        12297                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits          27920                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses          198                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses        28118                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks          198                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor          198                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples          198                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0          198    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total          198                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB          188     94.95%     94.95% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           10      5.05%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total          198                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data          198                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total          198                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data          198                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total          198                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total          396                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits        65592                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses            1                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts            1                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses        65593                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits          65592                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses            1                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses        65593                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks            1                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions           44                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 62403294.086957                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 63431428.228917                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            2      8.70%      8.70% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10           21     91.30%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162671110                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON     19995736                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   1435275764                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles           5655048                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts      5059410                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps      5512266                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses      4942807                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses       224548                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns       188938                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts       641046                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts      4942807                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts       224548                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads      7193145                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites      4101943                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads       173746                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites       101279                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads      1461817                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites      1440875                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs      1234482                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts       705255                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts       529227                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 142511.431111                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 5512536.568889                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.974799                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.025201                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches       979601                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass          333      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu      3964942     71.93%     71.93% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult       139670      2.53%     74.47% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv         3843      0.07%     74.54% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd         2160      0.04%     74.57% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp          659      0.01%     74.59% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt          670      0.01%     74.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult           82      0.00%     74.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc           65      0.00%     74.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv           36      0.00%     74.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc       156562      2.84%     77.44% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     77.44% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     77.44% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     77.44% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu         7769      0.14%     77.58% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     77.58% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     77.58% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc         1233      0.02%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            5      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.61% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead       705255     12.79%     90.40% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite       529227      9.60%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total      5512511                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits       703467                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses         1971                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits       528618                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses          647                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts         2452                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          110                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           18                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults           11                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses       705438                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses       529265                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        1232085                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses         2618                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      1234703                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks         2600                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor         2600                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples         2600                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0         2600    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total         2600                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB         2394     97.63%     97.63% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB           58      2.37%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total         2452                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data         2600                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total         2600                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data         2452                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total         2452                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total         5052                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits      5058806                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses          868                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts          849                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          113                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses      5059674                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits        5058806                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses          868                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses      5059674                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks          868                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor          868                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples          868                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0          868    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total          868                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB          827     97.41%     97.41% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           22      2.59%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total          849                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst          868                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total          868                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          849                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total          849                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         1717                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions           32                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 2226734.812500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 7865281.309921                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            7     43.75%     43.75% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10            9     56.25%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value     31640000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON   1515326743                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED     35627757                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles           5208286                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts         9500                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps        11037                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses        10201                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns          767                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts         1181                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts        10201                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads        13725                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites         8234                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads         1782                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites         1743                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs         3453                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts         2006                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts         1447                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 5198125.569234                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 10160.430766                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.001951                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.998049                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches         2068                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu         7506     68.01%     68.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult           59      0.53%     68.54% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv           19      0.17%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.71% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead         2006     18.18%     86.89% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite         1447     13.11%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total        11037                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits         1972                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses           35                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits         1443                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses            4                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts           39                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses         2007                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses         1447                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits           3415                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses           39                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses         3454                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks           39                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor           39                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples           39                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0           39    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total           39                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB           39    100.00%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total           39                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data           39                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total           39                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data           39                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total           39                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total           78                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits         9469                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses           31                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts           31                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses         9500                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits           9469                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses           31                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses         9500                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks           31                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor           31                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples           31                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0           31    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total           31                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB           30     96.77%     96.77% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            1      3.23%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total           31                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst           31                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total           31                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst           31                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total           31                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total           62                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions           18                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 145251351.200000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 37069040.757571                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value     50776000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162671142                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON      2757988                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   1452513512                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           5208286                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts       137238                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps       161299                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses       147374                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses          372                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns         6023                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts        17293                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts       147374                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts          372                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads       212174                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites       121748                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads          318                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites           55                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads        30852                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites        30387                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs        52843                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts        30100                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts        22743                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 5059717.648726                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 148568.351274                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.028525                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.971475                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches        25472                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass          111      0.07%      0.07% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu       108077     67.00%     67.07% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult          237      0.15%     67.21% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv           26      0.02%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.23% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc           17      0.01%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc            5      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.24% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead        30100     18.66%     85.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite        22743     14.10%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total       161316                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits        29677                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses          433                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits        22658                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses           86                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          512                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries           74                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            7                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults           10                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses        30110                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses        22744                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits          52335                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses          519                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses        52854                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks          512                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor          512                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples          512                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0          512    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total          512                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          498     97.27%     97.27% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           14      2.73%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          512                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data          512                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total          512                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          512                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          512                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         1024                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits       136962                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          294                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          293                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           38                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            3                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses       137256                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits         136962                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          294                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses       137256                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          294                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          294                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          294                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          294    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          294                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          285     97.27%     97.27% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB            8      2.73%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          293                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          294                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          294                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          293                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          293                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total          587                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions           18                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 141494351.200000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 44004797.144403                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value     35441268                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162671142                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON     40327988                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1414943512                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.dmabridge.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                  784                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                 784                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                 888                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp                888                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           76                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         3344                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    3344                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           57                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3268                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         3325                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     3325                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker         6256                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker           32                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst       262372                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       137493                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker        82696                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        27600                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst     20238620                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      5433113                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker         1248                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker          984                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst        38000                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data        17410                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        16272                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker         9344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       549020                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data       243400                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total      27063860                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst       262372                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst     20238620                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst        38000                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       549020                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total     21088012                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data        87249                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data      4063142                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data        10550                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data       210637                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total      4371578                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker          782                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker            4                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst        65593                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data        15771                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        10337                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         3450                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst      5059655                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data       704623                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          156                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker          123                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst         9500                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data         2005                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker         2034                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         1168                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst       137255                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data        30101                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total        6042557                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data        11900                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data       520226                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data         1408                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data        22067                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total        555601                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      4425085                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker        22635                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst    185584803                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data     97253561                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker     58493745                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker     19522436                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst  14315476906                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data   3843029005                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker       882754                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       696017                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     26878716                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data     12314696                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker     11509749                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker      6609335                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst    388340862                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data    172165250                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total      19143205556                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst    185584803                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst  14315476906                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     26878716                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst    388340862                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total  14916281287                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data     61714240                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data   2874001067                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data      7462380                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data    148990846                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total      3092168532                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      4425085                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker        22635                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst    185584803                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    158967801                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker     58493745                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker     19522436                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst  14315476906                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data   6717030072                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker       882754                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       696017                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     26878716                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data     19777076                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker     11509749                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker      6609335                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst    388340862                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data    321156096                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total     22235374088                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy    542882880                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy    542882880                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   383.999864                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 488022361250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy    542882880                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy    542882880                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   383.999864                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 488022361250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq             6038045                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp            6042965                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq             551612                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp            551612                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq               393                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq              28                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp              421                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq          4920                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq           4910                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp          4910                       # Transaction distribution (Count)
testsys.membus.transDist::SwapReq                9083                       # Transaction distribution (Count)
testsys.membus.transDist::SwapResp               9083                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port       131186                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::total       131186                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port        56090                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port           38                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          108                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::total        56236                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port            8                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total            8                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port         1564                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total         1564                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port     10119310                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::total     10119310                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port      2465714                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3304                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio           34                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::total      2469052                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port         6900                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total         6900                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port        20674                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total        20674                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port        19000                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::total        19000                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port         6902                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::total         6908                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port          246                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total          246                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port          312                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total          312                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port       274510                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::total       274510                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port       105662                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio            8                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::total       105672                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port         2336                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total         2336                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port         4068                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total         4068                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total               13217982                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port       262372                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::total       262372                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port       229574                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port           19                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          216                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::total       229809                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port           32                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port         6256                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total         6256                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port     20238620                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::total     20238620                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port      9593921                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3304                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio           68                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::total      9597293                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        27600                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        27600                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port        82696                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total        82696                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port        38000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::total        38000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port        28336                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::total        28348                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port          984                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total          984                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port         1248                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total         1248                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port       549020                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::total       549020                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port       463205                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port            2                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::total       463223                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port         9344                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total         9344                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port        16272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total        16272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                31551117                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples           6608991                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                 6608991    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total             6608991                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 488022361250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                      56                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
