# UAR Project made in VHDL

This a simple UAR project made in VHDL using compiler Xilinx ISE 14.7 (it is an old version). It is an academic project.
