

================================================================
== Vitis HLS Report for 'worker_6'
================================================================
* Date:           Tue Jun 27 13:52:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     37|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |merge_in_5_din   |        or|   0|  0|   8|           8|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  10|           9|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |merge_in_5_blk_n   |   9|          2|    1|          2|
    |split_out_5_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  27|          6|    3|          6|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      worker.6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      worker.6|  return value|
|split_out_5_dout     |   in|    8|     ap_fifo|   split_out_5|       pointer|
|split_out_5_empty_n  |   in|    1|     ap_fifo|   split_out_5|       pointer|
|split_out_5_read     |  out|    1|     ap_fifo|   split_out_5|       pointer|
|merge_in_5_din       |  out|    8|     ap_fifo|    merge_in_5|       pointer|
|merge_in_5_full_n    |   in|    1|     ap_fifo|    merge_in_5|       pointer|
|merge_in_5_write     |  out|    1|     ap_fifo|    merge_in_5|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

