// Seed: 2577676377
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  wire id_5;
  wire id_6;
  assign module_2.type_4 = 0;
  wire id_7;
  assign id_2 = -1;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = 1'b0;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    id_9,
    input uwire id_7
);
  uwire id_10 = id_5 == {id_7, -1};
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
