// Seed: 987273179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output tri0 id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_14 = ~id_12 === -1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_12,
      id_5,
      id_10,
      id_10,
      id_12,
      id_9,
      id_9,
      id_16,
      id_16,
      id_8,
      id_6,
      id_12,
      id_10
  );
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = (-1);
  wire [1 'h0 +  id_3 : 'b0] id_18;
  assign id_2[""] = -1;
endmodule
