-- Test Bench VHDL for IBM SMS ALD page 12.12.32.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/19/2020 4:28:47 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC_tb is
end ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC_tb;

architecture behavioral of ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE:	 in STD_LOGIC;
		MS_INPUT_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES:	 in STD_LOGIC;
		MS_STOP_AT_J_TLU:	 in STD_LOGIC;
		PS_C_CYCLE:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_STOP_AT_F_JRJ:	 out STD_LOGIC;
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN:	 out STD_LOGIC;
		PS_STOP_AT_H:	 out STD_LOGIC;
		PS_STOP_AT_J:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_OUTPUT_CYCLE: STD_LOGIC := '1';
	signal PS_STOP_AT_H_ON_B_CYCLE_OPS: STD_LOGIC := '0';
	signal MS_FILE_OP_DOT_D_CYCLE: STD_LOGIC := '1';
	signal PS_1ST_SCAN: STD_LOGIC := '0';
	signal PS_B_CYCLE_1: STD_LOGIC := '0';
	signal PS_X_CYCLE: STD_LOGIC := '0';
	signal MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE: STD_LOGIC := '1';
	signal MS_INPUT_CYCLE: STD_LOGIC := '1';
	signal PS_STOP_AT_J_ON_B_CY_OP_CODES: STD_LOGIC := '0';
	signal MS_STOP_AT_J_TLU: STD_LOGIC := '1';
	signal PS_C_CYCLE: STD_LOGIC := '0';
	signal PS_STORE_ADDR_REGS_OP_CODE: STD_LOGIC := '0';
	signal PS_A_CYCLE: STD_LOGIC := '0';
	signal PS_1401_STORE_AR_OP_CODES: STD_LOGIC := '0';

	-- Outputs

	signal PS_STOP_AT_F_JRJ: STD_LOGIC;
	signal MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: STD_LOGIC;
	signal PS_STOP_AT_H: STD_LOGIC;
	signal PS_STOP_AT_J: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MS_OUTPUT_CYCLE => MS_OUTPUT_CYCLE,
		PS_STOP_AT_H_ON_B_CYCLE_OPS => PS_STOP_AT_H_ON_B_CYCLE_OPS,
		MS_FILE_OP_DOT_D_CYCLE => MS_FILE_OP_DOT_D_CYCLE,
		PS_1ST_SCAN => PS_1ST_SCAN,
		PS_B_CYCLE_1 => PS_B_CYCLE_1,
		PS_X_CYCLE => PS_X_CYCLE,
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE => MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
		MS_INPUT_CYCLE => MS_INPUT_CYCLE,
		PS_STOP_AT_J_ON_B_CY_OP_CODES => PS_STOP_AT_J_ON_B_CY_OP_CODES,
		MS_STOP_AT_J_TLU => MS_STOP_AT_J_TLU,
		PS_C_CYCLE => PS_C_CYCLE,
		PS_STORE_ADDR_REGS_OP_CODE => PS_STORE_ADDR_REGS_OP_CODE,
		PS_A_CYCLE => PS_A_CYCLE,
		PS_1401_STORE_AR_OP_CODES => PS_1401_STORE_AR_OP_CODES,
		PS_STOP_AT_F_JRJ => PS_STOP_AT_F_JRJ,
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN => MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
		PS_STOP_AT_H => PS_STOP_AT_H,
		PS_STOP_AT_J => PS_STOP_AT_J);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process
   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

end;
