<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001621A1-20030102-D00000.TIF SYSTEM "US20030001621A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00001.TIF SYSTEM "US20030001621A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00002.TIF SYSTEM "US20030001621A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00003.TIF SYSTEM "US20030001621A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00004.TIF SYSTEM "US20030001621A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00005.TIF SYSTEM "US20030001621A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001621A1-20030102-D00006.TIF SYSTEM "US20030001621A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001621</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10136306</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020502</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38033</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03K019/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>326</class>
<subclass>093000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Data I/O circuit of semiconductor memory device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Se</given-name>
<middle-name>Jun</middle-name>
<family-name>Kim</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Jae</given-name>
<family-name>Kyung</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>JACOBSON HOLMAN PLLC</name-1>
<name-2></name-2>
<address>
<address-1>400 SEVENTH STREET N.W.</address-1>
<address-2>SUITE 600</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20004</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A data I/O circuit of a semiconductor memory device employing clock synthesizing means for inputting synthesized clock signals of clock signals of two nodes of a metal line transmitting the clock signals to the corresponding data buffer in order to decrease a time difference of the clock signals for driving the plurality of data buffers. As a result, the data I/O circuit of a semiconductor memory device performs an operation of the semiconductor memory device at a high speed by reducing a data setup/hold time, by equalizing an enable time of a plurality of data buffers. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a data I/O (input/output) circuit for a semiconductor memory device, and in particular to an improved data I/O circuit for a semiconductor memory device which can perform operations at a high speed by means of a method of reducing data setup/hold time by equalizing the enable time of a plurality of data buffers. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Background Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating a conventional data I/O circuit of a semiconductor memory device. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The conventional data I/O circuit includes: a clock synchronization unit <highlight><bold>1</bold></highlight> for synchronizing an internal clock signal ICLK with an external clock signal ECLK by using a delay locked loop DLL or a phase locked loop PLL; a clock driving unit <highlight><bold>2</bold></highlight> for transferring the internal clock signal ICLK to a clock signal transmission line (metal line) CL; a memory block <highlight><bold>3</bold></highlight> for storing data; a plurality of data buffers DBUF<highlight><bold>0</bold></highlight>-DBUF<highlight><bold>15</bold></highlight> for buffering the data according to the internal clock signal ICLK; and a plurality of data pads DQ<highlight><bold>0</bold></highlight>-DQ<highlight><bold>15</bold></highlight> for outputting the data from the data buffers DBUF<highlight><bold>0</bold></highlight>-DBUF<highlight><bold>15</bold></highlight> or externally receiving data. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The operation of the conventional data I/O circuit is described with reference to a timing diagram of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Initially, the clock synchronization unit <highlight><bold>1</bold></highlight> synchronizes the internal clock signal ICLK with the external clock signal ECLK. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The internal clock signal ICLK is transmitted to the data buffers DBUF<highlight><bold>0</bold></highlight>-DBUF<highlight><bold>15</bold></highlight> through the clock signal transmission line CL made of metal. Here, the clock driving unit <highlight><bold>2</bold></highlight> is employed to drive the internal clock signal ICLK in order to prevent delay of the internal clock signal ICLK. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the internal clock signals C<highlight><bold>7</bold></highlight>, C<highlight><bold>8</bold></highlight> inputted to the data buffers DBUF<highlight><bold>7</bold></highlight> and DBUF<highlight><bold>8</bold></highlight> closest to the clock driving unit <highlight><bold>2</bold></highlight> are delayed as long as the internal clock signal ICLK. However, the internal clock signals C<highlight><bold>0</bold></highlight> and C<highlight><bold>15</bold></highlight> inputted to the data buffers DBUF<highlight><bold>0</bold></highlight> and DBUF<highlight><bold>15</bold></highlight> farthest from the clock driving unit <highlight><bold>2</bold></highlight> are delayed longer than the internal clock signal ICLK by a delay time DT. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Accordingly, there is a time difference DT between the data output timing of the data buffers DBUF<highlight><bold>7</bold></highlight> and DBUF<highlight><bold>8</bold></highlight> closest to the clock driving unit <highlight><bold>2</bold></highlight> and a data output timing of the data buffers DBUF<highlight><bold>0</bold></highlight> and DBUF<highlight><bold>15</bold></highlight> farthest from the clock driving unit <highlight><bold>2</bold></highlight>, thereby generating a data error. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The data setup/hold time should be increased to prevent the data error. However, the increased data setup/hold time decreases operation speed of the semiconductor memory device. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Accordingly, it is an object of the present invention to provide a data I/O circuit of a semiconductor memory device which can perform operations at a high speed by means of a method of outputting clock signals having an identical timing to a plurality of data buffers, by connecting a clock synthesizing means to a clock signal transmission line. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In order to achieve the above-described object of the invention, there is provided a data I/O circuit of a semiconductor memory device, including: a memory means for storing data; a clock synchronization means for synchronizing an internal clock signal with an external clock signal; a clock driving means for driving the internal clock signal; a clock signal transmission line wherein the internal clock signal is transmitted; a plurality of clock synthesizing means for synthesizing clock signals of corresponding nodes of the clock signal transmission line; a plurality of data buffers for buffering data according to the clock signals from the plurality of clock synthesizing means; and a plurality of data pads for externally outputting the data from the plurality of data buffers, or externally receiving data.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The present invention will become better understood with reference to the accompanying drawings which are given only by way of illustration and thus are not limitative of the present invention, wherein: </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating a conventional data I/O circuit of a semiconductor memory device; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a timing diagram showing delay of clock signals for the data I/O circuit in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram illustrating a data I/O circuit of a semiconductor memory device in accordance with a first embodiment of the present invention; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a detailed circuit diagram illustrating a clock synthesizing unit of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a timing diagram showing delay of clock signals for the data I/O circuit in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; and </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram illustrating a data I/O circuit of a semiconductor memory device in accordance with a second embodiment of the present invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> A data I/O circuit of a semiconductor memory device in accordance with preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram illustrating a data I/O circuit of a semiconductor memory device in accordance with a first embodiment of the present invention. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The data I/O circuit includes: a clock synchronization unit <highlight><bold>10</bold></highlight> for synchronizing an internal clock signal ICLK with an external clock signal ECLK; a clock driving unit <highlight><bold>20</bold></highlight> for transferring the internal clock signal ICLK to a clock signal transmission line CL; a plurality of clock synthesizing units <highlight><bold>100</bold></highlight>-<highlight><bold>115</bold></highlight> for synthesizing the internal clock signals of corresponding nodes N<highlight><bold>11</bold></highlight>-N<highlight><bold>18</bold></highlight>, N<highlight><bold>21</bold></highlight>-N<highlight><bold>28</bold></highlight>, N<highlight><bold>31</bold></highlight>-N<highlight><bold>38</bold></highlight> and N<highlight><bold>41</bold></highlight>-N<highlight><bold>48</bold></highlight> in the clock signal transmission line CL and outputting clock signals C<highlight><bold>100</bold></highlight>-<highlight><bold>115</bold></highlight>; a plurality of data buffers DBUF<highlight><bold>10</bold></highlight>-DBUF<highlight><bold>115</bold></highlight> for buffering data according to the synthesized clock signals C<highlight><bold>100</bold></highlight>-C<highlight><bold>115</bold></highlight>; and a plurality of data pads DQ<highlight><bold>100</bold></highlight>-DQ<highlight><bold>115</bold></highlight> for externally outputting the data from the plurality of data buffers DBUF<highlight><bold>100</bold></highlight>-DBUF<highlight><bold>115</bold></highlight>, or receiving data from external devices. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> At this time, the clock signal transmission line CL is connected at a node NO to the clock driving unit <highlight><bold>20</bold></highlight> and at nodes N<highlight><bold>11</bold></highlight>&tilde;N<highlight><bold>18</bold></highlight>, N<highlight><bold>21</bold></highlight>&tilde;N<highlight><bold>28</bold></highlight>, N<highlight><bold>31</bold></highlight>&tilde;N<highlight><bold>38</bold></highlight>, and N<highlight><bold>41</bold></highlight>&tilde;N<highlight><bold>48</bold></highlight> to the plurality of clock synthesizing units <highlight><bold>100</bold></highlight>&tilde;<highlight><bold>115</bold></highlight> to a node NO to which the clock driving unit <highlight><bold>20</bold></highlight> is connected. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The clock synchronization unit <highlight><bold>10</bold></highlight> consists of a delay locked loop or a phase locked loop. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a detailed circuit diagram illustrating the clock synthesizing unit <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the clock synthesizing unit <highlight><bold>100</bold></highlight> includes: inverters INV<highlight><bold>1</bold></highlight> and INV<highlight><bold>2</bold></highlight> for respectively driving the clock signals of the corresponding nodes N<highlight><bold>18</bold></highlight> and N<highlight><bold>28</bold></highlight>; and an inverter INV<highlight><bold>3</bold></highlight> for synthesizing and driving phases of the output signals from the inverters INV<highlight><bold>1</bold></highlight> and INV<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The operation of the data I/O circuit of the semiconductor memory device in accordance with the first embodiment of the present invention will now be described with reference to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The clock synchronization unit <highlight><bold>10</bold></highlight> synchronizes the internal clock signal ICLK with the external clock signal ECLK. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The internal clock signal ICLK driven by the clock driving unit <highlight><bold>20</bold></highlight> is transmitted to the data buffers DBUF<highlight><bold>100</bold></highlight>-DBUF<highlight><bold>115</bold></highlight> through the clock signal transmission line CL. The clock signal transmission line CL is connected to the plurality of clock synthesizing units <highlight><bold>100</bold></highlight>&tilde;<highlight><bold>115</bold></highlight>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The clock synthesizing units <highlight><bold>100</bold></highlight>-<highlight><bold>115</bold></highlight> receive the internal clock signals of the corresponding nodes and synthesize phases of the internal clock signals. The clock synthesizing units <highlight><bold>100</bold></highlight>&tilde;<highlight><bold>115</bold></highlight> output the synthesized clock signals to the data buffers DBUF<highlight><bold>100</bold></highlight>-DBUF<highlight><bold>115</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> That is, the clock signals N<highlight><bold>18</bold></highlight> and N<highlight><bold>28</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> are inputted to the inverters INV<highlight><bold>1</bold></highlight> and INV<highlight><bold>2</bold></highlight> of the clock synthesizing unit <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The clock signals N<highlight><bold>18</bold></highlight> and N<highlight><bold>28</bold></highlight> are driven in the inverters INV<highlight><bold>1</bold></highlight> and INV<highlight><bold>2</bold></highlight>, and inputted to the inverter INV<highlight><bold>3</bold></highlight>. Referring to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the clock synthesizing unit <highlight><bold>100</bold></highlight> generates a clock signal C<highlight><bold>100</bold></highlight> having an intermediate value of time differences of the inputted clock signals. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In the same manner, the clock synthesizing unit <highlight><bold>107</bold></highlight> generates a clock signal C<highlight><bold>107</bold></highlight> having an intermediate value of time differences of the clock signals of the corresponding nodes N<highlight><bold>11</bold></highlight> and N<highlight><bold>21</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In addition, the other clock synthesizing units <highlight><bold>101</bold></highlight>-<highlight><bold>106</bold></highlight> and <highlight><bold>108</bold></highlight>-<highlight><bold>115</bold></highlight> respectively generate clock signals having intermediate values of time differences of the clock signals of the corresponding nodes. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Accordingly, all the data buffers DBUF<highlight><bold>100</bold></highlight>-DBUF<highlight><bold>115</bold></highlight> have an identical data output time. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> At this time, the clock signal transmission line CL is symmetrically connected from the clock driving unit <highlight><bold>20</bold></highlight>. Both parts of the clock signal transmission line CL consist of an identical metal line and have an identical length in the same conditions. Therefore, the data buffers DBUF<highlight><bold>100</bold></highlight>-DBUF<highlight><bold>107</bold></highlight> and the data buffers DBUF<highlight><bold>108</bold></highlight>-DBUF<highlight><bold>115</bold></highlight> which are symmetrically aligned have the same data output time. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram illustrating a data I/O circuit of a semiconductor memory device in accordance with a second embodiment of the present invention. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the data I/O circuit of the semiconductor memory device includes a clock synchronization unit <highlight><bold>11</bold></highlight>, a main clock driving unit <highlight><bold>21</bold></highlight>, a plurality of sub clock driving units <highlight><bold>22</bold></highlight> and <highlight><bold>23</bold></highlight>, a plurality of clock synthesizing units <highlight><bold>200</bold></highlight>&tilde;<highlight><bold>215</bold></highlight>, a plurality of data buffers DBUF <highlight><bold>200</bold></highlight>&tilde;DBUF<highlight><bold>215</bold></highlight> and a plurality of data pads DQ<highlight><bold>200</bold></highlight>&tilde;DQ<highlight><bold>215</bold></highlight>. The clock synchronization unit <highlight><bold>11</bold></highlight> synchronizes an internal clock signal ICLK with an external clock signal ECLK. The main clock driving unit <highlight><bold>21</bold></highlight> transfers the internal clock signal ICLK to a main clock signal transmission line MCL. The plurality of sub clock driving units <highlight><bold>22</bold></highlight> and <highlight><bold>23</bold></highlight> drive the internal clock signals transmitted to the main clock signal transmission line MCL and re-transferring the driven clock signals to a sub clock signal transmission line. The plurality of clock synthesizing units <highlight><bold>200</bold></highlight>&tilde;<highlight><bold>215</bold></highlight> synthesizes clock signals of corresponding nodes in the sub clock signal transmission line. The plurality of data buffers DBUF<highlight><bold>200</bold></highlight>&tilde;DBUF<highlight><bold>215</bold></highlight> buffer data according to the clock signals C<highlight><bold>200</bold></highlight>&tilde;C<highlight><bold>215</bold></highlight> from the plurality of clock synthesizing units <highlight><bold>200</bold></highlight>&tilde;<highlight><bold>215</bold></highlight>. The plurality of data pads DQ<highlight><bold>200</bold></highlight>&tilde;DQ<highlight><bold>215</bold></highlight> externally output the data from the plurality of data buffers DBUF<highlight><bold>200</bold></highlight>&tilde;DBUF<highlight><bold>215</bold></highlight>, or externally receiving data. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The data buffers DBUF<highlight><bold>200</bold></highlight>-DBUF<highlight><bold>207</bold></highlight> and the data buffers DBUF<highlight><bold>208</bold></highlight>-DBUF<highlight><bold>215</bold></highlight> are symmetrically aligned with respect to the clock driving unit <highlight><bold>21</bold></highlight>. The sub clock driving units <highlight><bold>22</bold></highlight> and <highlight><bold>23</bold></highlight> are aligned at the center portions of the data buffers DBUF<highlight><bold>200</bold></highlight>-DBUF<highlight><bold>207</bold></highlight> and the data buffers DBUF<highlight><bold>208</bold></highlight>-DBUF<highlight><bold>215</bold></highlight>, for transmitting the internal clock signal ICLK driven by the main clock driving unit <highlight><bold>21</bold></highlight> to the sub clock signal transmission lines SCL<highlight><bold>1</bold></highlight> and SCL<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The operation of the data I/O circuit of the semiconductor memory device in accordance with the second embodiment of the present invention will now be described. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The clock synchronization unit <highlight><bold>11</bold></highlight> synchronizes the external clock signal ECLK, thereby outputting the internal clock signal ICLK. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The main clock driving unit <highlight><bold>21</bold></highlight> drives the internal clock signal ICLK, and transmits the driven internal clock signal ICLK to the main clock signal transmission line MCL. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The sub clock driving units <highlight><bold>22</bold></highlight> and <highlight><bold>23</bold></highlight> drive the clock signals transmitted to the main clock signal transmission line MCL, and transmit the driven clock signals to the sub clock signal transmission lines SCL<highlight><bold>1</bold></highlight> and SCL<highlight><bold>2</bold></highlight>, respectively. Here, the sub clock signal transmission line SCL<highlight><bold>1</bold></highlight> is connected to both ends of the data buffers DBUF<highlight><bold>200</bold></highlight>-DBUF<highlight><bold>207</bold></highlight>, and extended to the node N<highlight><bold>1</bold></highlight> to which the sub clock driving unit <highlight><bold>22</bold></highlight> is connected. In the same manner, the sub clock signal transmission line SCL<highlight><bold>2</bold></highlight> is connected to both ends of the data buffers DBUF<highlight><bold>208</bold></highlight>-DBUF<highlight><bold>215</bold></highlight>, and extended to the node N<highlight><bold>2</bold></highlight> to which the sub clock driving unit <highlight><bold>23</bold></highlight> is connected. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The clock synthesizing units <highlight><bold>200</bold></highlight>-<highlight><bold>215</bold></highlight> receive the clock signals of the corresponding nodes N<highlight><bold>101</bold></highlight>-N<highlight><bold>174</bold></highlight> of the sub clock signal transmission lines SCL<highlight><bold>1</bold></highlight> and SCL<highlight><bold>2</bold></highlight>, synthesize the phases of the clock signals, and output the resultant clock signals to the data buffers DBUF<highlight><bold>200</bold></highlight>-DBUF<highlight><bold>215</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> Accordingly, the phases of the clock signals C<highlight><bold>200</bold></highlight>-C<highlight><bold>215</bold></highlight> synthesized by the clock synthesizing units <highlight><bold>200</bold></highlight>-<highlight><bold>215</bold></highlight> are equalized, and thus the clock signals C<highlight><bold>200</bold></highlight>-C<highlight><bold>215</bold></highlight> do not have a time difference. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The succeeding operations of the second embodiment are identical to the above-described operations of the first embodiment, and therefore detailed explanations thereof are omitted. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> As discussed earlier, in accordance with the present invention, the clock synthesizing units equalize the phases of the clock signals so as to reduce the time difference of the clock signals generated in the clock signal transmission line according to position of the data buffers. Therefore, the data buffers have an identical enable time, thereby decreasing the data setup/hold time. As a result, it is possible to operate the semiconductor memory device at a high speed. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the meets and bounds of the claims, or equivalences of such meets and bounds are therefore intended to be embraced by the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A data I/O circuit of a semiconductor memory device, the data I/O circuit comprising: 
<claim-text>a clock synchronization means for synchronizing an internal clock signal with an external clock signal; </claim-text>
<claim-text>a clock signal transmission line having nodes; </claim-text>
<claim-text>a clock driving means for transferring the internal clock signal to the clock signal transmission line; </claim-text>
<claim-text>a plurality of clock synthesizing means for synthesizing the internal clock signals of corresponding nodes in the clock signal transmission line; </claim-text>
<claim-text>a plurality of data buffers for buffering data according to the synthesized clock signals from the plurality of clock synthesizing means; and </claim-text>
<claim-text>a plurality of data pads for externally outputting the data from the plurality of data buffers, or receiving data from external devices. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the clock signal transmission line is connected to the clock driving means, extended to both ends of the plurality of data buffers, and extended from both ends to a node to which the clock driving means is connected. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the clock synthesizing means synthesizes a phase of a clock signal of the closest node of the clock signal transmission line connected from the clock driving means to both ends of the plurality of data buffers, and a phase of a clock signal of the closest node of the clock signal transmission line connected from both ends of the plurality of data buffers to the clock driving means. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the clock synthesizing means comprises: 
<claim-text>a first driving means for driving a clock signal of the closest node of the clock signal transmission line connected from the clock driving means to both ends of the plurality of data buffers; </claim-text>
<claim-text>a second driving means for driving a clock signal of the closest node of the clock signal transmission line connected from both ends of the plurality of data buffers to the clock driving means; and </claim-text>
<claim-text>a phase synthesizing means for synthesizing phases of the output signals from the first and second driving means. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A data I/O circuit of a semiconductor memory device, comprising: 
<claim-text>a clock synchronization means for synchronizing an internal clock signal with an external clock signal; </claim-text>
<claim-text>a main clock signal transmission line; </claim-text>
<claim-text>a main clock driving means for transferring the internal clock signal to the main clock signal transmission line; </claim-text>
<claim-text>a sub clock signal transmission line having nodes; </claim-text>
<claim-text>a plurality of sub clock driving means for driving the internal clock signals transmitted to the main clock signal transmission line and re-transferring the driven clock signals to the sub clock signal transmission line; </claim-text>
<claim-text>a plurality of clock synthesizing means for synthesizing clock signals of corresponding nodes in the sub clock signal transmission line; </claim-text>
<claim-text>a plurality of data buffers for buffering data according to the clock signals from the plurality of clock synthesizing units; and </claim-text>
<claim-text>a plurality of data pads for externally outputting the data from the plurality of data buffers, or externally receiving data. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the sub clock signal transmission line is extended to both ends of a predetermined number of data buffers among the plurality of data buffers, and extended from both ends to a node to which the sub clock driving means is connected. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the clock synthesizing means synthesizes a phase of a clock signal of the closest node of the sub clock signal transmission line connected from the sub clock driving means to both ends of the predetermined number of data buffers, and a phase of a clock signal of the closest node of the sub clock signal transmission line connected from both ends of the predetermined number of data buffers to the sub clock driving means. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The data I/O circuit according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the clock synthesizing means comprises: 
<claim-text>a first driving means for driving a clock signal of the closest node of the sub clock signal transmission line connected from the sub clock driving means to both ends of the predetermined number of data buffers; </claim-text>
<claim-text>a second driving means for driving a clock signal of the closest node of the sub clock signal transmission line connected from both ends of the predetermined number of data buffers to the sub clock driving means; and </claim-text>
<claim-text>a phase synthesizing means for synthesizing phases of the output signals from the first and second driving means.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001621A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001621A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001621A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001621A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001621A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001621A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001621A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
