#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 28 21:51:29 2022
# Process ID: 213261
# Current directory: /home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_0_synth_1
# Command line: vivado -log design_1_fcc_combined_0_bram_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fcc_combined_0_bram_0.tcl
# Log file: /home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_0_synth_1/design_1_fcc_combined_0_bram_0.vds
# Journal file: /home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_fcc_combined_0_bram_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_fcc_combined_0_bram_0, cache-ID = 516b4235c82d2683.
INFO: [Common 17-206] Exiting Vivado at Sat May 28 21:51:41 2022...
