<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Oct 31 16:32:44 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets FCK_N_71]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets FCK_c]
            1012 items scored, 1012 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CWR_304  (from FCK_c +)
   Destination:    FD1S3AY    D              rca_sw__i0  (to FCK_c +)

   Delay:                  10.418ns  (25.4% logic, 74.6% route), 6 logic levels.

 Constraint Details:

     10.418ns data_path CWR_304 to rca_sw__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.564ns

 Path Details: CWR_304 to rca_sw__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CWR_304 (from FCK_c)
Route        37   e 1.758                                  CWR
LUT4        ---     0.448              B to Z              CDS_I_0_356_2_lut_rep_178
Route        12   e 1.384                                  n8218
LUT4        ---     0.448              A to Z              i1_4_lut_4_lut_rep_158
Route         5   e 1.174                                  n8127
LUT4        ---     0.448              C to Z              i3040_2_lut_rep_155_3_lut
Route        12   e 1.384                                  n8124
LUT4        ---     0.448              A to Z              i2_4_lut_adj_71
Route         8   e 1.287                                  FCK_c_enable_105
LUT4        ---     0.448              D to Z              i3639_4_lut
Route         1   e 0.788                                  n24
                  --------
                   10.418  (25.4% logic, 74.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CWR_304  (from FCK_c +)
   Destination:    FD1S3AY    D              rcb_sw__i0  (to FCK_c +)

   Delay:                  10.418ns  (25.4% logic, 74.6% route), 6 logic levels.

 Constraint Details:

     10.418ns data_path CWR_304 to rcb_sw__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.564ns

 Path Details: CWR_304 to rcb_sw__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CWR_304 (from FCK_c)
Route        37   e 1.758                                  CWR
LUT4        ---     0.448              B to Z              CDS_I_0_356_2_lut_rep_178
Route        12   e 1.384                                  n8218
LUT4        ---     0.448              A to Z              i1_4_lut_4_lut_rep_158
Route         5   e 1.174                                  n8127
LUT4        ---     0.448              C to Z              i3040_2_lut_rep_155_3_lut
Route        12   e 1.384                                  n8124
LUT4        ---     0.448              A to Z              i2_4_lut_adj_64
Route         8   e 1.287                                  FCK_c_enable_98
LUT4        ---     0.448              D to Z              i3640_4_lut
Route         1   e 0.788                                  n24_adj_612
                  --------
                   10.418  (25.4% logic, 74.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             CDS_305  (from FCK_c +)
   Destination:    FD1S3AY    D              rca_sw__i0  (to FCK_c +)

   Delay:                  10.071ns  (26.2% logic, 73.8% route), 6 logic levels.

 Constraint Details:

     10.071ns data_path CDS_305 to rca_sw__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.217ns

 Path Details: CDS_305 to rca_sw__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              CDS_305 (from FCK_c)
Route        11   e 1.411                                  CDS
LUT4        ---     0.448              A to Z              CDS_I_0_356_2_lut_rep_178
Route        12   e 1.384                                  n8218
LUT4        ---     0.448              A to Z              i1_4_lut_4_lut_rep_158
Route         5   e 1.174                                  n8127
LUT4        ---     0.448              C to Z              i3040_2_lut_rep_155_3_lut
Route        12   e 1.384                                  n8124
LUT4        ---     0.448              A to Z              i2_4_lut_adj_71
Route         8   e 1.287                                  FCK_c_enable_105
LUT4        ---     0.448              D to Z              i3639_4_lut
Route         1   e 0.788                                  n24
                  --------
                   10.071  (26.2% logic, 73.8% route), 6 logic levels.

Warning: 10.564 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets FCK_N_71]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets FCK_c]                   |     5.000 ns|    10.564 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3310                                   |      14|     234|     23.12%
                                        |        |        |
n7435                                   |       1|     234|     23.12%
                                        |        |        |
n7436                                   |       1|     234|     23.12%
                                        |        |        |
n7437                                   |       1|     234|     23.12%
                                        |        |        |
n8123                                   |      13|     234|     23.12%
                                        |        |        |
n3294                                   |      14|     221|     21.84%
                                        |        |        |
n7442                                   |       1|     221|     21.84%
                                        |        |        |
n7443                                   |       1|     221|     21.84%
                                        |        |        |
n7444                                   |       1|     221|     21.84%
                                        |        |        |
n8122                                   |      13|     221|     21.84%
                                        |        |        |
Clock_Divider_1.count_30__N_418         |      32|     192|     18.97%
                                        |        |        |
Clock_Divider_2.count_30__N_482         |      32|     192|     18.97%
                                        |        |        |
n7447                                   |       1|     192|     18.97%
                                        |        |        |
n7448                                   |       1|     192|     18.97%
                                        |        |        |
n7449                                   |       1|     192|     18.97%
                                        |        |        |
n7450                                   |       1|     192|     18.97%
                                        |        |        |
n7451                                   |       1|     192|     18.97%
                                        |        |        |
n7452                                   |       1|     192|     18.97%
                                        |        |        |
n7453                                   |       1|     192|     18.97%
                                        |        |        |
n7454                                   |       1|     192|     18.97%
                                        |        |        |
n7455                                   |       1|     192|     18.97%
                                        |        |        |
n7456                                   |       1|     192|     18.97%
                                        |        |        |
n7457                                   |       1|     192|     18.97%
                                        |        |        |
n7458                                   |       1|     192|     18.97%
                                        |        |        |
n7459                                   |       1|     192|     18.97%
                                        |        |        |
n7460                                   |       1|     192|     18.97%
                                        |        |        |
n7479                                   |       1|     192|     18.97%
                                        |        |        |
n7480                                   |       1|     192|     18.97%
                                        |        |        |
n7481                                   |       1|     192|     18.97%
                                        |        |        |
n7482                                   |       1|     192|     18.97%
                                        |        |        |
n7483                                   |       1|     192|     18.97%
                                        |        |        |
n7484                                   |       1|     192|     18.97%
                                        |        |        |
n7485                                   |       1|     192|     18.97%
                                        |        |        |
n7486                                   |       1|     192|     18.97%
                                        |        |        |
n7487                                   |       1|     192|     18.97%
                                        |        |        |
n7488                                   |       1|     192|     18.97%
                                        |        |        |
n7489                                   |       1|     192|     18.97%
                                        |        |        |
n7490                                   |       1|     192|     18.97%
                                        |        |        |
n7491                                   |       1|     192|     18.97%
                                        |        |        |
n7492                                   |       1|     192|     18.97%
                                        |        |        |
n7434                                   |       1|     182|     17.98%
                                        |        |        |
n7441                                   |       1|     182|     17.98%
                                        |        |        |
n8124                                   |      12|     172|     17.00%
                                        |        |        |
n8127                                   |       5|     172|     17.00%
                                        |        |        |
n8218                                   |      12|     172|     17.00%
                                        |        |        |
n7433                                   |       1|     130|     12.85%
                                        |        |        |
n7440                                   |       1|     130|     12.85%
                                        |        |        |
n7446                                   |       1|     128|     12.65%
                                        |        |        |
n7478                                   |       1|     128|     12.65%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1012  Score: 3626228

Constraints cover  10179 paths, 786 nets, and 2442 connections (77.7% coverage)


Peak memory: 95424512 bytes, TRCE: 4030464 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
