<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name_.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name_.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/$_project_name_.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="chiptop0/system/uartClockDomainWrapper/uart_0/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="16"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_valid" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[30:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[30]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[29]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[28]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[27]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[26]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[25]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[24]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[23]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[22]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[21]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[20]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[19]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[18]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[17]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[16]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[15]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[14]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[13]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[12]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[11]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[10]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[9]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[8]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[7]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[6]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[5]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[4]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[3]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[2]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[1]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[63]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[62]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[61]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[60]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[59]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[58]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[57]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[56]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[55]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[54]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[53]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[52]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[51]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[50]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[49]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[48]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[47]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[46]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[45]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[44]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[43]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[42]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[41]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[40]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[39]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[38]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[37]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[36]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[35]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[34]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[33]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[32]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[31]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[30]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[29]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[28]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[27]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[26]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[25]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[24]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[23]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[22]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[21]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[20]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[19]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[18]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[17]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[16]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[15]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[14]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[13]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[12]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[11]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[10]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[9]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[8]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[7]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[6]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[5]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[4]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[3]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[2]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[1]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[7]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[6]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[5]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[4]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[3]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[2]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[1]"/>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_bits_mask[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="chiptop0/system/uartClockDomainWrapper/uart_0/auto_control_xing_in_a_valid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
