--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431370188 paths analyzed, 13722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.427ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269 (SLICE_X16Y11.D3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.332ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (0.664 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A3        net (fanout=179)      4.895   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<250>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_11
    SLICE_X16Y11.D3      net (fanout=9)        1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_2
    SLICE_X16Y11.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<269>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    -------------------------------------------------  ---------------------------
    Total                                     15.332ns (3.113ns logic, 12.219ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.320ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (0.664 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.377   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A3        net (fanout=179)      4.895   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<250>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_11
    SLICE_X16Y11.D3      net (fanout=9)        1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_2
    SLICE_X16Y11.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<269>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    -------------------------------------------------  ---------------------------
    Total                                     15.320ns (3.101ns logic, 12.219ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.298ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (0.664 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A3        net (fanout=179)      4.895   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<250>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_11
    SLICE_X16Y11.D3      net (fanout=9)        1.344   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_2
    SLICE_X16Y11.CLK     Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<269>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_269
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (3.079ns logic, 12.219ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318 (SLICE_X7Y9.C4), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.071ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.C4        net (fanout=9)        1.258   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    -------------------------------------------------  ---------------------------
    Total                                     15.071ns (3.146ns logic, 11.925ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.059ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.377   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.C4        net (fanout=9)        1.258   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    -------------------------------------------------  ---------------------------
    Total                                     15.059ns (3.134ns logic, 11.925ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.037ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.C4        net (fanout=9)        1.258   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_318
    -------------------------------------------------  ---------------------------
    Total                                     15.037ns (3.112ns logic, 11.925ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319 (SLICE_X7Y9.D4), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.011ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.D4        net (fanout=9)        1.198   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    -------------------------------------------------  ---------------------------
    Total                                     15.011ns (3.146ns logic, 11.865ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.999ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.377   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.D4        net (fanout=9)        1.198   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    -------------------------------------------------  ---------------------------
    Total                                     14.999ns (3.134ns logic, 11.865ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.977ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.694 - 0.724)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y53.AX       net (fanout=10)       1.719   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y53.COUT     Taxcy                 0.225   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y54.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y55.COUT     Tbyp                  0.076   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y56.CMUX     Tcinc                 0.272   RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_State_0
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.A1       net (fanout=1)        1.432   DDA_Partition_1/Controller/m_DDACountChkValue<18>
    SLICE_X4Y52.AMUX     Topaa                 0.389   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi8
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.D2       net (fanout=45)       1.019   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y51.COUT     Topcyd                0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1711
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y52.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y47.B2      net (fanout=1)        1.716   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y47.COUT    Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y48.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X11Y4.A3       net (fanout=179)      4.687   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X7Y9.D4        net (fanout=9)        1.198   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X7Y9.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_319
    -------------------------------------------------  ---------------------------
    Total                                     14.977ns (3.112ns logic, 11.865ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_15 (SLICE_X6Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_14 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_14 to RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.CQ       Tcko                  0.200   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<15>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_14
    SLICE_X6Y16.DX       net (fanout=2)        0.136   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<14>
    SLICE_X6Y16.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q<15>
                                                       RemoteIO_Partition_2/IOLink/Receiver/Shifter/m_Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.248ns logic, 0.136ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41 (SLICE_X2Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift31 (FF)
  Destination:          DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift31 to DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.CQ       Tcko                  0.200   DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41
                                                       DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift31
    SLICE_X2Y16.DX       net (fanout=2)        0.137   DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift31
    SLICE_X2Y16.CLK      Tckdi       (-Th)    -0.048   DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41
                                                       DDA_Partition_1/Controller/DDACTRL_ResetI_inv_shift41
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23 (SLICE_X2Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<23>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_22
    SLICE_X2Y31.DX       net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<22>
    SLICE_X2Y31.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<23>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_23
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.427|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431370188 paths, 0 nets, and 18245 connections

Design statistics:
   Minimum period:  15.427ns{1}   (Maximum frequency:  64.821MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:33:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



