

================================================================
== Vivado HLS Report for 'start_backoff_be'
================================================================
* Date:           Thu Nov 19 12:13:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.558 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 0.380 us | 0.380 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_random_int_gen_fu_37  |random_int_gen  |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%invoke_reason_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %invoke_reason) nounwind" [fyp/edca.c:342]   --->   Operation 3 'read' 'invoke_reason_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%CW_be_load = load i10* @CW_be, align 2" [fyp/edca.c:346]   --->   Operation 4 'load' 'CW_be_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %invoke_reason_read, label %2, label %1" [fyp/edca.c:343]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "store i10 15, i10* @CW_be, align 2" [fyp/edca.c:344]   --->   Operation 6 'store' <Predicate = (!invoke_reason_read)> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.70ns)   --->   "br label %._crit_edge" [fyp/edca.c:345]   --->   Operation 7 'br' <Predicate = (!invoke_reason_read)> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (1.70ns)   --->   "%icmp_ln346 = icmp eq i10 %CW_be_load, -1" [fyp/edca.c:346]   --->   Operation 8 'icmp' 'icmp_ln346' <Predicate = (invoke_reason_read)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.70ns)   --->   "br i1 %icmp_ln346, label %._crit_edge, label %3" [fyp/edca.c:345]   --->   Operation 9 'br' <Predicate = (invoke_reason_read)> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln347 = shl i10 %CW_be_load, 1" [fyp/edca.c:347]   --->   Operation 10 'shl' 'shl_ln347' <Predicate = (invoke_reason_read & !icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln347 = or i10 %shl_ln347, 1" [fyp/edca.c:347]   --->   Operation 11 'or' 'or_ln347' <Predicate = (invoke_reason_read & !icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "store i10 %or_ln347, i10* @CW_be, align 2" [fyp/edca.c:347]   --->   Operation 12 'store' <Predicate = (invoke_reason_read & !icmp_ln346)> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "br label %._crit_edge" [fyp/edca.c:348]   --->   Operation 13 'br' <Predicate = (invoke_reason_read & !icmp_ln346)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CW_be_loc_2 = phi i10 [ 15, %1 ], [ %CW_be_load, %2 ], [ %or_ln347, %3 ]" [fyp/edca.c:346]   --->   Operation 14 'phi' 'CW_be_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (4.14ns)   --->   "%tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_be_loc_2)" [fyp/edca.c:350]   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 16 [1/2] (4.14ns)   --->   "%tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_be_loc_2)" [fyp/edca.c:350]   --->   Operation 16 'call' 'tmp' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "store i10 %tmp, i10* @be_backoff_counter, align 2" [fyp/edca.c:350]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:351]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ invoke_reason]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CW_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rand_state]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ be_backoff_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
invoke_reason_read (read ) [ 010]
CW_be_load         (load ) [ 000]
br_ln343           (br   ) [ 000]
store_ln344        (store) [ 000]
br_ln345           (br   ) [ 000]
icmp_ln346         (icmp ) [ 010]
br_ln345           (br   ) [ 000]
shl_ln347          (shl  ) [ 000]
or_ln347           (or   ) [ 000]
store_ln347        (store) [ 000]
br_ln348           (br   ) [ 000]
CW_be_loc_2        (phi  ) [ 001]
tmp                (call ) [ 000]
store_ln350        (store) [ 000]
ret_ln351          (ret  ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="invoke_reason">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invoke_reason"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CW_be">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CW_be"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rand_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="be_backoff_counter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="be_backoff_counter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_int_gen"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="invoke_reason_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invoke_reason_read/1 "/>
</bind>
</comp>

<comp id="24" class="1005" name="CW_be_loc_2_reg_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="10" slack="1"/>
<pin id="26" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="CW_be_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="27" class="1004" name="CW_be_loc_2_phi_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="5" slack="0"/>
<pin id="29" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="30" dir="0" index="2" bw="10" slack="0"/>
<pin id="31" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="32" dir="0" index="4" bw="10" slack="0"/>
<pin id="33" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="34" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CW_be_loc_2/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_random_int_gen_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="10" slack="0"/>
<pin id="39" dir="0" index="1" bw="10" slack="0"/>
<pin id="40" dir="0" index="2" bw="32" slack="0"/>
<pin id="41" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="CW_be_load_load_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="10" slack="0"/>
<pin id="47" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CW_be_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln344_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln346_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln346/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="shl_ln347_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln347/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="or_ln347_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln347/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln347_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="10" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln350_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="10" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="8" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="27" pin=0"/></net>

<net id="36"><net_src comp="27" pin="6"/><net_sink comp="24" pin=0"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="27" pin="6"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="37" pin=2"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="49"><net_src comp="45" pin="1"/><net_sink comp="27" pin=2"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="45" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="45" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="68" pin="2"/><net_sink comp="27" pin=4"/></net>

<net id="79"><net_src comp="68" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="37" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CW_be | {1 }
	Port: rand_state | {1 2 }
	Port: be_backoff_counter | {2 }
 - Input state : 
	Port: start_backoff_be : invoke_reason | {1 }
	Port: start_backoff_be : CW_be | {1 }
	Port: start_backoff_be : rand_state | {1 2 }
  - Chain level:
	State 1
		icmp_ln346 : 1
		br_ln345 : 2
		shl_ln347 : 1
		or_ln347 : 1
		store_ln347 : 1
		CW_be_loc_2 : 1
		tmp : 2
	State 2
		store_ln350 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |    grp_random_int_gen_fu_37   |    2    |  3.328  |   570   |   398   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln346_fu_56       |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   | invoke_reason_read_read_fu_18 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |        shl_ln347_fu_62        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln347_fu_68        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  3.328  |   570   |   411   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|CW_be_loc_2_reg_24|   10   |
+------------------+--------+
|       Total      |   10   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |   570  |   411  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   10   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   580  |   411  |
+-----------+--------+--------+--------+--------+
