/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_1z;
  reg [15:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_1_0z;
  reg [20:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [28:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = { celloutsig_1_0z[5:2], celloutsig_1_13z } + in_data[147:143];
  assign celloutsig_0_4z = { celloutsig_0_2z[4:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_2z[15:9], celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[190:162] + { in_data[155:135], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[84:83], celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[0], in_data[0] };
  assign celloutsig_0_0z = ! in_data[90:86];
  assign celloutsig_0_8z = ! { celloutsig_0_2z[9:6], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_16z = ! celloutsig_0_4z[20:1];
  assign celloutsig_0_7z = { celloutsig_0_4z[20:7], celloutsig_0_0z, celloutsig_0_3z } != celloutsig_0_4z[18:1];
  assign celloutsig_1_3z = in_data[130:122] != { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[115:114], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } != { in_data[188:183], celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_11z[10:2], celloutsig_0_3z } !== celloutsig_0_11z;
  assign celloutsig_1_1z = in_data[178:174] !== in_data[124:120];
  assign celloutsig_1_2z = { in_data[137:131], celloutsig_1_1z, celloutsig_1_1z } !== { in_data[152:151], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[27:0] !== { in_data[141:121], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_10z = | celloutsig_0_1z[11:7];
  assign celloutsig_1_13z = | { celloutsig_1_12z[11:6], celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[7:5] >> celloutsig_0_1z[14:12];
  assign celloutsig_1_19z = { celloutsig_1_12z[13:12], celloutsig_1_6z } >> { celloutsig_1_18z[3:2], celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_1z[9:3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z } >> { celloutsig_0_2z[15:8], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[38:27], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[24:10];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_15z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_1z[6:1], celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[149:144];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[89:74];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 21'h000000;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_5z[22:3], celloutsig_1_6z };
  assign { out_data[132:128], out_data[98:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
