../../../lib/SMIC180/MEM_IP_20MHz/RA1SHD8192X32/RA1SHD8192X32.v
../../../lib/SMIC180/MEM_IP_20MHz/RA1SHD8192X64/RA1SHD8192X64.v
../../../lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/verilog/scc018ug_uhd_rvt.v
../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/verilog/SP018_V1p5a.v
../syn/netlist/full_chip_mapped.v
./tb/tb_top.v
