HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data3[7:0]. Make sure that there are no unused intermediate registers.||top.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/45||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/46||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data5[7:0]. Make sure that there are no unused intermediate registers.||top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/47||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data6[7:0]. Make sure that there are no unused intermediate registers.||top.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/48||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data7[7:0]. Make sure that there are no unused intermediate registers.||top.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/49||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data8[7:0]. Make sure that there are no unused intermediate registers.||top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/50||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data9[7:0]. Make sure that there are no unused intermediate registers.||top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/51||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data10[7:0]. Make sure that there are no unused intermediate registers.||top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/52||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/54||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/55||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data1[7] assign 1, register removed by optimization||top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/56||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data1[6:0] assign 0, register removed by optimization||top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/57||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data2[7:0] assign 0, register removed by optimization||top.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/58||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CG133 ||@W:Object data5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/61||data_source.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/17
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data1[7:0]. Make sure that there are no unused intermediate registers.||top.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/62||data_source.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data2[7:0]. Make sure that there are no unused intermediate registers.||top.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/63||data_source.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data3[7:0]. Make sure that there are no unused intermediate registers.||top.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/64||data_source.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/65||data_source.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state[143:0]. Make sure that there are no unused intermediate registers.||top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/66||data_source.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register buffer[50:0]. Make sure that there are no unused intermediate registers.||top.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/77||modulator.v(22);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\modulator.v'/linenumber/22
Implementation;Synthesis|| CL169 ||@W:Pruning unused register len[5:0]. Make sure that there are no unused intermediate registers.||top.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/78||modulator.v(22);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\modulator.v'/linenumber/22
Implementation;Synthesis|| CL169 ||@W:Pruning unused register header[3:0]. Make sure that there are no unused intermediate registers.||top.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/79||modulator.v(22);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\modulator.v'/linenumber/22
Implementation;Synthesis|| CL168 ||@W:Removing instance ten_mhz_clock_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/102||top.v(242);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/242
Implementation;Synthesis|| CL168 ||@W:Removing instance data_rate_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/103||top.v(135);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/135
Implementation;Synthesis|| MT530 ||@W:Found inferred clock main_clock|clock_out_inferred_clock which controls 101 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/185||data_source.v(19);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/19
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/186||main_clock.v(7);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\main_clock.v'/linenumber/7
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/331||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"||top.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/332||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/348||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/350||null;null
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 15 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
