// Seed: 3148209554
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_4;
  parameter id_5 = 1;
  parameter id_6 = id_4 + 1;
  if (1) begin : LABEL_0
    begin : LABEL_0
      wire id_7;
      wire id_8;
      assign id_7 = id_1[1];
    end
    begin : LABEL_0
      wire id_9;
    end
  end
  tri id_10 = -1 ==? -1, id_11, id_12, id_13, id_14, id_15 = !id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  assign id_4[-1'h0] = 1;
  assign id_5 = id_4;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_11 = 0;
  wire id_7;
  tri1 id_8, id_9 = -1;
  assign id_4 = id_4;
  wire id_10, id_11;
  wire id_12;
endmodule
