WORK_RAM			equ $110000
WORK_RAM_SIZE			equ $4000
WORK_RAM_ADDRESS_LINES		equ 14
WORK_RAM_MASK			equ $ffff

PALETTE_RAM			equ $104000
PALETTE_RAM_SIZE		equ $1000
PALETTE_RAM_ADDRESS_LINES	equ 12
PALETTE_RAM_MASK		equ $ffff
PALETTE_SIZE			equ $20

SPRITE_RAM			equ $100000
SPRITE_RAM_SIZE			equ $1000
SPRITE_RAM_ADDRESS_LINES	equ 12
SPRITE_RAM_MASK			equ $ffff
SPRITE_PALETTE			equ PALETTE_RAM + $800

; K052109 tile stuff, only lower byte
K052109_BASE			equ $18c000
TILE_RAM			equ K052109_BASE + $4000
TILE_RAM_SIZE			equ $3000
TILE_RAM_ADDRESS_LINES		equ 12
TILE_RAM_MASK			equ $ff

TILE_ATTR_RAM			equ K052109_BASE
TILE_ATTR_RAM_SIZE		equ $3000
TILE_ATTR_RAM_ADDRESS_LINES	equ 12
TILE_ATTR_RAM_MASK		equ $ff

TILE_EXT_RAM			equ K052109_BASE + $8000
TILE_EXT_RAM_SIZE		equ $3000
TILE_EXT_RAM_ADDRESS_LINES	equ 12
TILE_EXT_RAM_MASK		equ $ff

FIX_TILE			equ TILE_RAM
FIX_TILE_SIZE			equ $1000
FIX_TILE_ATTR			equ TILE_ATTR_RAM
FIX_TILE_ATTR_SIZE		equ $1000
FIX_TILE_EXT			equ TILE_EXT_RAM
FIX_TILE_EXT_SIZE		equ $1000
FIX_TILE_PALETTE		equ PALETTE_RAM + $c00

LAYER_A_TILE			equ TILE_RAM + $1000
LAYER_A_TILE_SIZE		equ $1000
LAYER_A_TILE_ATTR		equ TILE_ATTR_RAM + $1000
LAYER_A_TILE_ATTR_SIZE		equ $1000
LAYER_A_TILE_EXT		equ TILE_EXT_RAM + $1000
LAYER_A_TILE_EXT_SIZE		equ $1000
LAYER_A_TILE_PALETTE		equ PALETTE_RAM
LAYER_A_SCROLL			equ K052109_BASE + $3000
LAYER_A_SCROLL_SIZE		equ $800

LAYER_B_TILE			equ TILE_RAM + $2000
LAYER_B_TILE_SIZE		equ $1000
LAYER_B_TILE_ATTR		equ TILE_ATTR_RAM + $2000
LAYER_B_TILE_ATTR_SIZE		equ $1000
LAYER_B_TILE_EXT		equ TILE_EXT_RAM + $2000
LAYER_B_TILE_EXT_SIZE		equ $1000
LAYER_B_TILE_PALETTE		equ PALETTE_RAM + $400
LAYER_B_SCROLL			equ K052109_BASE + $7000
LAYER_B_SCROLL_SIZE		equ $800

; K052109 registers
REG_LAYER_A_SCROLL_X_LOW	equ K052109_BASE + $3401
REG_LAYER_A_SCROLL_X_HIGH	equ K052109_BASE + $3403
REG_LAYER_A_SCROLL_Y		equ K052109_BASE + $3019
REG_LAYER_B_SCROLL_X_LOW	equ K052109_BASE + $7401
REG_LAYER_B_SCROLL_X_HIGH	equ K052109_BASE + $7403
REG_LAYER_B_SCROLL_Y		equ K052109_BASE + $7019

; A tile can point at 1 of 4 bank slots, with
; each bank slot being able to point at 1 of
; 16 tile rom banks
;REG_TILE_BANK_SLOTS_A		equ K052109_BASE + $3b00	; 0000 1111 - bank slots 0 and 1
;REG_TILE_BANK_SLOTS_B		equ K052109_BASE + $3e00	; 2222 3333 - bank slots 2 and 3

ROM_START			equ $000000
ROM_SIZE			equ $40000

REG_SOUND_LOW			equ $10804d
REG_SOUND_HIGH			equ $10804f
REG_WATCHDOG			equ $10a000

REG_INPUT_P1			equ $10a003
REG_INPUT_P2			equ $10a001
REG_INPUT_P3			equ $10a002
REG_INPUT_P4			equ $10a000
REG_INPUT_SYS1			equ $10a005
REG_INPUT_SYS2			equ $10a004

CHAR_COLON			equ $3a

SOUND_NUM_STOP			equ $ff

	macro WATCHDOG
		move.b #$0, REG_WATCHDOG
	endm

	macro SOUND_PLAY
		move.b	d0, REG_SOUND_LOW
		lsr.w	#$8, d0
		move.b	d0, REG_SOUND_HIGH
		move.b	#$0c, $108000
		nop
		nop
		move.b	#$08, $108000
	endm

	macro SOUND_STOP
		move.b	#$0, REG_SOUND_LOW
		move.b	#$0, REG_SOUND_HIGH
		move.b	#$0c, $108000
		nop
		nop
		move.b	#$08, $108000
	endm

