// Seed: 1773218545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  tri1 id_6 = 1, id_7 = {id_6{1}}, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri0  id_2,
    output uwire id_3,
    output uwire id_4,
    input  wire  id_5
);
  id_7(
      1'b0, 1 == id_4, id_2, 1
  );
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_3 = 1;
  module_0(
      id_10, id_10, id_8, id_9
  );
endmodule
