4-Bit Counter Design
====================

```
Inputs: in[4], load, reset;
Outputs: out[4];

Parts:
  muxLoad  MUX4B,
  muxReset MUX4B,
  reg4b    REGISTER4B,
  addrb    ADDER4B;

Wires:
  add4b.out -> muxLoad.in1,
  in ->        muxLoad.in2,
  load ->      muxLoad.sel,

  muxLoad.out -> muxReset.in1,
  0 ->           muxReset.in2,
  reset ->       muxReset.sel,

  muxReset.out -> reg4b.in,

  reg4b.out -> add4b.in1,
  1 ->         add4b.in2[1],
  0 ->         add4b.in2[2],
  0 ->         add4b.in2[3],
  0 ->         add4b.in2[4],
  0 ->         addr.carryIn,

  reg4b.out -> out;
```
