---
title: Software Set-Up
parent: Hardware and software Set-up
nav_order: 1
has_children: true
---

# Setting Up the Software

You will a few key pieces of software for this course:
* **Vitis HLS** used to design and simulate the hardware accelerators
in a simple C-like programming language
* **Vivado** used to create FPGA projects with the Vitis IP, processing system and peripherals
* **Course material**:  The course material and demos are maintained in this [GitHub repo](https://github.com/sdrangan/hwdesign). 
* **Python** that will run on processing system of the FPGA to connect and interact with the IP.
* **xilinxutils** a python package provided in the repository with various 
utility files for processing Xilinx tool outputs.

This directory show how to install these components.
