
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5d4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000820  0800b6e8  0800b6e8  0000c6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf08  0800bf08  0000d1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf08  0800bf08  0000cf08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf10  0800bf10  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf10  0800bf10  0000cf10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf14  0800bf14  0000cf14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800bf18  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  200001f0  0800c108  0000d1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  0800c108  0000d6b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018152  00000000  00000000  0000d219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d9f  00000000  00000000  0002536b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00029110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010e1  00000000  00000000  0002a6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cb7a  00000000  00000000  0002b7a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e742  00000000  00000000  00048323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096d14  00000000  00000000  00066a65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd779  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fdc  00000000  00000000  000fd7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00104798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b6cc 	.word	0x0800b6cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800b6cc 	.word	0x0800b6cc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_ldivmod>:
 800115c:	b97b      	cbnz	r3, 800117e <__aeabi_ldivmod+0x22>
 800115e:	b972      	cbnz	r2, 800117e <__aeabi_ldivmod+0x22>
 8001160:	2900      	cmp	r1, #0
 8001162:	bfbe      	ittt	lt
 8001164:	2000      	movlt	r0, #0
 8001166:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800116a:	e006      	blt.n	800117a <__aeabi_ldivmod+0x1e>
 800116c:	bf08      	it	eq
 800116e:	2800      	cmpeq	r0, #0
 8001170:	bf1c      	itt	ne
 8001172:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001176:	f04f 30ff 	movne.w	r0, #4294967295
 800117a:	f000 b99b 	b.w	80014b4 <__aeabi_idiv0>
 800117e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001182:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001186:	2900      	cmp	r1, #0
 8001188:	db09      	blt.n	800119e <__aeabi_ldivmod+0x42>
 800118a:	2b00      	cmp	r3, #0
 800118c:	db1a      	blt.n	80011c4 <__aeabi_ldivmod+0x68>
 800118e:	f000 f835 	bl	80011fc <__udivmoddi4>
 8001192:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800119a:	b004      	add	sp, #16
 800119c:	4770      	bx	lr
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db1b      	blt.n	80011e0 <__aeabi_ldivmod+0x84>
 80011a8:	f000 f828 	bl	80011fc <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4240      	negs	r0, r0
 80011b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011bc:	4252      	negs	r2, r2
 80011be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011c2:	4770      	bx	lr
 80011c4:	4252      	negs	r2, r2
 80011c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ca:	f000 f817 	bl	80011fc <__udivmoddi4>
 80011ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011d6:	b004      	add	sp, #16
 80011d8:	4240      	negs	r0, r0
 80011da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011de:	4770      	bx	lr
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	f000 f809 	bl	80011fc <__udivmoddi4>
 80011ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f2:	b004      	add	sp, #16
 80011f4:	4252      	negs	r2, r2
 80011f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011fa:	4770      	bx	lr

080011fc <__udivmoddi4>:
 80011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001200:	9d08      	ldr	r5, [sp, #32]
 8001202:	460c      	mov	r4, r1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d14e      	bne.n	80012a6 <__udivmoddi4+0xaa>
 8001208:	4694      	mov	ip, r2
 800120a:	458c      	cmp	ip, r1
 800120c:	4686      	mov	lr, r0
 800120e:	fab2 f282 	clz	r2, r2
 8001212:	d962      	bls.n	80012da <__udivmoddi4+0xde>
 8001214:	b14a      	cbz	r2, 800122a <__udivmoddi4+0x2e>
 8001216:	f1c2 0320 	rsb	r3, r2, #32
 800121a:	4091      	lsls	r1, r2
 800121c:	fa20 f303 	lsr.w	r3, r0, r3
 8001220:	fa0c fc02 	lsl.w	ip, ip, r2
 8001224:	4319      	orrs	r1, r3
 8001226:	fa00 fe02 	lsl.w	lr, r0, r2
 800122a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800122e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001232:	fb07 1114 	mls	r1, r7, r4, r1
 8001236:	fa1f f68c 	uxth.w	r6, ip
 800123a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800123e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001242:	fb04 f106 	mul.w	r1, r4, r6
 8001246:	4299      	cmp	r1, r3
 8001248:	d90a      	bls.n	8001260 <__udivmoddi4+0x64>
 800124a:	eb1c 0303 	adds.w	r3, ip, r3
 800124e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001252:	f080 8110 	bcs.w	8001476 <__udivmoddi4+0x27a>
 8001256:	4299      	cmp	r1, r3
 8001258:	f240 810d 	bls.w	8001476 <__udivmoddi4+0x27a>
 800125c:	3c02      	subs	r4, #2
 800125e:	4463      	add	r3, ip
 8001260:	1a59      	subs	r1, r3, r1
 8001262:	fbb1 f0f7 	udiv	r0, r1, r7
 8001266:	fb07 1110 	mls	r1, r7, r0, r1
 800126a:	fb00 f606 	mul.w	r6, r0, r6
 800126e:	fa1f f38e 	uxth.w	r3, lr
 8001272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001276:	429e      	cmp	r6, r3
 8001278:	d90a      	bls.n	8001290 <__udivmoddi4+0x94>
 800127a:	eb1c 0303 	adds.w	r3, ip, r3
 800127e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001282:	f080 80fa 	bcs.w	800147a <__udivmoddi4+0x27e>
 8001286:	429e      	cmp	r6, r3
 8001288:	f240 80f7 	bls.w	800147a <__udivmoddi4+0x27e>
 800128c:	4463      	add	r3, ip
 800128e:	3802      	subs	r0, #2
 8001290:	2100      	movs	r1, #0
 8001292:	1b9b      	subs	r3, r3, r6
 8001294:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001298:	b11d      	cbz	r5, 80012a2 <__udivmoddi4+0xa6>
 800129a:	40d3      	lsrs	r3, r2
 800129c:	2200      	movs	r2, #0
 800129e:	e9c5 3200 	strd	r3, r2, [r5]
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	428b      	cmp	r3, r1
 80012a8:	d905      	bls.n	80012b6 <__udivmoddi4+0xba>
 80012aa:	b10d      	cbz	r5, 80012b0 <__udivmoddi4+0xb4>
 80012ac:	e9c5 0100 	strd	r0, r1, [r5]
 80012b0:	2100      	movs	r1, #0
 80012b2:	4608      	mov	r0, r1
 80012b4:	e7f5      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012b6:	fab3 f183 	clz	r1, r3
 80012ba:	2900      	cmp	r1, #0
 80012bc:	d146      	bne.n	800134c <__udivmoddi4+0x150>
 80012be:	42a3      	cmp	r3, r4
 80012c0:	d302      	bcc.n	80012c8 <__udivmoddi4+0xcc>
 80012c2:	4290      	cmp	r0, r2
 80012c4:	f0c0 80ee 	bcc.w	80014a4 <__udivmoddi4+0x2a8>
 80012c8:	1a86      	subs	r6, r0, r2
 80012ca:	eb64 0303 	sbc.w	r3, r4, r3
 80012ce:	2001      	movs	r0, #1
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d0e6      	beq.n	80012a2 <__udivmoddi4+0xa6>
 80012d4:	e9c5 6300 	strd	r6, r3, [r5]
 80012d8:	e7e3      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012da:	2a00      	cmp	r2, #0
 80012dc:	f040 808f 	bne.w	80013fe <__udivmoddi4+0x202>
 80012e0:	eba1 040c 	sub.w	r4, r1, ip
 80012e4:	2101      	movs	r1, #1
 80012e6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012ea:	fa1f f78c 	uxth.w	r7, ip
 80012ee:	fbb4 f6f8 	udiv	r6, r4, r8
 80012f2:	fb08 4416 	mls	r4, r8, r6, r4
 80012f6:	fb07 f006 	mul.w	r0, r7, r6
 80012fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001302:	4298      	cmp	r0, r3
 8001304:	d908      	bls.n	8001318 <__udivmoddi4+0x11c>
 8001306:	eb1c 0303 	adds.w	r3, ip, r3
 800130a:	f106 34ff 	add.w	r4, r6, #4294967295
 800130e:	d202      	bcs.n	8001316 <__udivmoddi4+0x11a>
 8001310:	4298      	cmp	r0, r3
 8001312:	f200 80cb 	bhi.w	80014ac <__udivmoddi4+0x2b0>
 8001316:	4626      	mov	r6, r4
 8001318:	1a1c      	subs	r4, r3, r0
 800131a:	fbb4 f0f8 	udiv	r0, r4, r8
 800131e:	fb08 4410 	mls	r4, r8, r0, r4
 8001322:	fb00 f707 	mul.w	r7, r0, r7
 8001326:	fa1f f38e 	uxth.w	r3, lr
 800132a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800132e:	429f      	cmp	r7, r3
 8001330:	d908      	bls.n	8001344 <__udivmoddi4+0x148>
 8001332:	eb1c 0303 	adds.w	r3, ip, r3
 8001336:	f100 34ff 	add.w	r4, r0, #4294967295
 800133a:	d202      	bcs.n	8001342 <__udivmoddi4+0x146>
 800133c:	429f      	cmp	r7, r3
 800133e:	f200 80ae 	bhi.w	800149e <__udivmoddi4+0x2a2>
 8001342:	4620      	mov	r0, r4
 8001344:	1bdb      	subs	r3, r3, r7
 8001346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800134a:	e7a5      	b.n	8001298 <__udivmoddi4+0x9c>
 800134c:	f1c1 0720 	rsb	r7, r1, #32
 8001350:	408b      	lsls	r3, r1
 8001352:	fa22 fc07 	lsr.w	ip, r2, r7
 8001356:	ea4c 0c03 	orr.w	ip, ip, r3
 800135a:	fa24 f607 	lsr.w	r6, r4, r7
 800135e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001362:	fbb6 f8f9 	udiv	r8, r6, r9
 8001366:	fa1f fe8c 	uxth.w	lr, ip
 800136a:	fb09 6618 	mls	r6, r9, r8, r6
 800136e:	fa20 f307 	lsr.w	r3, r0, r7
 8001372:	408c      	lsls	r4, r1
 8001374:	fa00 fa01 	lsl.w	sl, r0, r1
 8001378:	fb08 f00e 	mul.w	r0, r8, lr
 800137c:	431c      	orrs	r4, r3
 800137e:	0c23      	lsrs	r3, r4, #16
 8001380:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001384:	4298      	cmp	r0, r3
 8001386:	fa02 f201 	lsl.w	r2, r2, r1
 800138a:	d90a      	bls.n	80013a2 <__udivmoddi4+0x1a6>
 800138c:	eb1c 0303 	adds.w	r3, ip, r3
 8001390:	f108 36ff 	add.w	r6, r8, #4294967295
 8001394:	f080 8081 	bcs.w	800149a <__udivmoddi4+0x29e>
 8001398:	4298      	cmp	r0, r3
 800139a:	d97e      	bls.n	800149a <__udivmoddi4+0x29e>
 800139c:	f1a8 0802 	sub.w	r8, r8, #2
 80013a0:	4463      	add	r3, ip
 80013a2:	1a1e      	subs	r6, r3, r0
 80013a4:	fbb6 f3f9 	udiv	r3, r6, r9
 80013a8:	fb09 6613 	mls	r6, r9, r3, r6
 80013ac:	fb03 fe0e 	mul.w	lr, r3, lr
 80013b0:	b2a4      	uxth	r4, r4
 80013b2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80013b6:	45a6      	cmp	lr, r4
 80013b8:	d908      	bls.n	80013cc <__udivmoddi4+0x1d0>
 80013ba:	eb1c 0404 	adds.w	r4, ip, r4
 80013be:	f103 30ff 	add.w	r0, r3, #4294967295
 80013c2:	d266      	bcs.n	8001492 <__udivmoddi4+0x296>
 80013c4:	45a6      	cmp	lr, r4
 80013c6:	d964      	bls.n	8001492 <__udivmoddi4+0x296>
 80013c8:	3b02      	subs	r3, #2
 80013ca:	4464      	add	r4, ip
 80013cc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013d0:	fba0 8302 	umull	r8, r3, r0, r2
 80013d4:	eba4 040e 	sub.w	r4, r4, lr
 80013d8:	429c      	cmp	r4, r3
 80013da:	46c6      	mov	lr, r8
 80013dc:	461e      	mov	r6, r3
 80013de:	d350      	bcc.n	8001482 <__udivmoddi4+0x286>
 80013e0:	d04d      	beq.n	800147e <__udivmoddi4+0x282>
 80013e2:	b155      	cbz	r5, 80013fa <__udivmoddi4+0x1fe>
 80013e4:	ebba 030e 	subs.w	r3, sl, lr
 80013e8:	eb64 0406 	sbc.w	r4, r4, r6
 80013ec:	fa04 f707 	lsl.w	r7, r4, r7
 80013f0:	40cb      	lsrs	r3, r1
 80013f2:	431f      	orrs	r7, r3
 80013f4:	40cc      	lsrs	r4, r1
 80013f6:	e9c5 7400 	strd	r7, r4, [r5]
 80013fa:	2100      	movs	r1, #0
 80013fc:	e751      	b.n	80012a2 <__udivmoddi4+0xa6>
 80013fe:	fa0c fc02 	lsl.w	ip, ip, r2
 8001402:	f1c2 0320 	rsb	r3, r2, #32
 8001406:	40d9      	lsrs	r1, r3
 8001408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800140c:	fa20 f303 	lsr.w	r3, r0, r3
 8001410:	fa00 fe02 	lsl.w	lr, r0, r2
 8001414:	fbb1 f0f8 	udiv	r0, r1, r8
 8001418:	fb08 1110 	mls	r1, r8, r0, r1
 800141c:	4094      	lsls	r4, r2
 800141e:	431c      	orrs	r4, r3
 8001420:	fa1f f78c 	uxth.w	r7, ip
 8001424:	0c23      	lsrs	r3, r4, #16
 8001426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800142a:	fb00 f107 	mul.w	r1, r0, r7
 800142e:	4299      	cmp	r1, r3
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x248>
 8001432:	eb1c 0303 	adds.w	r3, ip, r3
 8001436:	f100 36ff 	add.w	r6, r0, #4294967295
 800143a:	d22c      	bcs.n	8001496 <__udivmoddi4+0x29a>
 800143c:	4299      	cmp	r1, r3
 800143e:	d92a      	bls.n	8001496 <__udivmoddi4+0x29a>
 8001440:	3802      	subs	r0, #2
 8001442:	4463      	add	r3, ip
 8001444:	1a5b      	subs	r3, r3, r1
 8001446:	fbb3 f1f8 	udiv	r1, r3, r8
 800144a:	fb08 3311 	mls	r3, r8, r1, r3
 800144e:	b2a4      	uxth	r4, r4
 8001450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001454:	fb01 f307 	mul.w	r3, r1, r7
 8001458:	42a3      	cmp	r3, r4
 800145a:	d908      	bls.n	800146e <__udivmoddi4+0x272>
 800145c:	eb1c 0404 	adds.w	r4, ip, r4
 8001460:	f101 36ff 	add.w	r6, r1, #4294967295
 8001464:	d213      	bcs.n	800148e <__udivmoddi4+0x292>
 8001466:	42a3      	cmp	r3, r4
 8001468:	d911      	bls.n	800148e <__udivmoddi4+0x292>
 800146a:	3902      	subs	r1, #2
 800146c:	4464      	add	r4, ip
 800146e:	1ae4      	subs	r4, r4, r3
 8001470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001474:	e73b      	b.n	80012ee <__udivmoddi4+0xf2>
 8001476:	4604      	mov	r4, r0
 8001478:	e6f2      	b.n	8001260 <__udivmoddi4+0x64>
 800147a:	4608      	mov	r0, r1
 800147c:	e708      	b.n	8001290 <__udivmoddi4+0x94>
 800147e:	45c2      	cmp	sl, r8
 8001480:	d2af      	bcs.n	80013e2 <__udivmoddi4+0x1e6>
 8001482:	ebb8 0e02 	subs.w	lr, r8, r2
 8001486:	eb63 060c 	sbc.w	r6, r3, ip
 800148a:	3801      	subs	r0, #1
 800148c:	e7a9      	b.n	80013e2 <__udivmoddi4+0x1e6>
 800148e:	4631      	mov	r1, r6
 8001490:	e7ed      	b.n	800146e <__udivmoddi4+0x272>
 8001492:	4603      	mov	r3, r0
 8001494:	e79a      	b.n	80013cc <__udivmoddi4+0x1d0>
 8001496:	4630      	mov	r0, r6
 8001498:	e7d4      	b.n	8001444 <__udivmoddi4+0x248>
 800149a:	46b0      	mov	r8, r6
 800149c:	e781      	b.n	80013a2 <__udivmoddi4+0x1a6>
 800149e:	4463      	add	r3, ip
 80014a0:	3802      	subs	r0, #2
 80014a2:	e74f      	b.n	8001344 <__udivmoddi4+0x148>
 80014a4:	4606      	mov	r6, r0
 80014a6:	4623      	mov	r3, r4
 80014a8:	4608      	mov	r0, r1
 80014aa:	e711      	b.n	80012d0 <__udivmoddi4+0xd4>
 80014ac:	3e02      	subs	r6, #2
 80014ae:	4463      	add	r3, ip
 80014b0:	e732      	b.n	8001318 <__udivmoddi4+0x11c>
 80014b2:	bf00      	nop

080014b4 <__aeabi_idiv0>:
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <HFDAC_SET_MAX_AMPLITUDE>:
#include "HFDAC.h"
#include "main.h"
#include "LOLA.h"

void HFDAC_SET_MAX_AMPLITUDE(HFDAC_struct* HFDAC)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	DACREF((HFDAC->maxAmplitude)*2/6.4);	// setting DAC Voltage reference
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	4619      	mov	r1, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff fb54 	bl	8000b74 <__addsf3>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7fe ffaa 	bl	8000428 <__aeabi_f2d>
 80014d4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001510 <HFDAC_SET_MAX_AMPLITUDE+0x58>)
 80014d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014da:	f7ff f927 	bl	800072c <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f7ff faef 	bl	8000ac8 <__aeabi_d2f>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f005 fca7 	bl	8006e40 <DACREF>
	HFDAC->relativeDACcodeCoef = 2047/(HFDAC->maxAmplitude); // multiply any number from -1 to 1 and you will get direct code for DAC
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <HFDAC_SET_MAX_AMPLITUDE+0x60>)
 80014fa:	f7ff fcf7 	bl	8000eec <__aeabi_fdiv>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	60da      	str	r2, [r3, #12]
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	9999999a 	.word	0x9999999a
 8001514:	40199999 	.word	0x40199999
 8001518:	44ffe000 	.word	0x44ffe000

0800151c <HFDAC_SET_MODE>:

void HFDAC_SET_MODE(HFDAC_MODE mode)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, mode);
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	461a      	mov	r2, r3
 800152a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800152e:	4803      	ldr	r0, [pc, #12]	@ (800153c <HFDAC_SET_MODE+0x20>)
 8001530:	f001 fca3 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40010c00 	.word	0x40010c00

08001540 <HFDAC_DIRECT_DATA>:

void HFDAC_DIRECT_DATA(HFDAC_struct* HFDAC, float value)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
	uint8_t byte[4];

	int16_t data = value * HFDAC->relativeDACcodeCoef;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	6839      	ldr	r1, [r7, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fc17 	bl	8000d84 <__aeabi_fmul>
 8001556:	4603      	mov	r3, r0
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fdd9 	bl	8001110 <__aeabi_f2iz>
 800155e:	4603      	mov	r3, r0
 8001560:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 8001566:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800156a:	121b      	asrs	r3, r3, #8
 800156c:	b21b      	sxth	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f003 030f 	and.w	r3, r3, #15
 8001574:	b2db      	uxtb	r3, r3
 8001576:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 8001578:	89fb      	ldrh	r3, [r7, #14]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 800157e:	2304      	movs	r3, #4
 8001580:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8001582:	f107 0108 	add.w	r1, r7, #8
 8001586:	2364      	movs	r3, #100	@ 0x64
 8001588:	2204      	movs	r2, #4
 800158a:	480b      	ldr	r0, [pc, #44]	@ (80015b8 <HFDAC_DIRECT_DATA+0x78>)
 800158c:	f002 fe84 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2110      	movs	r1, #16
 8001594:	4809      	ldr	r0, [pc, #36]	@ (80015bc <HFDAC_DIRECT_DATA+0x7c>)
 8001596:	f001 fc70 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800159a:	2201      	movs	r2, #1
 800159c:	2110      	movs	r1, #16
 800159e:	4807      	ldr	r0, [pc, #28]	@ (80015bc <HFDAC_DIRECT_DATA+0x7c>)
 80015a0:	f001 fc6b 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2110      	movs	r1, #16
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <HFDAC_DIRECT_DATA+0x7c>)
 80015aa:	f001 fc66 	bl	8002e7a <HAL_GPIO_WritePin>
}
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000290 	.word	0x20000290
 80015bc:	40010800 	.word	0x40010800

080015c0 <HFDAC_SET_ALL>:

void HFDAC_SET_ALL(HFDAC_struct* HFDAC)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	HFDAC_SET_MAX_AMPLITUDE(HFDAC);
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ff75 	bl	80014b8 <HFDAC_SET_MAX_AMPLITUDE>
	HFDAC_SET_MODE(HFDAC->mode);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff ffa2 	bl	800151c <HFDAC_SET_MODE>

}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b0a2      	sub	sp, #136	@ 0x88
 80015e4:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e6:	f000 fe55 	bl	8002294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ea:	f000 f953 	bl	8001894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ee:	f000 fac7 	bl	8001b80 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015f2:	f000 f9ab 	bl	800194c <MX_ADC1_Init>
  MX_I2C1_Init();
 80015f6:	f000 f9e7 	bl	80019c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80015fa:	f000 fa13 	bl	8001a24 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80015fe:	f000 fa95 	bl	8001b2c <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001602:	f000 fa45 	bl	8001a90 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800160c:	4888      	ldr	r0, [pc, #544]	@ (8001830 <main+0x250>)
 800160e:	f001 fc34 	bl	8002e7a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	2110      	movs	r1, #16
 8001616:	4887      	ldr	r0, [pc, #540]	@ (8001834 <main+0x254>)
 8001618:	f001 fc2f 	bl	8002e7a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001622:	4883      	ldr	r0, [pc, #524]	@ (8001830 <main+0x250>)
 8001624:	f001 fc29 	bl	8002e7a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2120      	movs	r1, #32
 800162c:	4882      	ldr	r0, [pc, #520]	@ (8001838 <main+0x258>)
 800162e:	f001 fc24 	bl	8002e7a <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 8001632:	4c82      	ldr	r4, [pc, #520]	@ (800183c <main+0x25c>)
 8001634:	4668      	mov	r0, sp
 8001636:	f104 030c 	add.w	r3, r4, #12
 800163a:	2248      	movs	r2, #72	@ 0x48
 800163c:	4619      	mov	r1, r3
 800163e:	f007 fafc 	bl	8008c3a <memcpy>
 8001642:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001646:	2021      	movs	r0, #33	@ 0x21
 8001648:	f006 f9b4 	bl	80079b4 <TCA_Init>

    TCA_PinMode(P07, 0);
 800164c:	2100      	movs	r1, #0
 800164e:	2007      	movs	r0, #7
 8001650:	f006 f9d6 	bl	8007a00 <TCA_PinMode>
    TCA_PinMode(P11, 0);
 8001654:	2100      	movs	r1, #0
 8001656:	2009      	movs	r0, #9
 8001658:	f006 f9d2 	bl	8007a00 <TCA_PinMode>
    TCA_PinMode(P12, 0);
 800165c:	2100      	movs	r1, #0
 800165e:	200a      	movs	r0, #10
 8001660:	f006 f9ce 	bl	8007a00 <TCA_PinMode>

    TCA_WritePin(P07, 1);
 8001664:	2101      	movs	r1, #1
 8001666:	2007      	movs	r0, #7
 8001668:	f006 fa22 	bl	8007ab0 <TCA_WritePin>
    TCA_WritePin(P11, 0);
 800166c:	2100      	movs	r1, #0
 800166e:	2009      	movs	r0, #9
 8001670:	f006 fa1e 	bl	8007ab0 <TCA_WritePin>
    TCA_WritePin(P12, 0);
 8001674:	2100      	movs	r1, #0
 8001676:	200a      	movs	r0, #10
 8001678:	f006 fa1a 	bl	8007ab0 <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 800167c:	f04f 0000 	mov.w	r0, #0
 8001680:	f005 fbde 	bl	8006e40 <DACREF>
    DACOFFS(0.0);
 8001684:	f04f 0000 	mov.w	r0, #0
 8001688:	f005 fc3a 	bl	8006f00 <DACOFFS>

    // High-speed ADC setup
    ADCREF(1.2);
 800168c:	486c      	ldr	r0, [pc, #432]	@ (8001840 <main+0x260>)
 800168e:	f005 fc9f 	bl	8006fd0 <ADCREF>
    ADCOFFS(0.0);
 8001692:	f04f 0000 	mov.w	r0, #0
 8001696:	f005 fcf7 	bl	8007088 <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 800169a:	227d      	movs	r2, #125	@ 0x7d
 800169c:	4969      	ldr	r1, [pc, #420]	@ (8001844 <main+0x264>)
 800169e:	486a      	ldr	r0, [pc, #424]	@ (8001848 <main+0x268>)
 80016a0:	f003 ff7b 	bl	800559a <HAL_UARTEx_ReceiveToIdle_IT>
    //HAL_TIM_Base_Start_IT(&htim4);

    //SCPI setup
    Function Lolafunctions[] = { {.name = "FID", .run = SCPIC_FID},
 80016a4:	4b69      	ldr	r3, [pc, #420]	@ (800184c <main+0x26c>)
 80016a6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80016aa:	461d      	mov	r5, r3
 80016ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80016b4:	e884 0003 	stmia.w	r4, {r0, r1}
    							 {.name = "CFS", .run = SCPIC_CFS},
								 {.name = "INIT", .run = SCPIC_INIT}	};

    Class Lolaclass = { .name = "LOLA", .functions = Lolafunctions, .functionsLength = 3 };
 80016b8:	4b65      	ldr	r3, [pc, #404]	@ (8001850 <main+0x270>)
 80016ba:	61fb      	str	r3, [r7, #28]
 80016bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016c0:	623b      	str	r3, [r7, #32]
 80016c2:	2303      	movs	r3, #3
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
    addClass(&Lolaclass, 0);
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	2100      	movs	r1, #0
 80016cc:	4618      	mov	r0, r3
 80016ce:	f006 f919 	bl	8007904 <addClass>

    Function DVMfunctions[] = { {.name = "RAW", .run = SCPIC_DVM_RAW},
 80016d2:	4b60      	ldr	r3, [pc, #384]	@ (8001854 <main+0x274>)
 80016d4:	f107 040c 	add.w	r4, r7, #12
 80016d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    							{.name = "VAL", .run = SCPIC_DVM_VAL}	};

    Class DVMclass = { .name = "DVM", .functions = DVMfunctions, .functionsLength = 2 };
 80016de:	4b5e      	ldr	r3, [pc, #376]	@ (8001858 <main+0x278>)
 80016e0:	603b      	str	r3, [r7, #0]
 80016e2:	f107 030c 	add.w	r3, r7, #12
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	2302      	movs	r3, #2
 80016ea:	60bb      	str	r3, [r7, #8]
    addClass(&DVMclass, 0);
 80016ec:	463b      	mov	r3, r7
 80016ee:	2100      	movs	r1, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	f006 f907 	bl	8007904 <addClass>

    //process config
    process_init(&PROCESS);
 80016f6:	4859      	ldr	r0, [pc, #356]	@ (800185c <main+0x27c>)
 80016f8:	f006 fa32 	bl	8007b60 <process_init>

    //SPARTAN3 SETUP
    LOLA1.Config = JTAG;
 80016fc:	4b58      	ldr	r3, [pc, #352]	@ (8001860 <main+0x280>)
 80016fe:	2206      	movs	r2, #6
 8001700:	705a      	strb	r2, [r3, #1]
    LOLA1.Trials = 100;
 8001702:	4b57      	ldr	r3, [pc, #348]	@ (8001860 <main+0x280>)
 8001704:	2264      	movs	r2, #100	@ 0x64
 8001706:	805a      	strh	r2, [r3, #2]
    LOLA1.compatibleFirmwareID = 0xF103;
 8001708:	4b55      	ldr	r3, [pc, #340]	@ (8001860 <main+0x280>)
 800170a:	f24f 1203 	movw	r2, #61699	@ 0xf103
 800170e:	809a      	strh	r2, [r3, #4]

    //High frequency DAC setup
    HFDAC1.maxAmplitude = 6;
 8001710:	4b54      	ldr	r3, [pc, #336]	@ (8001864 <main+0x284>)
 8001712:	4a55      	ldr	r2, [pc, #340]	@ (8001868 <main+0x288>)
 8001714:	605a      	str	r2, [r3, #4]
    HFDAC1.mode = Voltage_output;
 8001716:	4b53      	ldr	r3, [pc, #332]	@ (8001864 <main+0x284>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
    HFDAC1.offset = 0;
 800171c:	4b51      	ldr	r3, [pc, #324]	@ (8001864 <main+0x284>)
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	609a      	str	r2, [r3, #8]

    //Hight Frequency ADC setup
    HFADC1.ADCref = 2.5;
 8001724:	4b51      	ldr	r3, [pc, #324]	@ (800186c <main+0x28c>)
 8001726:	4a52      	ldr	r2, [pc, #328]	@ (8001870 <main+0x290>)
 8001728:	609a      	str	r2, [r3, #8]
    HFADC1.OUT_MEASURING_OFFSET = 0;
 800172a:	4b50      	ldr	r3, [pc, #320]	@ (800186c <main+0x28c>)
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	605a      	str	r2, [r3, #4]
    HFADC1.source = OUT;
 8001732:	4b4e      	ldr	r3, [pc, #312]	@ (800186c <main+0x28c>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
    HFADC1.UIO_channel = 1;
 8001738:	4b4c      	ldr	r3, [pc, #304]	@ (800186c <main+0x28c>)
 800173a:	2201      	movs	r2, #1
 800173c:	709a      	strb	r2, [r3, #2]
    HFADC1.UIO_channelLetter = 'A';
 800173e:	4b4b      	ldr	r3, [pc, #300]	@ (800186c <main+0x28c>)
 8001740:	2241      	movs	r2, #65	@ 0x41
 8001742:	70da      	strb	r2, [r3, #3]
    HFADC1.mode = Voltage_input;
 8001744:	4b49      	ldr	r3, [pc, #292]	@ (800186c <main+0x28c>)
 8001746:	2200      	movs	r2, #0
 8001748:	705a      	strb	r2, [r3, #1]

    //Oscilloscope setup
    OSC1.prescaler = 1;
 800174a:	4b4a      	ldr	r3, [pc, #296]	@ (8001874 <main+0x294>)
 800174c:	2201      	movs	r2, #1
 800174e:	609a      	str	r2, [r3, #8]
    OSC1.samplesAfterTrig = 1000;
 8001750:	4b48      	ldr	r3, [pc, #288]	@ (8001874 <main+0x294>)
 8001752:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001756:	80da      	strh	r2, [r3, #6]
    OSC1.trigMode = rising;
 8001758:	4b46      	ldr	r3, [pc, #280]	@ (8001874 <main+0x294>)
 800175a:	2201      	movs	r2, #1
 800175c:	711a      	strb	r2, [r3, #4]
    OSC1.triggerLevel = 0;
 800175e:	4b45      	ldr	r3, [pc, #276]	@ (8001874 <main+0x294>)
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	601a      	str	r2, [r3, #0]

    //CharTrak setup
    CHT1.characteristic = Open;
 8001766:	4b44      	ldr	r3, [pc, #272]	@ (8001878 <main+0x298>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
    CHT1.Uamp = 0;
 800176c:	4b42      	ldr	r3, [pc, #264]	@ (8001878 <main+0x298>)
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.waveform = Square;
 8001774:	4b41      	ldr	r3, [pc, #260]	@ (800187c <main+0x29c>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 800177a:	4b40      	ldr	r3, [pc, #256]	@ (800187c <main+0x29c>)
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	605a      	str	r2, [r3, #4]
    AWG1.Uamp = 2.0;
 8001782:	4b3e      	ldr	r3, [pc, #248]	@ (800187c <main+0x29c>)
 8001784:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001788:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 800178a:	4b3c      	ldr	r3, [pc, #240]	@ (800187c <main+0x29c>)
 800178c:	4a3c      	ldr	r2, [pc, #240]	@ (8001880 <main+0x2a0>)
 800178e:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 10000.0;
 8001790:	493a      	ldr	r1, [pc, #232]	@ (800187c <main+0x29c>)
 8001792:	a323      	add	r3, pc, #140	@ (adr r3, 8001820 <main+0x240>)
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 800179c:	4b39      	ldr	r3, [pc, #228]	@ (8001884 <main+0x2a4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 80017a2:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <main+0x2a4>)
 80017a4:	4a38      	ldr	r2, [pc, #224]	@ (8001888 <main+0x2a8>)
 80017a6:	609a      	str	r2, [r3, #8]
    NOISE1.Uamp = 1.0;
 80017a8:	4b36      	ldr	r3, [pc, #216]	@ (8001884 <main+0x2a4>)
 80017aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017ae:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 80017b0:	4934      	ldr	r1, [pc, #208]	@ (8001884 <main+0x2a4>)
 80017b2:	a31d      	add	r3, pc, #116	@ (adr r3, 8001828 <main+0x248>)
 80017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b8:	e9c1 2304 	strd	r2, r3, [r1, #16]

    HFDAC_SET_ALL(&HFDAC1);
 80017bc:	4829      	ldr	r0, [pc, #164]	@ (8001864 <main+0x284>)
 80017be:	f7ff feff 	bl	80015c0 <HFDAC_SET_ALL>
    HFADC_SET_ALL(&HFADC1);
 80017c2:	482a      	ldr	r0, [pc, #168]	@ (800186c <main+0x28c>)
 80017c4:	f005 f86e 	bl	80068a4 <HFADC_SET_ALL>

    OSC_SET_ALL(&OSC1, &HFADC1);
 80017c8:	4928      	ldr	r1, [pc, #160]	@ (800186c <main+0x28c>)
 80017ca:	482a      	ldr	r0, [pc, #168]	@ (8001874 <main+0x294>)
 80017cc:	f005 fa56 	bl	8006c7c <OSC_SET_ALL>

    HFDAC_DIRECT_DATA(&HFDAC1, 0);
 80017d0:	f04f 0100 	mov.w	r1, #0
 80017d4:	4823      	ldr	r0, [pc, #140]	@ (8001864 <main+0x284>)
 80017d6:	f7ff feb3 	bl	8001540 <HFDAC_DIRECT_DATA>
    AWG_Load_Waveform(&AWG1, &HFDAC1);
 80017da:	4922      	ldr	r1, [pc, #136]	@ (8001864 <main+0x284>)
 80017dc:	4827      	ldr	r0, [pc, #156]	@ (800187c <main+0x29c>)
 80017de:	f004 fcb7 	bl	8006150 <AWG_Load_Waveform>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 switch(PROCESS.processQuery[0])
 80017e2:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <main+0x27c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d106      	bne.n	80017f8 <main+0x218>
	 {
	 	 default: break;

	 	 case PROCESS_LOLA_CONFIG:
	 		 LOLA_Init(&LOLA1);
 80017ea:	481d      	ldr	r0, [pc, #116]	@ (8001860 <main+0x280>)
 80017ec:	f005 f92c 	bl	8006a48 <LOLA_Init>
	 		 process_finish(&PROCESS);
 80017f0:	481a      	ldr	r0, [pc, #104]	@ (800185c <main+0x27c>)
 80017f2:	f006 f9c6 	bl	8007b82 <process_finish>
	 		 break;
 80017f6:	e000      	b.n	80017fa <main+0x21a>
	 	 default: break;
 80017f8:	bf00      	nop
	 /*int16_t DVM = DVM_GET_FILTERED_DATA_RAW(50);
	 sprintf(TXbuff, "%d\r\n", DVM);
	 RS485_Transmit(TXbuff);
	 HAL_Delay(10);*/

	 if(RS485dataReady)	//execute SCPI command
 80017fa:	4b24      	ldr	r3, [pc, #144]	@ (800188c <main+0x2ac>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0ef      	beq.n	80017e2 <main+0x202>
	 {
		 RS485dataReady = 0;
 8001802:	4b22      	ldr	r3, [pc, #136]	@ (800188c <main+0x2ac>)
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
		 SCPI_EXECUTE();
 8001808:	f005 fe06 	bl	8007418 <SCPI_EXECUTE>
		 RS485_Transmit(TXbuff);
 800180c:	4820      	ldr	r0, [pc, #128]	@ (8001890 <main+0x2b0>)
 800180e:	f005 fca3 	bl	8007158 <RS485_Transmit>
		 HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001812:	227d      	movs	r2, #125	@ 0x7d
 8001814:	490b      	ldr	r1, [pc, #44]	@ (8001844 <main+0x264>)
 8001816:	480c      	ldr	r0, [pc, #48]	@ (8001848 <main+0x268>)
 8001818:	f003 febf 	bl	800559a <HAL_UARTEx_ReceiveToIdle_IT>
	 switch(PROCESS.processQuery[0])
 800181c:	e7e1      	b.n	80017e2 <main+0x202>
 800181e:	bf00      	nop
 8001820:	00000000 	.word	0x00000000
 8001824:	40c38800 	.word	0x40c38800
 8001828:	000f0001 	.word	0x000f0001
 800182c:	800f000f 	.word	0x800f000f
 8001830:	40011000 	.word	0x40011000
 8001834:	40010800 	.word	0x40010800
 8001838:	40010c00 	.word	0x40010c00
 800183c:	2000023c 	.word	0x2000023c
 8001840:	3f99999a 	.word	0x3f99999a
 8001844:	20000488 	.word	0x20000488
 8001848:	20000330 	.word	0x20000330
 800184c:	0800b704 	.word	0x0800b704
 8001850:	0800b6e8 	.word	0x0800b6e8
 8001854:	0800b724 	.word	0x0800b724
 8001858:	0800b6f0 	.word	0x0800b6f0
 800185c:	200003e0 	.word	0x200003e0
 8001860:	200003b0 	.word	0x200003b0
 8001864:	200003c4 	.word	0x200003c4
 8001868:	40c00000 	.word	0x40c00000
 800186c:	200003b8 	.word	0x200003b8
 8001870:	40200000 	.word	0x40200000
 8001874:	200003d4 	.word	0x200003d4
 8001878:	200003a8 	.word	0x200003a8
 800187c:	20000378 	.word	0x20000378
 8001880:	41a00000 	.word	0x41a00000
 8001884:	20000390 	.word	0x20000390
 8001888:	461c4000 	.word	0x461c4000
 800188c:	200003f5 	.word	0x200003f5
 8001890:	20000408 	.word	0x20000408

08001894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b094      	sub	sp, #80	@ 0x50
 8001898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800189e:	2228      	movs	r2, #40	@ 0x28
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f007 f8ff 	bl	8008aa6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018c4:	2301      	movs	r3, #1
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018ce:	2300      	movs	r3, #0
 80018d0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d2:	2301      	movs	r3, #1
 80018d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d6:	2302      	movs	r3, #2
 80018d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80018e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80018e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ea:	4618      	mov	r0, r3
 80018ec:	f001 ff8a 	bl	8003804 <HAL_RCC_OscConfig>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80018f6:	f000 fa08 	bl	8001d0a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018fa:	230f      	movs	r3, #15
 80018fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fe:	2302      	movs	r3, #2
 8001900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800190a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	2101      	movs	r1, #1
 8001916:	4618      	mov	r0, r3
 8001918:	f002 f9f6 	bl	8003d08 <HAL_RCC_ClockConfig>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001922:	f000 f9f2 	bl	8001d0a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001926:	2302      	movs	r3, #2
 8001928:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800192a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800192e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	4618      	mov	r0, r3
 8001934:	f002 fb76 	bl	8004024 <HAL_RCCEx_PeriphCLKConfig>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800193e:	f000 f9e4 	bl	8001d0a <Error_Handler>
  }
}
 8001942:	bf00      	nop
 8001944:	3750      	adds	r7, #80	@ 0x50
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800195c:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <MX_ADC1_Init+0x74>)
 800195e:	4a19      	ldr	r2, [pc, #100]	@ (80019c4 <MX_ADC1_Init+0x78>)
 8001960:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001962:	4b17      	ldr	r3, [pc, #92]	@ (80019c0 <MX_ADC1_Init+0x74>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001968:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <MX_ADC1_Init+0x74>)
 800196a:	2200      	movs	r2, #0
 800196c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800196e:	4b14      	ldr	r3, [pc, #80]	@ (80019c0 <MX_ADC1_Init+0x74>)
 8001970:	2200      	movs	r2, #0
 8001972:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001974:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <MX_ADC1_Init+0x74>)
 8001976:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800197a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800197c:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <MX_ADC1_Init+0x74>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001982:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <MX_ADC1_Init+0x74>)
 8001984:	2201      	movs	r2, #1
 8001986:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001988:	480d      	ldr	r0, [pc, #52]	@ (80019c0 <MX_ADC1_Init+0x74>)
 800198a:	f000 fd09 	bl	80023a0 <HAL_ADC_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f000 f9b9 	bl	8001d0a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001998:	2300      	movs	r3, #0
 800199a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800199c:	2301      	movs	r3, #1
 800199e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	4619      	mov	r1, r3
 80019a8:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <MX_ADC1_Init+0x74>)
 80019aa:	f000 fdd1 	bl	8002550 <HAL_ADC_ConfigChannel>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80019b4:	f000 f9a9 	bl	8001d0a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	2000020c 	.word	0x2000020c
 80019c4:	40012400 	.word	0x40012400

080019c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019cc:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019ce:	4a13      	ldr	r2, [pc, #76]	@ (8001a1c <MX_I2C1_Init+0x54>)
 80019d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019d2:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019d4:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_I2C1_Init+0x58>)
 80019d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f8:	4b07      	ldr	r3, [pc, #28]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a04:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <MX_I2C1_Init+0x50>)
 8001a06:	f001 fa51 	bl	8002eac <HAL_I2C_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a10:	f000 f97b 	bl	8001d0a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	2000023c 	.word	0x2000023c
 8001a1c:	40005400 	.word	0x40005400
 8001a20:	000186a0 	.word	0x000186a0

08001a24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a2a:	4a18      	ldr	r2, [pc, #96]	@ (8001a8c <MX_SPI1_Init+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a36:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a44:	2202      	movs	r2, #2
 8001a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a58:	2228      	movs	r2, #40	@ 0x28
 8001a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a70:	220a      	movs	r2, #10
 8001a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a76:	f002 fb8b 	bl	8004190 <HAL_SPI_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a80:	f000 f943 	bl	8001d0a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000290 	.word	0x20000290
 8001a8c:	40013000 	.word	0x40013000

08001a90 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a96:	f107 0308 	add.w	r3, r7, #8
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001aac:	4b1d      	ldr	r3, [pc, #116]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001aae:	4a1e      	ldr	r2, [pc, #120]	@ (8001b28 <MX_TIM4_Init+0x98>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48000-1;
 8001ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001ab4:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8001ab8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aba:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001ac2:	2231      	movs	r2, #49	@ 0x31
 8001ac4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b17      	ldr	r3, [pc, #92]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ad2:	4814      	ldr	r0, [pc, #80]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001ad4:	f003 f8e4 	bl	8004ca0 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001ade:	f000 f914 	bl	8001d0a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ae8:	f107 0308 	add.w	r3, r7, #8
 8001aec:	4619      	mov	r1, r3
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001af0:	f003 fa2d 	bl	8004f4e <HAL_TIM_ConfigClockSource>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001afa:	f000 f906 	bl	8001d0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b06:	463b      	mov	r3, r7
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <MX_TIM4_Init+0x94>)
 8001b0c:	f003 fc02 	bl	8005314 <HAL_TIMEx_MasterConfigSynchronization>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001b16:	f000 f8f8 	bl	8001d0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200002e8 	.word	0x200002e8
 8001b28:	40000800 	.word	0x40000800

08001b2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	@ (8001b7c <MX_USART1_UART_Init+0x50>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b36:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	@ (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b64:	f003 fc46 	bl	80053f4 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b6e:	f000 f8cc 	bl	8001d0a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000330 	.word	0x20000330
 8001b7c:	40013800 	.word	0x40013800

08001b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b86:	f107 0310 	add.w	r3, r7, #16
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b94:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001b9a:	f043 0310 	orr.w	r3, r3, #16
 8001b9e:	6193      	str	r3, [r2, #24]
 8001ba0:	4b48      	ldr	r3, [pc, #288]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bac:	4b45      	ldr	r3, [pc, #276]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	4a44      	ldr	r2, [pc, #272]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bb2:	f043 0320 	orr.w	r3, r3, #32
 8001bb6:	6193      	str	r3, [r2, #24]
 8001bb8:	4b42      	ldr	r3, [pc, #264]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0320 	and.w	r3, r3, #32
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bca:	f043 0304 	orr.w	r3, r3, #4
 8001bce:	6193      	str	r3, [r2, #24]
 8001bd0:	4b3c      	ldr	r3, [pc, #240]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bdc:	4b39      	ldr	r3, [pc, #228]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	4a38      	ldr	r2, [pc, #224]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001be2:	f043 0308 	orr.w	r3, r3, #8
 8001be6:	6193      	str	r3, [r2, #24]
 8001be8:	4b36      	ldr	r3, [pc, #216]	@ (8001cc4 <MX_GPIO_Init+0x144>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	f003 0308 	and.w	r3, r3, #8
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001bfa:	4833      	ldr	r0, [pc, #204]	@ (8001cc8 <MX_GPIO_Init+0x148>)
 8001bfc:	f001 f93d 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 8001c00:	2200      	movs	r2, #0
 8001c02:	211e      	movs	r1, #30
 8001c04:	4831      	ldr	r0, [pc, #196]	@ (8001ccc <MX_GPIO_Init+0x14c>)
 8001c06:	f001 f938 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f24f 4127 	movw	r1, #62503	@ 0xf427
 8001c10:	482f      	ldr	r0, [pc, #188]	@ (8001cd0 <MX_GPIO_Init+0x150>)
 8001c12:	f001 f932 	bl	8002e7a <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 8001c16:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001c1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2302      	movs	r3, #2
 8001c26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c28:	f107 0310 	add.w	r3, r7, #16
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4826      	ldr	r0, [pc, #152]	@ (8001cc8 <MX_GPIO_Init+0x148>)
 8001c30:	f000 ff88 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001c34:	231e      	movs	r3, #30
 8001c36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c40:	2302      	movs	r3, #2
 8001c42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4820      	ldr	r0, [pc, #128]	@ (8001ccc <MX_GPIO_Init+0x14c>)
 8001c4c:	f000 ff7a 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 8001c50:	f24f 4327 	movw	r3, #62503	@ 0xf427
 8001c54:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c62:	f107 0310 	add.w	r3, r7, #16
 8001c66:	4619      	mov	r1, r3
 8001c68:	4819      	ldr	r0, [pc, #100]	@ (8001cd0 <MX_GPIO_Init+0x150>)
 8001c6a:	f000 ff6b 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 8001c6e:	f640 0308 	movw	r3, #2056	@ 0x808
 8001c72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c74:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <MX_GPIO_Init+0x154>)
 8001c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7c:	f107 0310 	add.w	r3, r7, #16
 8001c80:	4619      	mov	r1, r3
 8001c82:	4813      	ldr	r0, [pc, #76]	@ (8001cd0 <MX_GPIO_Init+0x150>)
 8001c84:	f000 ff5e 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001c88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480b      	ldr	r0, [pc, #44]	@ (8001ccc <MX_GPIO_Init+0x14c>)
 8001c9e:	f000 ff51 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 8001ca2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <MX_GPIO_Init+0x154>)
 8001caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <MX_GPIO_Init+0x14c>)
 8001cb8:	f000 ff44 	bl	8002b44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cbc:	bf00      	nop
 8001cbe:	3720      	adds	r7, #32
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40011000 	.word	0x40011000
 8001ccc:	40010800 	.word	0x40010800
 8001cd0:	40010c00 	.word	0x40010c00
 8001cd4:	10110000 	.word	0x10110000

08001cd8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	807b      	strh	r3, [r7, #2]
	RS485dataReady = 1;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	@ (8001cf4 <HAL_UARTEx_RxEventCallback+0x1c>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	200003f5 	.word	0x200003f5

08001cf8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]

}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d0e:	b672      	cpsid	i
}
 8001d10:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d12:	bf00      	nop
 8001d14:	e7fd      	b.n	8001d12 <Error_Handler+0x8>
	...

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	4a14      	ldr	r2, [pc, #80]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6193      	str	r3, [r2, #24]
 8001d2a:	4b12      	ldr	r3, [pc, #72]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d36:	4b0f      	ldr	r3, [pc, #60]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	61d3      	str	r3, [r2, #28]
 8001d42:	4b0c      	ldr	r3, [pc, #48]	@ (8001d74 <HAL_MspInit+0x5c>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d78 <HAL_MspInit+0x60>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	4a04      	ldr	r2, [pc, #16]	@ (8001d78 <HAL_MspInit+0x60>)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40010000 	.word	0x40010000

08001d7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a14      	ldr	r2, [pc, #80]	@ (8001de8 <HAL_ADC_MspInit+0x6c>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d121      	bne.n	8001de0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001da2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a0c      	ldr	r2, [pc, #48]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001dba:	f043 0304 	orr.w	r3, r3, #4
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <HAL_ADC_MspInit+0x70>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4805      	ldr	r0, [pc, #20]	@ (8001df0 <HAL_ADC_MspInit+0x74>)
 8001ddc:	f000 feb2 	bl	8002b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40012400 	.word	0x40012400
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40010800 	.word	0x40010800

08001df4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08a      	sub	sp, #40	@ 0x28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001e84 <HAL_I2C_MspInit+0x90>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d132      	bne.n	8001e7a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e14:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a1b      	ldr	r2, [pc, #108]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e1a:	f043 0308 	orr.w	r3, r3, #8
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b19      	ldr	r3, [pc, #100]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e32:	2312      	movs	r3, #18
 8001e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e3a:	f107 0314 	add.w	r3, r7, #20
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4812      	ldr	r0, [pc, #72]	@ (8001e8c <HAL_I2C_MspInit+0x98>)
 8001e42:	f000 fe7f 	bl	8002b44 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_I2C_MspInit+0x9c>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	f043 0302 	orr.w	r3, r3, #2
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e90 <HAL_I2C_MspInit+0x9c>)
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e6c:	61d3      	str	r3, [r2, #28]
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_I2C_MspInit+0x94>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e7a:	bf00      	nop
 8001e7c:	3728      	adds	r7, #40	@ 0x28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40005400 	.word	0x40005400
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010c00 	.word	0x40010c00
 8001e90:	40010000 	.word	0x40010000

08001e94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0310 	add.w	r3, r7, #16
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a1b      	ldr	r2, [pc, #108]	@ (8001f1c <HAL_SPI_MspInit+0x88>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d12f      	bne.n	8001f14 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a19      	ldr	r2, [pc, #100]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b17      	ldr	r3, [pc, #92]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b14      	ldr	r3, [pc, #80]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a13      	ldr	r2, [pc, #76]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ee4:	23a0      	movs	r3, #160	@ 0xa0
 8001ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480b      	ldr	r0, [pc, #44]	@ (8001f24 <HAL_SPI_MspInit+0x90>)
 8001ef8:	f000 fe24 	bl	8002b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001efc:	2340      	movs	r3, #64	@ 0x40
 8001efe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <HAL_SPI_MspInit+0x90>)
 8001f10:	f000 fe18 	bl	8002b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f14:	bf00      	nop
 8001f16:	3720      	adds	r7, #32
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40013000 	.word	0x40013000
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010800 	.word	0x40010800

08001f28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0d      	ldr	r2, [pc, #52]	@ (8001f6c <HAL_TIM_Base_MspInit+0x44>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d113      	bne.n	8001f62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f70 <HAL_TIM_Base_MspInit+0x48>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f70 <HAL_TIM_Base_MspInit+0x48>)
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	61d3      	str	r3, [r2, #28]
 8001f46:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <HAL_TIM_Base_MspInit+0x48>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2100      	movs	r1, #0
 8001f56:	201e      	movs	r0, #30
 8001f58:	f000 fd0b 	bl	8002972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f5c:	201e      	movs	r0, #30
 8001f5e:	f000 fd24 	bl	80029aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40000800 	.word	0x40000800
 8001f70:	40021000 	.word	0x40021000

08001f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	@ 0x28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a26      	ldr	r2, [pc, #152]	@ (8002028 <HAL_UART_MspInit+0xb4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d145      	bne.n	8002020 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f94:	4b25      	ldr	r3, [pc, #148]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	4a24      	ldr	r2, [pc, #144]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001f9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f9e:	6193      	str	r3, [r2, #24]
 8001fa0:	4b22      	ldr	r3, [pc, #136]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fac:	4b1f      	ldr	r3, [pc, #124]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001fb2:	f043 0308 	orr.w	r3, r3, #8
 8001fb6:	6193      	str	r3, [r2, #24]
 8001fb8:	4b1c      	ldr	r3, [pc, #112]	@ (800202c <HAL_UART_MspInit+0xb8>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	f003 0308 	and.w	r3, r3, #8
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc4:	2340      	movs	r3, #64	@ 0x40
 8001fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4816      	ldr	r0, [pc, #88]	@ (8002030 <HAL_UART_MspInit+0xbc>)
 8001fd8:	f000 fdb4 	bl	8002b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4810      	ldr	r0, [pc, #64]	@ (8002030 <HAL_UART_MspInit+0xbc>)
 8001ff0:	f000 fda8 	bl	8002b44 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_UART_MspInit+0xc0>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
 8002002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002004:	f043 0304 	orr.w	r3, r3, #4
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <HAL_UART_MspInit+0xc0>)
 800200c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200e:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002010:	2200      	movs	r2, #0
 8002012:	2101      	movs	r1, #1
 8002014:	2025      	movs	r0, #37	@ 0x25
 8002016:	f000 fcac 	bl	8002972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800201a:	2025      	movs	r0, #37	@ 0x25
 800201c:	f000 fcc5 	bl	80029aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002020:	bf00      	nop
 8002022:	3728      	adds	r7, #40	@ 0x28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40013800 	.word	0x40013800
 800202c:	40021000 	.word	0x40021000
 8002030:	40010c00 	.word	0x40010c00
 8002034:	40010000 	.word	0x40010000

08002038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <NMI_Handler+0x4>

08002040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <HardFault_Handler+0x4>

08002048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <MemManage_Handler+0x4>

08002050 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <BusFault_Handler+0x4>

08002058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <UsageFault_Handler+0x4>

08002060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr

0800206c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr

08002078 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr

08002084 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002088:	f000 f94a 	bl	8002320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}

08002090 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002094:	4802      	ldr	r0, [pc, #8]	@ (80020a0 <TIM4_IRQHandler+0x10>)
 8002096:	f002 fe52 	bl	8004d3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200002e8 	.word	0x200002e8

080020a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020a8:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <USART1_IRQHandler+0x10>)
 80020aa:	f003 fad3 	bl	8005654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000330 	.word	0x20000330

080020b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return 1;
 80020bc:	2301      	movs	r3, #1
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr

080020c6 <_kill>:

int _kill(int pid, int sig)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020d0:	f006 fd70 	bl	8008bb4 <__errno>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2216      	movs	r2, #22
 80020d8:	601a      	str	r2, [r3, #0]
  return -1;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <_exit>:

void _exit (int status)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020ee:	f04f 31ff 	mov.w	r1, #4294967295
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ffe7 	bl	80020c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <_exit+0x12>

080020fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
 800210c:	e00a      	b.n	8002124 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800210e:	f3af 8000 	nop.w
 8002112:	4601      	mov	r1, r0
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	1c5a      	adds	r2, r3, #1
 8002118:	60ba      	str	r2, [r7, #8]
 800211a:	b2ca      	uxtb	r2, r1
 800211c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	3301      	adds	r3, #1
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	429a      	cmp	r2, r3
 800212a:	dbf0      	blt.n	800210e <_read+0x12>
  }

  return len;
 800212c:	687b      	ldr	r3, [r7, #4]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b086      	sub	sp, #24
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	e009      	b.n	800215c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	60ba      	str	r2, [r7, #8]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	429a      	cmp	r2, r3
 8002162:	dbf1      	blt.n	8002148 <_write+0x12>
  }
  return len;
 8002164:	687b      	ldr	r3, [r7, #4]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <_close>:

int _close(int file)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217a:	4618      	mov	r0, r3
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002194:	605a      	str	r2, [r3, #4]
  return 0;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr

080021a2 <_isatty>:

int _isatty(int file)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr

080021b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b085      	sub	sp, #20
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
	...

080021d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d8:	4a14      	ldr	r2, [pc, #80]	@ (800222c <_sbrk+0x5c>)
 80021da:	4b15      	ldr	r3, [pc, #84]	@ (8002230 <_sbrk+0x60>)
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d102      	bne.n	80021f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <_sbrk+0x64>)
 80021ee:	4a12      	ldr	r2, [pc, #72]	@ (8002238 <_sbrk+0x68>)
 80021f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d207      	bcs.n	8002210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002200:	f006 fcd8 	bl	8008bb4 <__errno>
 8002204:	4603      	mov	r3, r0
 8002206:	220c      	movs	r2, #12
 8002208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	e009      	b.n	8002224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002216:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	4a05      	ldr	r2, [pc, #20]	@ (8002234 <_sbrk+0x64>)
 8002220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20005000 	.word	0x20005000
 8002230:	00000400 	.word	0x00000400
 8002234:	200003f8 	.word	0x200003f8
 8002238:	200006b8 	.word	0x200006b8

0800223c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002248:	f7ff fff8 	bl	800223c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800224c:	480b      	ldr	r0, [pc, #44]	@ (800227c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800224e:	490c      	ldr	r1, [pc, #48]	@ (8002280 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002250:	4a0c      	ldr	r2, [pc, #48]	@ (8002284 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002254:	e002      	b.n	800225c <LoopCopyDataInit>

08002256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225a:	3304      	adds	r3, #4

0800225c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800225c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002260:	d3f9      	bcc.n	8002256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002262:	4a09      	ldr	r2, [pc, #36]	@ (8002288 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002264:	4c09      	ldr	r4, [pc, #36]	@ (800228c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002268:	e001      	b.n	800226e <LoopFillZerobss>

0800226a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800226c:	3204      	adds	r2, #4

0800226e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002270:	d3fb      	bcc.n	800226a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002272:	f006 fca5 	bl	8008bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002276:	f7ff f9b3 	bl	80015e0 <main>
  bx lr
 800227a:	4770      	bx	lr
  ldr r0, =_sdata
 800227c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002280:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002284:	0800bf18 	.word	0x0800bf18
  ldr r2, =_sbss
 8002288:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800228c:	200006b4 	.word	0x200006b4

08002290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC1_2_IRQHandler>
	...

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <HAL_Init+0x28>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a07      	ldr	r2, [pc, #28]	@ (80022bc <HAL_Init+0x28>)
 800229e:	f043 0310 	orr.w	r3, r3, #16
 80022a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a4:	2003      	movs	r0, #3
 80022a6:	f000 fb59 	bl	800295c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022aa:	200f      	movs	r0, #15
 80022ac:	f000 f808 	bl	80022c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b0:	f7ff fd32 	bl	8001d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40022000 	.word	0x40022000

080022c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <HAL_InitTick+0x54>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b12      	ldr	r3, [pc, #72]	@ (8002318 <HAL_InitTick+0x58>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 fb71 	bl	80029c6 <HAL_SYSTICK_Config>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e00e      	b.n	800230c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b0f      	cmp	r3, #15
 80022f2:	d80a      	bhi.n	800230a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f4:	2200      	movs	r2, #0
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295
 80022fc:	f000 fb39 	bl	8002972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002300:	4a06      	ldr	r2, [pc, #24]	@ (800231c <HAL_InitTick+0x5c>)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e000      	b.n	800230c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
}
 800230c:	4618      	mov	r0, r3
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000000 	.word	0x20000000
 8002318:	20000008 	.word	0x20000008
 800231c:	20000004 	.word	0x20000004

08002320 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002324:	4b05      	ldr	r3, [pc, #20]	@ (800233c <HAL_IncTick+0x1c>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	461a      	mov	r2, r3
 800232a:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <HAL_IncTick+0x20>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4413      	add	r3, r2
 8002330:	4a03      	ldr	r2, [pc, #12]	@ (8002340 <HAL_IncTick+0x20>)
 8002332:	6013      	str	r3, [r2, #0]
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr
 800233c:	20000008 	.word	0x20000008
 8002340:	200003fc 	.word	0x200003fc

08002344 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return uwTick;
 8002348:	4b02      	ldr	r3, [pc, #8]	@ (8002354 <HAL_GetTick+0x10>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	200003fc 	.word	0x200003fc

08002358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002360:	f7ff fff0 	bl	8002344 <HAL_GetTick>
 8002364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002370:	d005      	beq.n	800237e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <HAL_Delay+0x44>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800237e:	bf00      	nop
 8002380:	f7ff ffe0 	bl	8002344 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	429a      	cmp	r2, r3
 800238e:	d8f7      	bhi.n	8002380 <HAL_Delay+0x28>
  {
  }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000008 	.word	0x20000008

080023a0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e0be      	b.n	8002540 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d109      	bne.n	80023e4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff fccc 	bl	8001d7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f9ab 	bl	8002740 <ADC_ConversionStop_Disable>
 80023ea:	4603      	mov	r3, r0
 80023ec:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f2:	f003 0310 	and.w	r3, r3, #16
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f040 8099 	bne.w	800252e <HAL_ADC_Init+0x18e>
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f040 8095 	bne.w	800252e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002408:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800240c:	f023 0302 	bic.w	r3, r3, #2
 8002410:	f043 0202 	orr.w	r2, r3, #2
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002420:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	7b1b      	ldrb	r3, [r3, #12]
 8002426:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002428:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	4313      	orrs	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002438:	d003      	beq.n	8002442 <HAL_ADC_Init+0xa2>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	2b01      	cmp	r3, #1
 8002440:	d102      	bne.n	8002448 <HAL_ADC_Init+0xa8>
 8002442:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002446:	e000      	b.n	800244a <HAL_ADC_Init+0xaa>
 8002448:	2300      	movs	r3, #0
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	7d1b      	ldrb	r3, [r3, #20]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d119      	bne.n	800248c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	7b1b      	ldrb	r3, [r3, #12]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d109      	bne.n	8002474 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	3b01      	subs	r3, #1
 8002466:	035a      	lsls	r2, r3, #13
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	e00b      	b.n	800248c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	f043 0220 	orr.w	r2, r3, #32
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002484:	f043 0201 	orr.w	r2, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	430a      	orrs	r2, r1
 800249e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	4b28      	ldr	r3, [pc, #160]	@ (8002548 <HAL_ADC_Init+0x1a8>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	68b9      	ldr	r1, [r7, #8]
 80024b0:	430b      	orrs	r3, r1
 80024b2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024bc:	d003      	beq.n	80024c6 <HAL_ADC_Init+0x126>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d104      	bne.n	80024d0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	051b      	lsls	r3, r3, #20
 80024ce:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	4b18      	ldr	r3, [pc, #96]	@ (800254c <HAL_ADC_Init+0x1ac>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d10b      	bne.n	800250c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fe:	f023 0303 	bic.w	r3, r3, #3
 8002502:	f043 0201 	orr.w	r2, r3, #1
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800250a:	e018      	b.n	800253e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002510:	f023 0312 	bic.w	r3, r3, #18
 8002514:	f043 0210 	orr.w	r2, r3, #16
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002520:	f043 0201 	orr.w	r2, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800252c:	e007      	b.n	800253e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	f043 0210 	orr.w	r2, r3, #16
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800253e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	ffe1f7fd 	.word	0xffe1f7fd
 800254c:	ff1f0efe 	.word	0xff1f0efe

08002550 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800255a:	2300      	movs	r3, #0
 800255c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_ADC_ConfigChannel+0x20>
 800256c:	2302      	movs	r3, #2
 800256e:	e0dc      	b.n	800272a <HAL_ADC_ConfigChannel+0x1da>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b06      	cmp	r3, #6
 800257e:	d81c      	bhi.n	80025ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	3b05      	subs	r3, #5
 8002592:	221f      	movs	r2, #31
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	4019      	ands	r1, r3
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	6818      	ldr	r0, [r3, #0]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	4413      	add	r3, r2
 80025aa:	3b05      	subs	r3, #5
 80025ac:	fa00 f203 	lsl.w	r2, r0, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	430a      	orrs	r2, r1
 80025b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80025b8:	e03c      	b.n	8002634 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d81c      	bhi.n	80025fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	3b23      	subs	r3, #35	@ 0x23
 80025d4:	221f      	movs	r2, #31
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	4019      	ands	r1, r3
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	3b23      	subs	r3, #35	@ 0x23
 80025ee:	fa00 f203 	lsl.w	r2, r0, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80025fa:	e01b      	b.n	8002634 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b41      	subs	r3, #65	@ 0x41
 800260e:	221f      	movs	r2, #31
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	4019      	ands	r1, r3
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3b41      	subs	r3, #65	@ 0x41
 8002628:	fa00 f203 	lsl.w	r2, r0, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b09      	cmp	r3, #9
 800263a:	d91c      	bls.n	8002676 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68d9      	ldr	r1, [r3, #12]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	3b1e      	subs	r3, #30
 800264e:	2207      	movs	r2, #7
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	4019      	ands	r1, r3
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	6898      	ldr	r0, [r3, #8]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	3b1e      	subs	r3, #30
 8002668:	fa00 f203 	lsl.w	r2, r0, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	60da      	str	r2, [r3, #12]
 8002674:	e019      	b.n	80026aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6919      	ldr	r1, [r3, #16]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4613      	mov	r3, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	4413      	add	r3, r2
 8002686:	2207      	movs	r2, #7
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	4019      	ands	r1, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	6898      	ldr	r0, [r3, #8]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	fa00 f203 	lsl.w	r2, r0, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b10      	cmp	r3, #16
 80026b0:	d003      	beq.n	80026ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026b6:	2b11      	cmp	r3, #17
 80026b8:	d132      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1d      	ldr	r2, [pc, #116]	@ (8002734 <HAL_ADC_ConfigChannel+0x1e4>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d125      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d126      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80026e0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2b10      	cmp	r3, #16
 80026e8:	d11a      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026ea:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <HAL_ADC_ConfigChannel+0x1e8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a13      	ldr	r2, [pc, #76]	@ (800273c <HAL_ADC_ConfigChannel+0x1ec>)
 80026f0:	fba2 2303 	umull	r2, r3, r2, r3
 80026f4:	0c9a      	lsrs	r2, r3, #18
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002700:	e002      	b.n	8002708 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	3b01      	subs	r3, #1
 8002706:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f9      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x1b2>
 800270e:	e007      	b.n	8002720 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002714:	f043 0220 	orr.w	r2, r3, #32
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002728:	7bfb      	ldrb	r3, [r7, #15]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	40012400 	.word	0x40012400
 8002738:	20000000 	.word	0x20000000
 800273c:	431bde83 	.word	0x431bde83

08002740 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002748:	2300      	movs	r3, #0
 800274a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b01      	cmp	r3, #1
 8002758:	d12e      	bne.n	80027b8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 0201 	bic.w	r2, r2, #1
 8002768:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800276a:	f7ff fdeb 	bl	8002344 <HAL_GetTick>
 800276e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002770:	e01b      	b.n	80027aa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002772:	f7ff fde7 	bl	8002344 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d914      	bls.n	80027aa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b01      	cmp	r3, #1
 800278c:	d10d      	bne.n	80027aa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002792:	f043 0210 	orr.w	r2, r3, #16
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279e:	f043 0201 	orr.w	r2, r3, #1
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e007      	b.n	80027ba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d0dc      	beq.n	8002772 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e0:	4013      	ands	r3, r2
 80027e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f6:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	60d3      	str	r3, [r2, #12]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002810:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <__NVIC_GetPriorityGrouping+0x18>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	0a1b      	lsrs	r3, r3, #8
 8002816:	f003 0307 	and.w	r3, r3, #7
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	2b00      	cmp	r3, #0
 8002838:	db0b      	blt.n	8002852 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	f003 021f 	and.w	r2, r3, #31
 8002840:	4906      	ldr	r1, [pc, #24]	@ (800285c <__NVIC_EnableIRQ+0x34>)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	095b      	lsrs	r3, r3, #5
 8002848:	2001      	movs	r0, #1
 800284a:	fa00 f202 	lsl.w	r2, r0, r2
 800284e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr
 800285c:	e000e100 	.word	0xe000e100

08002860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	6039      	str	r1, [r7, #0]
 800286a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002870:	2b00      	cmp	r3, #0
 8002872:	db0a      	blt.n	800288a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	b2da      	uxtb	r2, r3
 8002878:	490c      	ldr	r1, [pc, #48]	@ (80028ac <__NVIC_SetPriority+0x4c>)
 800287a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287e:	0112      	lsls	r2, r2, #4
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	440b      	add	r3, r1
 8002884:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002888:	e00a      	b.n	80028a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	b2da      	uxtb	r2, r3
 800288e:	4908      	ldr	r1, [pc, #32]	@ (80028b0 <__NVIC_SetPriority+0x50>)
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	3b04      	subs	r3, #4
 8002898:	0112      	lsls	r2, r2, #4
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	440b      	add	r3, r1
 800289e:	761a      	strb	r2, [r3, #24]
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	e000e100 	.word	0xe000e100
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b089      	sub	sp, #36	@ 0x24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f1c3 0307 	rsb	r3, r3, #7
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	bf28      	it	cs
 80028d2:	2304      	movcs	r3, #4
 80028d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	3304      	adds	r3, #4
 80028da:	2b06      	cmp	r3, #6
 80028dc:	d902      	bls.n	80028e4 <NVIC_EncodePriority+0x30>
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3b03      	subs	r3, #3
 80028e2:	e000      	b.n	80028e6 <NVIC_EncodePriority+0x32>
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e8:	f04f 32ff 	mov.w	r2, #4294967295
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43da      	mvns	r2, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	401a      	ands	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	fa01 f303 	lsl.w	r3, r1, r3
 8002906:	43d9      	mvns	r1, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800290c:	4313      	orrs	r3, r2
         );
}
 800290e:	4618      	mov	r0, r3
 8002910:	3724      	adds	r7, #36	@ 0x24
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3b01      	subs	r3, #1
 8002924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002928:	d301      	bcc.n	800292e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800292a:	2301      	movs	r3, #1
 800292c:	e00f      	b.n	800294e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800292e:	4a0a      	ldr	r2, [pc, #40]	@ (8002958 <SysTick_Config+0x40>)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3b01      	subs	r3, #1
 8002934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002936:	210f      	movs	r1, #15
 8002938:	f04f 30ff 	mov.w	r0, #4294967295
 800293c:	f7ff ff90 	bl	8002860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002940:	4b05      	ldr	r3, [pc, #20]	@ (8002958 <SysTick_Config+0x40>)
 8002942:	2200      	movs	r2, #0
 8002944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002946:	4b04      	ldr	r3, [pc, #16]	@ (8002958 <SysTick_Config+0x40>)
 8002948:	2207      	movs	r2, #7
 800294a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	e000e010 	.word	0xe000e010

0800295c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff ff2d 	bl	80027c4 <__NVIC_SetPriorityGrouping>
}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002972:	b580      	push	{r7, lr}
 8002974:	b086      	sub	sp, #24
 8002976:	af00      	add	r7, sp, #0
 8002978:	4603      	mov	r3, r0
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002984:	f7ff ff42 	bl	800280c <__NVIC_GetPriorityGrouping>
 8002988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	6978      	ldr	r0, [r7, #20]
 8002990:	f7ff ff90 	bl	80028b4 <NVIC_EncodePriority>
 8002994:	4602      	mov	r2, r0
 8002996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299a:	4611      	mov	r1, r2
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff5f 	bl	8002860 <__NVIC_SetPriority>
}
 80029a2:	bf00      	nop
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	4603      	mov	r3, r0
 80029b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff35 	bl	8002828 <__NVIC_EnableIRQ>
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff ffa2 	bl	8002918 <SysTick_Config>
 80029d4:	4603      	mov	r3, r0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d008      	beq.n	8002a08 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2204      	movs	r2, #4
 80029fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e020      	b.n	8002a4a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 020e 	bic.w	r2, r2, #14
 8002a16:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0201 	bic.w	r2, r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a30:	2101      	movs	r1, #1
 8002a32:	fa01 f202 	lsl.w	r2, r1, r2
 8002a36:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d005      	beq.n	8002a78 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
 8002a76:	e051      	b.n	8002b1c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 020e 	bic.w	r2, r2, #14
 8002a86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a22      	ldr	r2, [pc, #136]	@ (8002b28 <HAL_DMA_Abort_IT+0xd4>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d029      	beq.n	8002af6 <HAL_DMA_Abort_IT+0xa2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a21      	ldr	r2, [pc, #132]	@ (8002b2c <HAL_DMA_Abort_IT+0xd8>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d022      	beq.n	8002af2 <HAL_DMA_Abort_IT+0x9e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b30 <HAL_DMA_Abort_IT+0xdc>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d01a      	beq.n	8002aec <HAL_DMA_Abort_IT+0x98>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a1e      	ldr	r2, [pc, #120]	@ (8002b34 <HAL_DMA_Abort_IT+0xe0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d012      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x92>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b38 <HAL_DMA_Abort_IT+0xe4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_DMA_Abort_IT+0x8c>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a1b      	ldr	r2, [pc, #108]	@ (8002b3c <HAL_DMA_Abort_IT+0xe8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d102      	bne.n	8002ada <HAL_DMA_Abort_IT+0x86>
 8002ad4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ad8:	e00e      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002ada:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ade:	e00b      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002ae0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ae4:	e008      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002ae6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002aea:	e005      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002aec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002af0:	e002      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002af2:	2310      	movs	r3, #16
 8002af4:	e000      	b.n	8002af8 <HAL_DMA_Abort_IT+0xa4>
 8002af6:	2301      	movs	r3, #1
 8002af8:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <HAL_DMA_Abort_IT+0xec>)
 8002afa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	4798      	blx	r3
    } 
  }
  return status;
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40020008 	.word	0x40020008
 8002b2c:	4002001c 	.word	0x4002001c
 8002b30:	40020030 	.word	0x40020030
 8002b34:	40020044 	.word	0x40020044
 8002b38:	40020058 	.word	0x40020058
 8002b3c:	4002006c 	.word	0x4002006c
 8002b40:	40020000 	.word	0x40020000

08002b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b08b      	sub	sp, #44	@ 0x2c
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b52:	2300      	movs	r3, #0
 8002b54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b56:	e169      	b.n	8002e2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b58:	2201      	movs	r2, #1
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	f040 8158 	bne.w	8002e26 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	4a9a      	ldr	r2, [pc, #616]	@ (8002de4 <HAL_GPIO_Init+0x2a0>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d05e      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b80:	4a98      	ldr	r2, [pc, #608]	@ (8002de4 <HAL_GPIO_Init+0x2a0>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d875      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b86:	4a98      	ldr	r2, [pc, #608]	@ (8002de8 <HAL_GPIO_Init+0x2a4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d058      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b8c:	4a96      	ldr	r2, [pc, #600]	@ (8002de8 <HAL_GPIO_Init+0x2a4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d86f      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b92:	4a96      	ldr	r2, [pc, #600]	@ (8002dec <HAL_GPIO_Init+0x2a8>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d052      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b98:	4a94      	ldr	r2, [pc, #592]	@ (8002dec <HAL_GPIO_Init+0x2a8>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d869      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b9e:	4a94      	ldr	r2, [pc, #592]	@ (8002df0 <HAL_GPIO_Init+0x2ac>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d04c      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002ba4:	4a92      	ldr	r2, [pc, #584]	@ (8002df0 <HAL_GPIO_Init+0x2ac>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d863      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002baa:	4a92      	ldr	r2, [pc, #584]	@ (8002df4 <HAL_GPIO_Init+0x2b0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d046      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002bb0:	4a90      	ldr	r2, [pc, #576]	@ (8002df4 <HAL_GPIO_Init+0x2b0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d85d      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002bb6:	2b12      	cmp	r3, #18
 8002bb8:	d82a      	bhi.n	8002c10 <HAL_GPIO_Init+0xcc>
 8002bba:	2b12      	cmp	r3, #18
 8002bbc:	d859      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc4 <HAL_GPIO_Init+0x80>)
 8002bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc4:	08002c3f 	.word	0x08002c3f
 8002bc8:	08002c19 	.word	0x08002c19
 8002bcc:	08002c2b 	.word	0x08002c2b
 8002bd0:	08002c6d 	.word	0x08002c6d
 8002bd4:	08002c73 	.word	0x08002c73
 8002bd8:	08002c73 	.word	0x08002c73
 8002bdc:	08002c73 	.word	0x08002c73
 8002be0:	08002c73 	.word	0x08002c73
 8002be4:	08002c73 	.word	0x08002c73
 8002be8:	08002c73 	.word	0x08002c73
 8002bec:	08002c73 	.word	0x08002c73
 8002bf0:	08002c73 	.word	0x08002c73
 8002bf4:	08002c73 	.word	0x08002c73
 8002bf8:	08002c73 	.word	0x08002c73
 8002bfc:	08002c73 	.word	0x08002c73
 8002c00:	08002c73 	.word	0x08002c73
 8002c04:	08002c73 	.word	0x08002c73
 8002c08:	08002c21 	.word	0x08002c21
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	4a79      	ldr	r2, [pc, #484]	@ (8002df8 <HAL_GPIO_Init+0x2b4>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d013      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c16:	e02c      	b.n	8002c72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	623b      	str	r3, [r7, #32]
          break;
 8002c1e:	e029      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	3304      	adds	r3, #4
 8002c26:	623b      	str	r3, [r7, #32]
          break;
 8002c28:	e024      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	3308      	adds	r3, #8
 8002c30:	623b      	str	r3, [r7, #32]
          break;
 8002c32:	e01f      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	623b      	str	r3, [r7, #32]
          break;
 8002c3c:	e01a      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d102      	bne.n	8002c4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c46:	2304      	movs	r3, #4
 8002c48:	623b      	str	r3, [r7, #32]
          break;
 8002c4a:	e013      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d105      	bne.n	8002c60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c54:	2308      	movs	r3, #8
 8002c56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	69fa      	ldr	r2, [r7, #28]
 8002c5c:	611a      	str	r2, [r3, #16]
          break;
 8002c5e:	e009      	b.n	8002c74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c60:	2308      	movs	r3, #8
 8002c62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	615a      	str	r2, [r3, #20]
          break;
 8002c6a:	e003      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	623b      	str	r3, [r7, #32]
          break;
 8002c70:	e000      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          break;
 8002c72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2bff      	cmp	r3, #255	@ 0xff
 8002c78:	d801      	bhi.n	8002c7e <HAL_GPIO_Init+0x13a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	e001      	b.n	8002c82 <HAL_GPIO_Init+0x13e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3304      	adds	r3, #4
 8002c82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2bff      	cmp	r3, #255	@ 0xff
 8002c88:	d802      	bhi.n	8002c90 <HAL_GPIO_Init+0x14c>
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	e002      	b.n	8002c96 <HAL_GPIO_Init+0x152>
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	3b08      	subs	r3, #8
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	210f      	movs	r1, #15
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	6a39      	ldr	r1, [r7, #32]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 80b1 	beq.w	8002e26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cc4:	4b4d      	ldr	r3, [pc, #308]	@ (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	4a4c      	ldr	r2, [pc, #304]	@ (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6193      	str	r3, [r2, #24]
 8002cd0:	4b4a      	ldr	r3, [pc, #296]	@ (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cdc:	4a48      	ldr	r2, [pc, #288]	@ (8002e00 <HAL_GPIO_Init+0x2bc>)
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	089b      	lsrs	r3, r3, #2
 8002ce2:	3302      	adds	r3, #2
 8002ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a40      	ldr	r2, [pc, #256]	@ (8002e04 <HAL_GPIO_Init+0x2c0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d013      	beq.n	8002d30 <HAL_GPIO_Init+0x1ec>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e08 <HAL_GPIO_Init+0x2c4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d00d      	beq.n	8002d2c <HAL_GPIO_Init+0x1e8>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a3e      	ldr	r2, [pc, #248]	@ (8002e0c <HAL_GPIO_Init+0x2c8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d007      	beq.n	8002d28 <HAL_GPIO_Init+0x1e4>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a3d      	ldr	r2, [pc, #244]	@ (8002e10 <HAL_GPIO_Init+0x2cc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d101      	bne.n	8002d24 <HAL_GPIO_Init+0x1e0>
 8002d20:	2303      	movs	r3, #3
 8002d22:	e006      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d24:	2304      	movs	r3, #4
 8002d26:	e004      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e002      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d30:	2300      	movs	r3, #0
 8002d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d34:	f002 0203 	and.w	r2, r2, #3
 8002d38:	0092      	lsls	r2, r2, #2
 8002d3a:	4093      	lsls	r3, r2
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d42:	492f      	ldr	r1, [pc, #188]	@ (8002e00 <HAL_GPIO_Init+0x2bc>)
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	3302      	adds	r3, #2
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d006      	beq.n	8002d6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	492c      	ldr	r1, [pc, #176]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	608b      	str	r3, [r1, #8]
 8002d68:	e006      	b.n	8002d78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d6c:	689a      	ldr	r2, [r3, #8]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	4928      	ldr	r1, [pc, #160]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d006      	beq.n	8002d92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d84:	4b23      	ldr	r3, [pc, #140]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	4922      	ldr	r1, [pc, #136]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60cb      	str	r3, [r1, #12]
 8002d90:	e006      	b.n	8002da0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d92:	4b20      	ldr	r3, [pc, #128]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	491e      	ldr	r1, [pc, #120]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d006      	beq.n	8002dba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dac:	4b19      	ldr	r3, [pc, #100]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	4918      	ldr	r1, [pc, #96]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
 8002db8:	e006      	b.n	8002dc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dba:	4b16      	ldr	r3, [pc, #88]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	4914      	ldr	r1, [pc, #80]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d021      	beq.n	8002e18 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	490e      	ldr	r1, [pc, #56]	@ (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	600b      	str	r3, [r1, #0]
 8002de0:	e021      	b.n	8002e26 <HAL_GPIO_Init+0x2e2>
 8002de2:	bf00      	nop
 8002de4:	10320000 	.word	0x10320000
 8002de8:	10310000 	.word	0x10310000
 8002dec:	10220000 	.word	0x10220000
 8002df0:	10210000 	.word	0x10210000
 8002df4:	10120000 	.word	0x10120000
 8002df8:	10110000 	.word	0x10110000
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	40010000 	.word	0x40010000
 8002e04:	40010800 	.word	0x40010800
 8002e08:	40010c00 	.word	0x40010c00
 8002e0c:	40011000 	.word	0x40011000
 8002e10:	40011400 	.word	0x40011400
 8002e14:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e18:	4b0b      	ldr	r3, [pc, #44]	@ (8002e48 <HAL_GPIO_Init+0x304>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	4909      	ldr	r1, [pc, #36]	@ (8002e48 <HAL_GPIO_Init+0x304>)
 8002e22:	4013      	ands	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	3301      	adds	r3, #1
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	fa22 f303 	lsr.w	r3, r2, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f47f ae8e 	bne.w	8002b58 <HAL_GPIO_Init+0x14>
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	372c      	adds	r7, #44	@ 0x2c
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr
 8002e48:	40010400 	.word	0x40010400

08002e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
 8002e68:	e001      	b.n	8002e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	807b      	strh	r3, [r7, #2]
 8002e86:	4613      	mov	r3, r2
 8002e88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e8a:	787b      	ldrb	r3, [r7, #1]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e90:	887a      	ldrh	r2, [r7, #2]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e96:	e003      	b.n	8002ea0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e98:	887b      	ldrh	r3, [r7, #2]
 8002e9a:	041a      	lsls	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	611a      	str	r2, [r3, #16]
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr
	...

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e12b      	b.n	8003116 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe ff8e 	bl	8001df4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	@ 0x24
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002efe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f10:	f001 f842 	bl	8003f98 <HAL_RCC_GetPCLK1Freq>
 8002f14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a81      	ldr	r2, [pc, #516]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d807      	bhi.n	8002f30 <HAL_I2C_Init+0x84>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4a80      	ldr	r2, [pc, #512]	@ (8003124 <HAL_I2C_Init+0x278>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	bf94      	ite	ls
 8002f28:	2301      	movls	r3, #1
 8002f2a:	2300      	movhi	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	e006      	b.n	8002f3e <HAL_I2C_Init+0x92>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a7d      	ldr	r2, [pc, #500]	@ (8003128 <HAL_I2C_Init+0x27c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bf94      	ite	ls
 8002f38:	2301      	movls	r3, #1
 8002f3a:	2300      	movhi	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e0e7      	b.n	8003116 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a78      	ldr	r2, [pc, #480]	@ (800312c <HAL_I2C_Init+0x280>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	0c9b      	lsrs	r3, r3, #18
 8002f50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4a6a      	ldr	r2, [pc, #424]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d802      	bhi.n	8002f80 <HAL_I2C_Init+0xd4>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	e009      	b.n	8002f94 <HAL_I2C_Init+0xe8>
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	4a69      	ldr	r2, [pc, #420]	@ (8003130 <HAL_I2C_Init+0x284>)
 8002f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f90:	099b      	lsrs	r3, r3, #6
 8002f92:	3301      	adds	r3, #1
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fa6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	495c      	ldr	r1, [pc, #368]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d819      	bhi.n	8002fe8 <HAL_I2C_Init+0x13c>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e59      	subs	r1, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc2:	1c59      	adds	r1, r3, #1
 8002fc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fc8:	400b      	ands	r3, r1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_I2C_Init+0x138>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e59      	subs	r1, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe2:	e051      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e04f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <HAL_I2C_Init+0x168>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e012      	b.n	800303a <HAL_I2C_Init+0x18e>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	0099      	lsls	r1, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x196>
 800303e:	2301      	movs	r3, #1
 8003040:	e022      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <HAL_I2C_Init+0x1bc>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e58      	subs	r0, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	440b      	add	r3, r1
 8003058:	fbb0 f3f3 	udiv	r3, r0, r3
 800305c:	3301      	adds	r3, #1
 800305e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003066:	e00f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	1e58      	subs	r0, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6859      	ldr	r1, [r3, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	0099      	lsls	r1, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	3301      	adds	r3, #1
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	6809      	ldr	r1, [r1, #0]
 800308c:	4313      	orrs	r3, r2
 800308e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6911      	ldr	r1, [r2, #16]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68d2      	ldr	r2, [r2, #12]
 80030c2:	4311      	orrs	r1, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0201 	orr.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	000186a0 	.word	0x000186a0
 8003124:	001e847f 	.word	0x001e847f
 8003128:	003d08ff 	.word	0x003d08ff
 800312c:	431bde83 	.word	0x431bde83
 8003130:	10624dd3 	.word	0x10624dd3

08003134 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	4608      	mov	r0, r1
 800313e:	4611      	mov	r1, r2
 8003140:	461a      	mov	r2, r3
 8003142:	4603      	mov	r3, r0
 8003144:	817b      	strh	r3, [r7, #10]
 8003146:	460b      	mov	r3, r1
 8003148:	813b      	strh	r3, [r7, #8]
 800314a:	4613      	mov	r3, r2
 800314c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800314e:	f7ff f8f9 	bl	8002344 <HAL_GetTick>
 8003152:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b20      	cmp	r3, #32
 800315e:	f040 80d9 	bne.w	8003314 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2319      	movs	r3, #25
 8003168:	2201      	movs	r2, #1
 800316a:	496d      	ldr	r1, [pc, #436]	@ (8003320 <HAL_I2C_Mem_Write+0x1ec>)
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 f971 	bl	8003454 <I2C_WaitOnFlagUntilTimeout>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
 800317a:	e0cc      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_I2C_Mem_Write+0x56>
 8003186:	2302      	movs	r3, #2
 8003188:	e0c5      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b01      	cmp	r3, #1
 800319e:	d007      	beq.n	80031b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2221      	movs	r2, #33	@ 0x21
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2240      	movs	r2, #64	@ 0x40
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a3a      	ldr	r2, [r7, #32]
 80031da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80031e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4a4d      	ldr	r2, [pc, #308]	@ (8003324 <HAL_I2C_Mem_Write+0x1f0>)
 80031f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031f2:	88f8      	ldrh	r0, [r7, #6]
 80031f4:	893a      	ldrh	r2, [r7, #8]
 80031f6:	8979      	ldrh	r1, [r7, #10]
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	4603      	mov	r3, r0
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 f890 	bl	8003328 <I2C_RequestMemoryWrite>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d052      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e081      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fa36 	bl	8003688 <I2C_WaitOnTXEFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00d      	beq.n	800323e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	2b04      	cmp	r3, #4
 8003228:	d107      	bne.n	800323a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003238:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e06b      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b04      	cmp	r3, #4
 800327a:	d11b      	bne.n	80032b4 <HAL_I2C_Mem_Write+0x180>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003280:	2b00      	cmp	r3, #0
 8003282:	d017      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	781a      	ldrb	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1aa      	bne.n	8003212 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fa29 	bl	8003718 <I2C_WaitOnBTFFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d107      	bne.n	80032e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e016      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	e000      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003314:	2302      	movs	r3, #2
  }
}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	00100002 	.word	0x00100002
 8003324:	ffff0000 	.word	0xffff0000

08003328 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4603      	mov	r3, r0
 8003338:	817b      	strh	r3, [r7, #10]
 800333a:	460b      	mov	r3, r1
 800333c:	813b      	strh	r3, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003350:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	2200      	movs	r2, #0
 800335a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f878 	bl	8003454 <I2C_WaitOnFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00d      	beq.n	8003386 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003378:	d103      	bne.n	8003382 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e05f      	b.n	8003446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003386:	897b      	ldrh	r3, [r7, #10]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	461a      	mov	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003394:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003398:	6a3a      	ldr	r2, [r7, #32]
 800339a:	492d      	ldr	r1, [pc, #180]	@ (8003450 <I2C_RequestMemoryWrite+0x128>)
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 f8d3 	bl	8003548 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e04c      	b.n	8003446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	617b      	str	r3, [r7, #20]
 80033c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c4:	6a39      	ldr	r1, [r7, #32]
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f95e 	bl	8003688 <I2C_WaitOnTXEFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00d      	beq.n	80033ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d107      	bne.n	80033ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e02b      	b.n	8003446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033ee:	88fb      	ldrh	r3, [r7, #6]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d105      	bne.n	8003400 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033f4:	893b      	ldrh	r3, [r7, #8]
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	611a      	str	r2, [r3, #16]
 80033fe:	e021      	b.n	8003444 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003400:	893b      	ldrh	r3, [r7, #8]
 8003402:	0a1b      	lsrs	r3, r3, #8
 8003404:	b29b      	uxth	r3, r3
 8003406:	b2da      	uxtb	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800340e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003410:	6a39      	ldr	r1, [r7, #32]
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 f938 	bl	8003688 <I2C_WaitOnTXEFlagUntilTimeout>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00d      	beq.n	800343a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	2b04      	cmp	r3, #4
 8003424:	d107      	bne.n	8003436 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003434:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e005      	b.n	8003446 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800343a:	893b      	ldrh	r3, [r7, #8]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	00010002 	.word	0x00010002

08003454 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	4613      	mov	r3, r2
 8003462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003464:	e048      	b.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d044      	beq.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346e:	f7fe ff69 	bl	8002344 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d302      	bcc.n	8003484 <I2C_WaitOnFlagUntilTimeout+0x30>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d139      	bne.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	0c1b      	lsrs	r3, r3, #16
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d10d      	bne.n	80034aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	43da      	mvns	r2, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	4013      	ands	r3, r2
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	bf0c      	ite	eq
 80034a0:	2301      	moveq	r3, #1
 80034a2:	2300      	movne	r3, #0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	461a      	mov	r2, r3
 80034a8:	e00c      	b.n	80034c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	43da      	mvns	r2, r3
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	4013      	ands	r3, r2
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf0c      	ite	eq
 80034bc:	2301      	moveq	r3, #1
 80034be:	2300      	movne	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	79fb      	ldrb	r3, [r7, #7]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d116      	bne.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	f043 0220 	orr.w	r2, r3, #32
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e023      	b.n	8003540 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	0c1b      	lsrs	r3, r3, #16
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d10d      	bne.n	800351e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	695b      	ldr	r3, [r3, #20]
 8003508:	43da      	mvns	r2, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	4013      	ands	r3, r2
 800350e:	b29b      	uxth	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	bf0c      	ite	eq
 8003514:	2301      	moveq	r3, #1
 8003516:	2300      	movne	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	461a      	mov	r2, r3
 800351c:	e00c      	b.n	8003538 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	43da      	mvns	r2, r3
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	4013      	ands	r3, r2
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	429a      	cmp	r2, r3
 800353c:	d093      	beq.n	8003466 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003556:	e071      	b.n	800363c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003566:	d123      	bne.n	80035b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003580:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	f043 0204 	orr.w	r2, r3, #4
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e067      	b.n	8003680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b6:	d041      	beq.n	800363c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b8:	f7fe fec4 	bl	8002344 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d302      	bcc.n	80035ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d136      	bne.n	800363c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	0c1b      	lsrs	r3, r3, #16
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d10c      	bne.n	80035f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	43da      	mvns	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4013      	ands	r3, r2
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bf14      	ite	ne
 80035ea:	2301      	movne	r3, #1
 80035ec:	2300      	moveq	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	e00b      	b.n	800360a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	43da      	mvns	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	4013      	ands	r3, r2
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	bf14      	ite	ne
 8003604:	2301      	movne	r3, #1
 8003606:	2300      	moveq	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d016      	beq.n	800363c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e021      	b.n	8003680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	0c1b      	lsrs	r3, r3, #16
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b01      	cmp	r3, #1
 8003644:	d10c      	bne.n	8003660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	43da      	mvns	r2, r3
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	4013      	ands	r3, r2
 8003652:	b29b      	uxth	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	bf14      	ite	ne
 8003658:	2301      	movne	r3, #1
 800365a:	2300      	moveq	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e00b      	b.n	8003678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	43da      	mvns	r2, r3
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4013      	ands	r3, r2
 800366c:	b29b      	uxth	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf14      	ite	ne
 8003672:	2301      	movne	r3, #1
 8003674:	2300      	moveq	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	f47f af6d 	bne.w	8003558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003694:	e034      	b.n	8003700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f886 	bl	80037a8 <I2C_IsAcknowledgeFailed>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e034      	b.n	8003710 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ac:	d028      	beq.n	8003700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ae:	f7fe fe49 	bl	8002344 <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d302      	bcc.n	80036c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d11d      	bne.n	8003700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ce:	2b80      	cmp	r3, #128	@ 0x80
 80036d0:	d016      	beq.n	8003700 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e007      	b.n	8003710 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370a:	2b80      	cmp	r3, #128	@ 0x80
 800370c:	d1c3      	bne.n	8003696 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003724:	e034      	b.n	8003790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f83e 	bl	80037a8 <I2C_IsAcknowledgeFailed>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e034      	b.n	80037a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373c:	d028      	beq.n	8003790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800373e:	f7fe fe01 	bl	8002344 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	429a      	cmp	r2, r3
 800374c:	d302      	bcc.n	8003754 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d11d      	bne.n	8003790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	f003 0304 	and.w	r3, r3, #4
 800375e:	2b04      	cmp	r3, #4
 8003760:	d016      	beq.n	8003790 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2220      	movs	r2, #32
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	f043 0220 	orr.w	r2, r3, #32
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e007      	b.n	80037a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	2b04      	cmp	r3, #4
 800379c:	d1c3      	bne.n	8003726 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037be:	d11b      	bne.n	80037f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	f043 0204 	orr.w	r2, r3, #4
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e000      	b.n	80037fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e272      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 8087 	beq.w	8003932 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003824:	4b92      	ldr	r3, [pc, #584]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f003 030c 	and.w	r3, r3, #12
 800382c:	2b04      	cmp	r3, #4
 800382e:	d00c      	beq.n	800384a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003830:	4b8f      	ldr	r3, [pc, #572]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 030c 	and.w	r3, r3, #12
 8003838:	2b08      	cmp	r3, #8
 800383a:	d112      	bne.n	8003862 <HAL_RCC_OscConfig+0x5e>
 800383c:	4b8c      	ldr	r3, [pc, #560]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003848:	d10b      	bne.n	8003862 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384a:	4b89      	ldr	r3, [pc, #548]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d06c      	beq.n	8003930 <HAL_RCC_OscConfig+0x12c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d168      	bne.n	8003930 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e24c      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386a:	d106      	bne.n	800387a <HAL_RCC_OscConfig+0x76>
 800386c:	4b80      	ldr	r3, [pc, #512]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a7f      	ldr	r2, [pc, #508]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	e02e      	b.n	80038d8 <HAL_RCC_OscConfig+0xd4>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10c      	bne.n	800389c <HAL_RCC_OscConfig+0x98>
 8003882:	4b7b      	ldr	r3, [pc, #492]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a7a      	ldr	r2, [pc, #488]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	4b78      	ldr	r3, [pc, #480]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a77      	ldr	r2, [pc, #476]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003894:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	e01d      	b.n	80038d8 <HAL_RCC_OscConfig+0xd4>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0xbc>
 80038a6:	4b72      	ldr	r3, [pc, #456]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a71      	ldr	r2, [pc, #452]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	4b6f      	ldr	r3, [pc, #444]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a6e      	ldr	r2, [pc, #440]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0xd4>
 80038c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	4b68      	ldr	r3, [pc, #416]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a67      	ldr	r2, [pc, #412]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e0:	f7fe fd30 	bl	8002344 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e8:	f7fe fd2c 	bl	8002344 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e200      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0xe4>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fe fd1c 	bl	8002344 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fe fd18 	bl	8002344 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e1ec      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	4b53      	ldr	r3, [pc, #332]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0x10c>
 800392e:	e000      	b.n	8003932 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d063      	beq.n	8003a06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800393e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f003 030c 	and.w	r3, r3, #12
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00b      	beq.n	8003962 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800394a:	4b49      	ldr	r3, [pc, #292]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 030c 	and.w	r3, r3, #12
 8003952:	2b08      	cmp	r3, #8
 8003954:	d11c      	bne.n	8003990 <HAL_RCC_OscConfig+0x18c>
 8003956:	4b46      	ldr	r3, [pc, #280]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d116      	bne.n	8003990 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	4b43      	ldr	r3, [pc, #268]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_RCC_OscConfig+0x176>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d001      	beq.n	800397a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e1c0      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	4939      	ldr	r1, [pc, #228]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 800398a:	4313      	orrs	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	e03a      	b.n	8003a06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d020      	beq.n	80039da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003998:	4b36      	ldr	r3, [pc, #216]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 800399a:	2201      	movs	r2, #1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399e:	f7fe fcd1 	bl	8002344 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a6:	f7fe fccd 	bl	8002344 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e1a1      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	4927      	ldr	r1, [pc, #156]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	600b      	str	r3, [r1, #0]
 80039d8:	e015      	b.n	8003a06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039da:	4b26      	ldr	r3, [pc, #152]	@ (8003a74 <HAL_RCC_OscConfig+0x270>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fe fcb0 	bl	8002344 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e8:	f7fe fcac 	bl	8002344 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e180      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d03a      	beq.n	8003a88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d019      	beq.n	8003a4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1a:	4b17      	ldr	r3, [pc, #92]	@ (8003a78 <HAL_RCC_OscConfig+0x274>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a20:	f7fe fc90 	bl	8002344 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a28:	f7fe fc8c 	bl	8002344 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e160      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a70 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a46:	2001      	movs	r0, #1
 8003a48:	f000 face 	bl	8003fe8 <RCC_Delay>
 8003a4c:	e01c      	b.n	8003a88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <HAL_RCC_OscConfig+0x274>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a54:	f7fe fc76 	bl	8002344 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a5a:	e00f      	b.n	8003a7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5c:	f7fe fc72 	bl	8002344 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d908      	bls.n	8003a7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e146      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
 8003a6e:	bf00      	nop
 8003a70:	40021000 	.word	0x40021000
 8003a74:	42420000 	.word	0x42420000
 8003a78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a7c:	4b92      	ldr	r3, [pc, #584]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1e9      	bne.n	8003a5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 80a6 	beq.w	8003be2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a96:	2300      	movs	r3, #0
 8003a98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9a:	4b8b      	ldr	r3, [pc, #556]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10d      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa6:	4b88      	ldr	r3, [pc, #544]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	4a87      	ldr	r2, [pc, #540]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab0:	61d3      	str	r3, [r2, #28]
 8003ab2:	4b85      	ldr	r3, [pc, #532]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac2:	4b82      	ldr	r3, [pc, #520]	@ (8003ccc <HAL_RCC_OscConfig+0x4c8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d118      	bne.n	8003b00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ace:	4b7f      	ldr	r3, [pc, #508]	@ (8003ccc <HAL_RCC_OscConfig+0x4c8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8003ccc <HAL_RCC_OscConfig+0x4c8>)
 8003ad4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ada:	f7fe fc33 	bl	8002344 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae2:	f7fe fc2f 	bl	8002344 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b64      	cmp	r3, #100	@ 0x64
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e103      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af4:	4b75      	ldr	r3, [pc, #468]	@ (8003ccc <HAL_RCC_OscConfig+0x4c8>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0f0      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d106      	bne.n	8003b16 <HAL_RCC_OscConfig+0x312>
 8003b08:	4b6f      	ldr	r3, [pc, #444]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	4a6e      	ldr	r2, [pc, #440]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	6213      	str	r3, [r2, #32]
 8003b14:	e02d      	b.n	8003b72 <HAL_RCC_OscConfig+0x36e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCC_OscConfig+0x334>
 8003b1e:	4b6a      	ldr	r3, [pc, #424]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	4a69      	ldr	r2, [pc, #420]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	f023 0301 	bic.w	r3, r3, #1
 8003b28:	6213      	str	r3, [r2, #32]
 8003b2a:	4b67      	ldr	r3, [pc, #412]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	4a66      	ldr	r2, [pc, #408]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	6213      	str	r3, [r2, #32]
 8003b36:	e01c      	b.n	8003b72 <HAL_RCC_OscConfig+0x36e>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	2b05      	cmp	r3, #5
 8003b3e:	d10c      	bne.n	8003b5a <HAL_RCC_OscConfig+0x356>
 8003b40:	4b61      	ldr	r3, [pc, #388]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	4a60      	ldr	r2, [pc, #384]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b46:	f043 0304 	orr.w	r3, r3, #4
 8003b4a:	6213      	str	r3, [r2, #32]
 8003b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	4a5d      	ldr	r2, [pc, #372]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	6213      	str	r3, [r2, #32]
 8003b58:	e00b      	b.n	8003b72 <HAL_RCC_OscConfig+0x36e>
 8003b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	4a5a      	ldr	r2, [pc, #360]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	f023 0301 	bic.w	r3, r3, #1
 8003b64:	6213      	str	r3, [r2, #32]
 8003b66:	4b58      	ldr	r3, [pc, #352]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	4a57      	ldr	r2, [pc, #348]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	f023 0304 	bic.w	r3, r3, #4
 8003b70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d015      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7a:	f7fe fbe3 	bl	8002344 <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b80:	e00a      	b.n	8003b98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fe fbdf 	bl	8002344 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e0b1      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b98:	4b4b      	ldr	r3, [pc, #300]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0ee      	beq.n	8003b82 <HAL_RCC_OscConfig+0x37e>
 8003ba4:	e014      	b.n	8003bd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba6:	f7fe fbcd 	bl	8002344 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bac:	e00a      	b.n	8003bc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bae:	f7fe fbc9 	bl	8002344 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e09b      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bc4:	4b40      	ldr	r3, [pc, #256]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1ee      	bne.n	8003bae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bd0:	7dfb      	ldrb	r3, [r7, #23]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d105      	bne.n	8003be2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	4a3b      	ldr	r2, [pc, #236]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003be0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 8087 	beq.w	8003cfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bec:	4b36      	ldr	r3, [pc, #216]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 030c 	and.w	r3, r3, #12
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d061      	beq.n	8003cbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d146      	bne.n	8003c8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c00:	4b33      	ldr	r3, [pc, #204]	@ (8003cd0 <HAL_RCC_OscConfig+0x4cc>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7fe fb9d 	bl	8002344 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0e:	f7fe fb99 	bl	8002344 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e06d      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c20:	4b29      	ldr	r3, [pc, #164]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1f0      	bne.n	8003c0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c34:	d108      	bne.n	8003c48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c36:	4b24      	ldr	r3, [pc, #144]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	4921      	ldr	r1, [pc, #132]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c48:	4b1f      	ldr	r3, [pc, #124]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a19      	ldr	r1, [r3, #32]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	430b      	orrs	r3, r1
 8003c5a:	491b      	ldr	r1, [pc, #108]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c60:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <HAL_RCC_OscConfig+0x4cc>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c66:	f7fe fb6d 	bl	8002344 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c6e:	f7fe fb69 	bl	8002344 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e03d      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c80:	4b11      	ldr	r3, [pc, #68]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x46a>
 8003c8c:	e035      	b.n	8003cfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HAL_RCC_OscConfig+0x4cc>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fe fb56 	bl	8002344 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe fb52 	bl	8002344 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e026      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cae:	4b06      	ldr	r3, [pc, #24]	@ (8003cc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x498>
 8003cba:	e01e      	b.n	8003cfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d107      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e019      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <HAL_RCC_OscConfig+0x500>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d106      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40021000 	.word	0x40021000

08003d08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e0d0      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d910      	bls.n	8003d4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b67      	ldr	r3, [pc, #412]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f023 0207 	bic.w	r2, r3, #7
 8003d32:	4965      	ldr	r1, [pc, #404]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b63      	ldr	r3, [pc, #396]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e0b8      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d020      	beq.n	8003d9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0304 	and.w	r3, r3, #4
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d64:	4b59      	ldr	r3, [pc, #356]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a58      	ldr	r2, [pc, #352]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d005      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d7c:	4b53      	ldr	r3, [pc, #332]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	4a52      	ldr	r2, [pc, #328]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d82:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003d86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d88:	4b50      	ldr	r3, [pc, #320]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	494d      	ldr	r1, [pc, #308]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d040      	beq.n	8003e28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d107      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dae:	4b47      	ldr	r3, [pc, #284]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d115      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e07f      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d107      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc6:	4b41      	ldr	r3, [pc, #260]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e073      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e06b      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003de6:	4b39      	ldr	r3, [pc, #228]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f023 0203 	bic.w	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4936      	ldr	r1, [pc, #216]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003df8:	f7fe faa4 	bl	8002344 <HAL_GetTick>
 8003dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfe:	e00a      	b.n	8003e16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e00:	f7fe faa0 	bl	8002344 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e053      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e16:	4b2d      	ldr	r3, [pc, #180]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f003 020c 	and.w	r2, r3, #12
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d1eb      	bne.n	8003e00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d210      	bcs.n	8003e58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e36:	4b24      	ldr	r3, [pc, #144]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f023 0207 	bic.w	r2, r3, #7
 8003e3e:	4922      	ldr	r1, [pc, #136]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e46:	4b20      	ldr	r3, [pc, #128]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d001      	beq.n	8003e58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e032      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e64:	4b19      	ldr	r3, [pc, #100]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	4916      	ldr	r1, [pc, #88]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0308 	and.w	r3, r3, #8
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e82:	4b12      	ldr	r3, [pc, #72]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	00db      	lsls	r3, r3, #3
 8003e90:	490e      	ldr	r1, [pc, #56]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e96:	f000 f821 	bl	8003edc <HAL_RCC_GetSysClockFreq>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	091b      	lsrs	r3, r3, #4
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	490a      	ldr	r1, [pc, #40]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea8:	5ccb      	ldrb	r3, [r1, r3]
 8003eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8003eae:	4a09      	ldr	r2, [pc, #36]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1cc>)
 8003eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003eb2:	4b09      	ldr	r3, [pc, #36]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1d0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fe fa02 	bl	80022c0 <HAL_InitTick>

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40022000 	.word	0x40022000
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	0800b798 	.word	0x0800b798
 8003ed4:	20000000 	.word	0x20000000
 8003ed8:	20000004 	.word	0x20000004

08003edc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	2300      	movs	r3, #0
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 030c 	and.w	r3, r3, #12
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d002      	beq.n	8003f0c <HAL_RCC_GetSysClockFreq+0x30>
 8003f06:	2b08      	cmp	r3, #8
 8003f08:	d003      	beq.n	8003f12 <HAL_RCC_GetSysClockFreq+0x36>
 8003f0a:	e027      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f0c:	4b19      	ldr	r3, [pc, #100]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f0e:	613b      	str	r3, [r7, #16]
      break;
 8003f10:	e027      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	0c9b      	lsrs	r3, r3, #18
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	4a17      	ldr	r2, [pc, #92]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f1c:	5cd3      	ldrb	r3, [r2, r3]
 8003f1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d010      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f2a:	4b11      	ldr	r3, [pc, #68]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	0c5b      	lsrs	r3, r3, #17
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	4a11      	ldr	r2, [pc, #68]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f36:	5cd3      	ldrb	r3, [r2, r3]
 8003f38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f3e:	fb03 f202 	mul.w	r2, r3, r2
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f48:	617b      	str	r3, [r7, #20]
 8003f4a:	e004      	b.n	8003f56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f50:	fb02 f303 	mul.w	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	613b      	str	r3, [r7, #16]
      break;
 8003f5a:	e002      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f5c:	4b05      	ldr	r3, [pc, #20]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f5e:	613b      	str	r3, [r7, #16]
      break;
 8003f60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f62:	693b      	ldr	r3, [r7, #16]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	371c      	adds	r7, #28
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	40021000 	.word	0x40021000
 8003f74:	007a1200 	.word	0x007a1200
 8003f78:	0800b7b0 	.word	0x0800b7b0
 8003f7c:	0800b7c0 	.word	0x0800b7c0
 8003f80:	003d0900 	.word	0x003d0900

08003f84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f88:	4b02      	ldr	r3, [pc, #8]	@ (8003f94 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	20000000 	.word	0x20000000

08003f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f9c:	f7ff fff2 	bl	8003f84 <HAL_RCC_GetHCLKFreq>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	4b05      	ldr	r3, [pc, #20]	@ (8003fb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	0a1b      	lsrs	r3, r3, #8
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	4903      	ldr	r1, [pc, #12]	@ (8003fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fae:	5ccb      	ldrb	r3, [r1, r3]
 8003fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	0800b7a8 	.word	0x0800b7a8

08003fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fc4:	f7ff ffde 	bl	8003f84 <HAL_RCC_GetHCLKFreq>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	0adb      	lsrs	r3, r3, #11
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	4903      	ldr	r1, [pc, #12]	@ (8003fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fd6:	5ccb      	ldrb	r3, [r1, r3]
 8003fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	0800b7a8 	.word	0x0800b7a8

08003fe8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <RCC_Delay+0x34>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8004020 <RCC_Delay+0x38>)
 8003ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffa:	0a5b      	lsrs	r3, r3, #9
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004004:	bf00      	nop
  }
  while (Delay --);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	1e5a      	subs	r2, r3, #1
 800400a:	60fa      	str	r2, [r7, #12]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f9      	bne.n	8004004 <RCC_Delay+0x1c>
}
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	bc80      	pop	{r7}
 800401a:	4770      	bx	lr
 800401c:	20000000 	.word	0x20000000
 8004020:	10624dd3 	.word	0x10624dd3

08004024 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	613b      	str	r3, [r7, #16]
 8004030:	2300      	movs	r3, #0
 8004032:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b00      	cmp	r3, #0
 800403e:	d07d      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004040:	2300      	movs	r3, #0
 8004042:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004044:	4b4f      	ldr	r3, [pc, #316]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10d      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004050:	4b4c      	ldr	r3, [pc, #304]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	4a4b      	ldr	r2, [pc, #300]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800405a:	61d3      	str	r3, [r2, #28]
 800405c:	4b49      	ldr	r3, [pc, #292]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004068:	2301      	movs	r3, #1
 800406a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406c:	4b46      	ldr	r3, [pc, #280]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004074:	2b00      	cmp	r3, #0
 8004076:	d118      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004078:	4b43      	ldr	r3, [pc, #268]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a42      	ldr	r2, [pc, #264]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004082:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004084:	f7fe f95e 	bl	8002344 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408a:	e008      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408c:	f7fe f95a 	bl	8002344 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b64      	cmp	r3, #100	@ 0x64
 8004098:	d901      	bls.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e06d      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409e:	4b3a      	ldr	r3, [pc, #232]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f0      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040aa:	4b36      	ldr	r3, [pc, #216]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d02e      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d027      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d2:	4b2e      	ldr	r3, [pc, #184]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d8:	4b2c      	ldr	r3, [pc, #176]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040de:	4a29      	ldr	r2, [pc, #164]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d014      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fe f929 	bl	8002344 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fe f925 	bl	8002344 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e036      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ee      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	4b1a      	ldr	r3, [pc, #104]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	4917      	ldr	r1, [pc, #92]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004126:	4313      	orrs	r3, r2
 8004128:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800412a:	7dfb      	ldrb	r3, [r7, #23]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d105      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004130:	4b14      	ldr	r3, [pc, #80]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	4a13      	ldr	r2, [pc, #76]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004148:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	490b      	ldr	r1, [pc, #44]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004156:	4313      	orrs	r3, r2
 8004158:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004166:	4b07      	ldr	r3, [pc, #28]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	4904      	ldr	r1, [pc, #16]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	40007000 	.word	0x40007000
 800418c:	42420440 	.word	0x42420440

08004190 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e076      	b.n	8004290 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d108      	bne.n	80041bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041b2:	d009      	beq.n	80041c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	61da      	str	r2, [r3, #28]
 80041ba:	e005      	b.n	80041c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7fd fe56 	bl	8001e94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	431a      	orrs	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800424c:	ea42 0103 	orr.w	r1, r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004254:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	0c1a      	lsrs	r2, r3, #16
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f002 0204 	and.w	r2, r2, #4
 800426e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69da      	ldr	r2, [r3, #28]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800427e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d101      	bne.n	80042ba <HAL_SPI_Transmit+0x22>
 80042b6:	2302      	movs	r3, #2
 80042b8:	e12d      	b.n	8004516 <HAL_SPI_Transmit+0x27e>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042c2:	f7fe f83f 	bl	8002344 <HAL_GetTick>
 80042c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80042c8:	88fb      	ldrh	r3, [r7, #6]
 80042ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d002      	beq.n	80042de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80042d8:	2302      	movs	r3, #2
 80042da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042dc:	e116      	b.n	800450c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_SPI_Transmit+0x52>
 80042e4:	88fb      	ldrh	r3, [r7, #6]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d102      	bne.n	80042f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042ee:	e10d      	b.n	800450c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2203      	movs	r2, #3
 80042f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	88fa      	ldrh	r2, [r7, #6]
 8004308:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	88fa      	ldrh	r2, [r7, #6]
 800430e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004336:	d10f      	bne.n	8004358 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004346:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004356:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004362:	2b40      	cmp	r3, #64	@ 0x40
 8004364:	d007      	beq.n	8004376 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004374:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800437e:	d14f      	bne.n	8004420 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_SPI_Transmit+0xf6>
 8004388:	8afb      	ldrh	r3, [r7, #22]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d142      	bne.n	8004414 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004392:	881a      	ldrh	r2, [r3, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439e:	1c9a      	adds	r2, r3, #2
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043b2:	e02f      	b.n	8004414 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d112      	bne.n	80043e8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c6:	881a      	ldrh	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	1c9a      	adds	r2, r3, #2
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043dc:	b29b      	uxth	r3, r3
 80043de:	3b01      	subs	r3, #1
 80043e0:	b29a      	uxth	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043e6:	e015      	b.n	8004414 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043e8:	f7fd ffac 	bl	8002344 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d803      	bhi.n	8004400 <HAL_SPI_Transmit+0x168>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fe:	d102      	bne.n	8004406 <HAL_SPI_Transmit+0x16e>
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004412:	e07b      	b.n	800450c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1ca      	bne.n	80043b4 <HAL_SPI_Transmit+0x11c>
 800441e:	e050      	b.n	80044c2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_SPI_Transmit+0x196>
 8004428:	8afb      	ldrh	r3, [r7, #22]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d144      	bne.n	80044b8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	330c      	adds	r3, #12
 8004438:	7812      	ldrb	r2, [r2, #0]
 800443a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800444a:	b29b      	uxth	r3, r3
 800444c:	3b01      	subs	r3, #1
 800444e:	b29a      	uxth	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004454:	e030      	b.n	80044b8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b02      	cmp	r3, #2
 8004462:	d113      	bne.n	800448c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	330c      	adds	r3, #12
 800446e:	7812      	ldrb	r2, [r2, #0]
 8004470:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	86da      	strh	r2, [r3, #54]	@ 0x36
 800448a:	e015      	b.n	80044b8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800448c:	f7fd ff5a 	bl	8002344 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d803      	bhi.n	80044a4 <HAL_SPI_Transmit+0x20c>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a2:	d102      	bne.n	80044aa <HAL_SPI_Transmit+0x212>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d106      	bne.n	80044b8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80044b6:	e029      	b.n	800450c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1c9      	bne.n	8004456 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	6839      	ldr	r1, [r7, #0]
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 fbcc 	bl	8004c64 <SPI_EndRxTxTransaction>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2220      	movs	r2, #32
 80044d6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10a      	bne.n	80044f6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044e0:	2300      	movs	r3, #0
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	77fb      	strb	r3, [r7, #31]
 8004502:	e003      	b.n	800450c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004514:	7ffb      	ldrb	r3, [r7, #31]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3720      	adds	r7, #32
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b088      	sub	sp, #32
 8004522:	af02      	add	r7, sp, #8
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	603b      	str	r3, [r7, #0]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	d002      	beq.n	8004544 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800453e:	2302      	movs	r3, #2
 8004540:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004542:	e0fb      	b.n	800473c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800454c:	d112      	bne.n	8004574 <HAL_SPI_Receive+0x56>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10e      	bne.n	8004574 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2204      	movs	r2, #4
 800455a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800455e:	88fa      	ldrh	r2, [r7, #6]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	4613      	mov	r3, r2
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	68b9      	ldr	r1, [r7, #8]
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f8ef 	bl	800474e <HAL_SPI_TransmitReceive>
 8004570:	4603      	mov	r3, r0
 8004572:	e0e8      	b.n	8004746 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_SPI_Receive+0x64>
 800457e:	2302      	movs	r3, #2
 8004580:	e0e1      	b.n	8004746 <HAL_SPI_Receive+0x228>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800458a:	f7fd fedb 	bl	8002344 <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <HAL_SPI_Receive+0x7e>
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d102      	bne.n	80045a2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045a0:	e0cc      	b.n	800473c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2204      	movs	r2, #4
 80045a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	88fa      	ldrh	r2, [r7, #6]
 80045ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045e8:	d10f      	bne.n	800460a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004608:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004614:	2b40      	cmp	r3, #64	@ 0x40
 8004616:	d007      	beq.n	8004628 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004626:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d16a      	bne.n	8004706 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004630:	e032      	b.n	8004698 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b01      	cmp	r3, #1
 800463e:	d115      	bne.n	800466c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f103 020c 	add.w	r2, r3, #12
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	7812      	ldrb	r2, [r2, #0]
 800464e:	b2d2      	uxtb	r2, r2
 8004650:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004660:	b29b      	uxth	r3, r3
 8004662:	3b01      	subs	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800466a:	e015      	b.n	8004698 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800466c:	f7fd fe6a 	bl	8002344 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	429a      	cmp	r2, r3
 800467a:	d803      	bhi.n	8004684 <HAL_SPI_Receive+0x166>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d102      	bne.n	800468a <HAL_SPI_Receive+0x16c>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004696:	e051      	b.n	800473c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800469c:	b29b      	uxth	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1c7      	bne.n	8004632 <HAL_SPI_Receive+0x114>
 80046a2:	e035      	b.n	8004710 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d113      	bne.n	80046da <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68da      	ldr	r2, [r3, #12]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046bc:	b292      	uxth	r2, r2
 80046be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	1c9a      	adds	r2, r3, #2
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046d8:	e015      	b.n	8004706 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046da:	f7fd fe33 	bl	8002344 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d803      	bhi.n	80046f2 <HAL_SPI_Receive+0x1d4>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f0:	d102      	bne.n	80046f8 <HAL_SPI_Receive+0x1da>
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d106      	bne.n	8004706 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004704:	e01a      	b.n	800473c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800470a:	b29b      	uxth	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1c9      	bne.n	80046a4 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	6839      	ldr	r1, [r7, #0]
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fa53 	bl	8004bc0 <SPI_EndRxTransaction>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	75fb      	strb	r3, [r7, #23]
 8004732:	e003      	b.n	800473c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004744:	7dfb      	ldrb	r3, [r7, #23]
}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b08c      	sub	sp, #48	@ 0x30
 8004752:	af00      	add	r7, sp, #0
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	60b9      	str	r1, [r7, #8]
 8004758:	607a      	str	r2, [r7, #4]
 800475a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800475c:	2301      	movs	r3, #1
 800475e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_SPI_TransmitReceive+0x26>
 8004770:	2302      	movs	r3, #2
 8004772:	e198      	b.n	8004aa6 <HAL_SPI_TransmitReceive+0x358>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800477c:	f7fd fde2 	bl	8002344 <HAL_GetTick>
 8004780:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004788:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004792:	887b      	ldrh	r3, [r7, #2]
 8004794:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004796:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800479a:	2b01      	cmp	r3, #1
 800479c:	d00f      	beq.n	80047be <HAL_SPI_TransmitReceive+0x70>
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047a4:	d107      	bne.n	80047b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d103      	bne.n	80047b6 <HAL_SPI_TransmitReceive+0x68>
 80047ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d003      	beq.n	80047be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80047b6:	2302      	movs	r3, #2
 80047b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80047bc:	e16d      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d005      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x82>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x82>
 80047ca:	887b      	ldrh	r3, [r7, #2]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d103      	bne.n	80047d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80047d6:	e160      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d003      	beq.n	80047ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2205      	movs	r2, #5
 80047e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	887a      	ldrh	r2, [r7, #2]
 80047fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	887a      	ldrh	r2, [r7, #2]
 8004802:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	887a      	ldrh	r2, [r7, #2]
 800480e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	887a      	ldrh	r2, [r7, #2]
 8004814:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b40      	cmp	r3, #64	@ 0x40
 800482e:	d007      	beq.n	8004840 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800483e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004848:	d17c      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_SPI_TransmitReceive+0x10a>
 8004852:	8b7b      	ldrh	r3, [r7, #26]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d16a      	bne.n	800492e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485c:	881a      	ldrh	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004868:	1c9a      	adds	r2, r3, #2
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800487c:	e057      	b.n	800492e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b02      	cmp	r3, #2
 800488a:	d11b      	bne.n	80048c4 <HAL_SPI_TransmitReceive+0x176>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d016      	beq.n	80048c4 <HAL_SPI_TransmitReceive+0x176>
 8004896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004898:	2b01      	cmp	r3, #1
 800489a:	d113      	bne.n	80048c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	881a      	ldrh	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ac:	1c9a      	adds	r2, r3, #2
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d119      	bne.n	8004906 <HAL_SPI_TransmitReceive+0x1b8>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d014      	beq.n	8004906 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68da      	ldr	r2, [r3, #12]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e6:	b292      	uxth	r2, r2
 80048e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ee:	1c9a      	adds	r2, r3, #2
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	3b01      	subs	r3, #1
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004902:	2301      	movs	r3, #1
 8004904:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004906:	f7fd fd1d 	bl	8002344 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004912:	429a      	cmp	r2, r3
 8004914:	d80b      	bhi.n	800492e <HAL_SPI_TransmitReceive+0x1e0>
 8004916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491c:	d007      	beq.n	800492e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800492c:	e0b5      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1a2      	bne.n	800487e <HAL_SPI_TransmitReceive+0x130>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d19d      	bne.n	800487e <HAL_SPI_TransmitReceive+0x130>
 8004942:	e080      	b.n	8004a46 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d002      	beq.n	8004952 <HAL_SPI_TransmitReceive+0x204>
 800494c:	8b7b      	ldrh	r3, [r7, #26]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d16f      	bne.n	8004a32 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	330c      	adds	r3, #12
 800495c:	7812      	ldrb	r2, [r2, #0]
 800495e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004978:	e05b      	b.n	8004a32 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b02      	cmp	r3, #2
 8004986:	d11c      	bne.n	80049c2 <HAL_SPI_TransmitReceive+0x274>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800498c:	b29b      	uxth	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d017      	beq.n	80049c2 <HAL_SPI_TransmitReceive+0x274>
 8004992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004994:	2b01      	cmp	r3, #1
 8004996:	d114      	bne.n	80049c2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	7812      	ldrb	r2, [r2, #0]
 80049a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d119      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x2b6>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d014      	beq.n	8004a04 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	b2d2      	uxtb	r2, r2
 80049e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a00:	2301      	movs	r3, #1
 8004a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a04:	f7fd fc9e 	bl	8002344 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d803      	bhi.n	8004a1c <HAL_SPI_TransmitReceive+0x2ce>
 8004a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d102      	bne.n	8004a22 <HAL_SPI_TransmitReceive+0x2d4>
 8004a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d107      	bne.n	8004a32 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004a30:	e033      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d19e      	bne.n	800497a <HAL_SPI_TransmitReceive+0x22c>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d199      	bne.n	800497a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 f90a 	bl	8004c64 <SPI_EndRxTxTransaction>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d006      	beq.n	8004a64 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004a62:	e01a      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10a      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a90:	e003      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004aa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3730      	adds	r7, #48	@ 0x30
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
	...

08004ab0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b088      	sub	sp, #32
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	4613      	mov	r3, r2
 8004abe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ac0:	f7fd fc40 	bl	8002344 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	4413      	add	r3, r2
 8004ace:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ad0:	f7fd fc38 	bl	8002344 <HAL_GetTick>
 8004ad4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ad6:	4b39      	ldr	r3, [pc, #228]	@ (8004bbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	015b      	lsls	r3, r3, #5
 8004adc:	0d1b      	lsrs	r3, r3, #20
 8004ade:	69fa      	ldr	r2, [r7, #28]
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ae6:	e054      	b.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aee:	d050      	beq.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004af0:	f7fd fc28 	bl	8002344 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d902      	bls.n	8004b06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d13d      	bne.n	8004b82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b1e:	d111      	bne.n	8004b44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b28:	d004      	beq.n	8004b34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b32:	d107      	bne.n	8004b44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b4c:	d10f      	bne.n	8004b6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e017      	b.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	bf0c      	ite	eq
 8004ba2:	2301      	moveq	r3, #1
 8004ba4:	2300      	movne	r3, #0
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	461a      	mov	r2, r3
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d19b      	bne.n	8004ae8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3720      	adds	r7, #32
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000000 	.word	0x20000000

08004bc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd4:	d111      	bne.n	8004bfa <SPI_EndRxTransaction+0x3a>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bde:	d004      	beq.n	8004bea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be8:	d107      	bne.n	8004bfa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bf8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c02:	d117      	bne.n	8004c34 <SPI_EndRxTransaction+0x74>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0c:	d112      	bne.n	8004c34 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2200      	movs	r2, #0
 8004c16:	2101      	movs	r1, #1
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f7ff ff49 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01a      	beq.n	8004c5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c28:	f043 0220 	orr.w	r2, r3, #32
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e013      	b.n	8004c5c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2180      	movs	r1, #128	@ 0x80
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f7ff ff36 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4e:	f043 0220 	orr.w	r2, r3, #32
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e000      	b.n	8004c5c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af02      	add	r7, sp, #8
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	2200      	movs	r2, #0
 8004c78:	2180      	movs	r1, #128	@ 0x80
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f7ff ff18 	bl	8004ab0 <SPI_WaitFlagStateUntilTimeout>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8a:	f043 0220 	orr.w	r2, r3, #32
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e000      	b.n	8004c98 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e041      	b.n	8004d36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fd f92e 	bl	8001f28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	3304      	adds	r3, #4
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f000 fa20 	bl	8005124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b082      	sub	sp, #8
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d122      	bne.n	8004d9a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d11b      	bne.n	8004d9a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f06f 0202 	mvn.w	r2, #2
 8004d6a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f9b4 	bl	80050ee <HAL_TIM_IC_CaptureCallback>
 8004d86:	e005      	b.n	8004d94 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f9a7 	bl	80050dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f9b6 	bl	8005100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	f003 0304 	and.w	r3, r3, #4
 8004da4:	2b04      	cmp	r3, #4
 8004da6:	d122      	bne.n	8004dee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	f003 0304 	and.w	r3, r3, #4
 8004db2:	2b04      	cmp	r3, #4
 8004db4:	d11b      	bne.n	8004dee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f06f 0204 	mvn.w	r2, #4
 8004dbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f98a 	bl	80050ee <HAL_TIM_IC_CaptureCallback>
 8004dda:	e005      	b.n	8004de8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f97d 	bl	80050dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f98c 	bl	8005100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	f003 0308 	and.w	r3, r3, #8
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d122      	bne.n	8004e42 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f003 0308 	and.w	r3, r3, #8
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	d11b      	bne.n	8004e42 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f06f 0208 	mvn.w	r2, #8
 8004e12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2204      	movs	r2, #4
 8004e18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f003 0303 	and.w	r3, r3, #3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f960 	bl	80050ee <HAL_TIM_IC_CaptureCallback>
 8004e2e:	e005      	b.n	8004e3c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f953 	bl	80050dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f962 	bl	8005100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b10      	cmp	r3, #16
 8004e4e:	d122      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f003 0310 	and.w	r3, r3, #16
 8004e5a:	2b10      	cmp	r3, #16
 8004e5c:	d11b      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f06f 0210 	mvn.w	r2, #16
 8004e66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2208      	movs	r2, #8
 8004e6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d003      	beq.n	8004e84 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f936 	bl	80050ee <HAL_TIM_IC_CaptureCallback>
 8004e82:	e005      	b.n	8004e90 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f929 	bl	80050dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f938 	bl	8005100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d10e      	bne.n	8004ec2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d107      	bne.n	8004ec2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f06f 0201 	mvn.w	r2, #1
 8004eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f7fc ff1b 	bl	8001cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ecc:	2b80      	cmp	r3, #128	@ 0x80
 8004ece:	d10e      	bne.n	8004eee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eda:	2b80      	cmp	r3, #128	@ 0x80
 8004edc:	d107      	bne.n	8004eee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 fa7a 	bl	80053e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef8:	2b40      	cmp	r3, #64	@ 0x40
 8004efa:	d10e      	bne.n	8004f1a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f06:	2b40      	cmp	r3, #64	@ 0x40
 8004f08:	d107      	bne.n	8004f1a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f8fc 	bl	8005112 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	f003 0320 	and.w	r3, r3, #32
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d10e      	bne.n	8004f46 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	f003 0320 	and.w	r3, r3, #32
 8004f32:	2b20      	cmp	r3, #32
 8004f34:	d107      	bne.n	8004f46 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f06f 0220 	mvn.w	r2, #32
 8004f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fa45 	bl	80053d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f46:	bf00      	nop
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	b084      	sub	sp, #16
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
 8004f56:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d101      	bne.n	8004f6a <HAL_TIM_ConfigClockSource+0x1c>
 8004f66:	2302      	movs	r3, #2
 8004f68:	e0b4      	b.n	80050d4 <HAL_TIM_ConfigClockSource+0x186>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2202      	movs	r2, #2
 8004f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f88:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f90:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fa2:	d03e      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0xd4>
 8004fa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fa8:	f200 8087 	bhi.w	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb0:	f000 8086 	beq.w	80050c0 <HAL_TIM_ConfigClockSource+0x172>
 8004fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb8:	d87f      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fba:	2b70      	cmp	r3, #112	@ 0x70
 8004fbc:	d01a      	beq.n	8004ff4 <HAL_TIM_ConfigClockSource+0xa6>
 8004fbe:	2b70      	cmp	r3, #112	@ 0x70
 8004fc0:	d87b      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fc2:	2b60      	cmp	r3, #96	@ 0x60
 8004fc4:	d050      	beq.n	8005068 <HAL_TIM_ConfigClockSource+0x11a>
 8004fc6:	2b60      	cmp	r3, #96	@ 0x60
 8004fc8:	d877      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fca:	2b50      	cmp	r3, #80	@ 0x50
 8004fcc:	d03c      	beq.n	8005048 <HAL_TIM_ConfigClockSource+0xfa>
 8004fce:	2b50      	cmp	r3, #80	@ 0x50
 8004fd0:	d873      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fd2:	2b40      	cmp	r3, #64	@ 0x40
 8004fd4:	d058      	beq.n	8005088 <HAL_TIM_ConfigClockSource+0x13a>
 8004fd6:	2b40      	cmp	r3, #64	@ 0x40
 8004fd8:	d86f      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fda:	2b30      	cmp	r3, #48	@ 0x30
 8004fdc:	d064      	beq.n	80050a8 <HAL_TIM_ConfigClockSource+0x15a>
 8004fde:	2b30      	cmp	r3, #48	@ 0x30
 8004fe0:	d86b      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fe2:	2b20      	cmp	r3, #32
 8004fe4:	d060      	beq.n	80050a8 <HAL_TIM_ConfigClockSource+0x15a>
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d867      	bhi.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d05c      	beq.n	80050a8 <HAL_TIM_ConfigClockSource+0x15a>
 8004fee:	2b10      	cmp	r3, #16
 8004ff0:	d05a      	beq.n	80050a8 <HAL_TIM_ConfigClockSource+0x15a>
 8004ff2:	e062      	b.n	80050ba <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005004:	f000 f967 	bl	80052d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005016:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	609a      	str	r2, [r3, #8]
      break;
 8005020:	e04f      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005032:	f000 f950 	bl	80052d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005044:	609a      	str	r2, [r3, #8]
      break;
 8005046:	e03c      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005054:	461a      	mov	r2, r3
 8005056:	f000 f8c7 	bl	80051e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2150      	movs	r1, #80	@ 0x50
 8005060:	4618      	mov	r0, r3
 8005062:	f000 f91e 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005066:	e02c      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005074:	461a      	mov	r2, r3
 8005076:	f000 f8e5 	bl	8005244 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2160      	movs	r1, #96	@ 0x60
 8005080:	4618      	mov	r0, r3
 8005082:	f000 f90e 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005086:	e01c      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005094:	461a      	mov	r2, r3
 8005096:	f000 f8a7 	bl	80051e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2140      	movs	r1, #64	@ 0x40
 80050a0:	4618      	mov	r0, r3
 80050a2:	f000 f8fe 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 80050a6:	e00c      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f000 f8f5 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 80050b8:	e003      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	73fb      	strb	r3, [r7, #15]
      break;
 80050be:	e000      	b.n	80050c2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc80      	pop	{r7}
 80050ec:	4770      	bx	lr

080050ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050f6:	bf00      	nop
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bc80      	pop	{r7}
 80050fe:	4770      	bx	lr

08005100 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	bc80      	pop	{r7}
 8005110:	4770      	bx	lr

08005112 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a29      	ldr	r2, [pc, #164]	@ (80051dc <TIM_Base_SetConfig+0xb8>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d00b      	beq.n	8005154 <TIM_Base_SetConfig+0x30>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005142:	d007      	beq.n	8005154 <TIM_Base_SetConfig+0x30>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a26      	ldr	r2, [pc, #152]	@ (80051e0 <TIM_Base_SetConfig+0xbc>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d003      	beq.n	8005154 <TIM_Base_SetConfig+0x30>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a25      	ldr	r2, [pc, #148]	@ (80051e4 <TIM_Base_SetConfig+0xc0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d108      	bne.n	8005166 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a1c      	ldr	r2, [pc, #112]	@ (80051dc <TIM_Base_SetConfig+0xb8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d00b      	beq.n	8005186 <TIM_Base_SetConfig+0x62>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005174:	d007      	beq.n	8005186 <TIM_Base_SetConfig+0x62>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a19      	ldr	r2, [pc, #100]	@ (80051e0 <TIM_Base_SetConfig+0xbc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d003      	beq.n	8005186 <TIM_Base_SetConfig+0x62>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a18      	ldr	r2, [pc, #96]	@ (80051e4 <TIM_Base_SetConfig+0xc0>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d108      	bne.n	8005198 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800518c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	4313      	orrs	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a07      	ldr	r2, [pc, #28]	@ (80051dc <TIM_Base_SetConfig+0xb8>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d103      	bne.n	80051cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	615a      	str	r2, [r3, #20]
}
 80051d2:	bf00      	nop
 80051d4:	3714      	adds	r7, #20
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr
 80051dc:	40012c00 	.word	0x40012c00
 80051e0:	40000400 	.word	0x40000400
 80051e4:	40000800 	.word	0x40000800

080051e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	f023 0201 	bic.w	r2, r3, #1
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	4313      	orrs	r3, r2
 800521c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f023 030a 	bic.w	r3, r3, #10
 8005224:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr

08005244 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	f023 0210 	bic.w	r2, r3, #16
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800526e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	031b      	lsls	r3, r3, #12
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005280:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4313      	orrs	r3, r2
 800528a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	621a      	str	r2, [r3, #32]
}
 8005298:	bf00      	nop
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr

080052a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b085      	sub	sp, #20
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	f043 0307 	orr.w	r3, r3, #7
 80052c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	609a      	str	r2, [r3, #8]
}
 80052cc:	bf00      	nop
 80052ce:	3714      	adds	r7, #20
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr

080052d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b087      	sub	sp, #28
 80052da:	af00      	add	r7, sp, #0
 80052dc:	60f8      	str	r0, [r7, #12]
 80052de:	60b9      	str	r1, [r7, #8]
 80052e0:	607a      	str	r2, [r7, #4]
 80052e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	021a      	lsls	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	431a      	orrs	r2, r3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4313      	orrs	r3, r2
 8005302:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	609a      	str	r2, [r3, #8]
}
 800530a:	bf00      	nop
 800530c:	371c      	adds	r7, #28
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr

08005314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005328:	2302      	movs	r3, #2
 800532a:	e046      	b.n	80053ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005352:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	4313      	orrs	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a16      	ldr	r2, [pc, #88]	@ (80053c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00e      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005378:	d009      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a12      	ldr	r2, [pc, #72]	@ (80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d004      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a10      	ldr	r2, [pc, #64]	@ (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d10c      	bne.n	80053a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005394:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	4313      	orrs	r3, r2
 800539e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	40012c00 	.word	0x40012c00
 80053c8:	40000400 	.word	0x40000400
 80053cc:	40000800 	.word	0x40000800

080053d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr

080053e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr

080053f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e042      	b.n	800548c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d106      	bne.n	8005420 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fc fdaa 	bl	8001f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2224      	movs	r2, #36	@ 0x24
 8005424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005436:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 fdfb 	bl	8006034 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800544c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695a      	ldr	r2, [r3, #20]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800545c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800546c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08a      	sub	sp, #40	@ 0x28
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	4613      	mov	r3, r2
 80054a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b20      	cmp	r3, #32
 80054b2:	d16d      	bne.n	8005590 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <HAL_UART_Transmit+0x2c>
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e066      	b.n	8005592 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2221      	movs	r2, #33	@ 0x21
 80054ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054d2:	f7fc ff37 	bl	8002344 <HAL_GetTick>
 80054d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	88fa      	ldrh	r2, [r7, #6]
 80054dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	88fa      	ldrh	r2, [r7, #6]
 80054e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ec:	d108      	bne.n	8005500 <HAL_UART_Transmit+0x6c>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d104      	bne.n	8005500 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054f6:	2300      	movs	r3, #0
 80054f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	61bb      	str	r3, [r7, #24]
 80054fe:	e003      	b.n	8005508 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005504:	2300      	movs	r3, #0
 8005506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005508:	e02a      	b.n	8005560 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2200      	movs	r2, #0
 8005512:	2180      	movs	r1, #128	@ 0x80
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 fb4a 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e036      	b.n	8005592 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10b      	bne.n	8005542 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	461a      	mov	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005538:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	3302      	adds	r3, #2
 800553e:	61bb      	str	r3, [r7, #24]
 8005540:	e007      	b.n	8005552 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	781a      	ldrb	r2, [r3, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	3301      	adds	r3, #1
 8005550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005556:	b29b      	uxth	r3, r3
 8005558:	3b01      	subs	r3, #1
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005564:	b29b      	uxth	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1cf      	bne.n	800550a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2200      	movs	r2, #0
 8005572:	2140      	movs	r1, #64	@ 0x40
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 fb1a 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e006      	b.n	8005592 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	e000      	b.n	8005592 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
  }
}
 8005592:	4618      	mov	r0, r3
 8005594:	3720      	adds	r7, #32
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b08c      	sub	sp, #48	@ 0x30
 800559e:	af00      	add	r7, sp, #0
 80055a0:	60f8      	str	r0, [r7, #12]
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	4613      	mov	r3, r2
 80055a6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b20      	cmp	r3, #32
 80055b2:	d14a      	bne.n	800564a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e043      	b.n	800564c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2201      	movs	r2, #1
 80055c8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80055d0:	88fb      	ldrh	r3, [r7, #6]
 80055d2:	461a      	mov	r2, r3
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fb57 	bl	8005c8a <UART_Start_Receive_IT>
 80055dc:	4603      	mov	r3, r0
 80055de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80055e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d12c      	bne.n	8005644 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d125      	bne.n	800563e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055f2:	2300      	movs	r3, #0
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	613b      	str	r3, [r7, #16]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	330c      	adds	r3, #12
 800560e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	e853 3f00 	ldrex	r3, [r3]
 8005616:	617b      	str	r3, [r7, #20]
   return(result);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f043 0310 	orr.w	r3, r3, #16
 800561e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	330c      	adds	r3, #12
 8005626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005628:	627a      	str	r2, [r7, #36]	@ 0x24
 800562a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562c:	6a39      	ldr	r1, [r7, #32]
 800562e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005630:	e841 2300 	strex	r3, r2, [r1]
 8005634:	61fb      	str	r3, [r7, #28]
   return(result);
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1e5      	bne.n	8005608 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800563c:	e002      	b.n	8005644 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005644:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005648:	e000      	b.n	800564c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800564a:	2302      	movs	r3, #2
  }
}
 800564c:	4618      	mov	r0, r3
 800564e:	3730      	adds	r7, #48	@ 0x30
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b0ba      	sub	sp, #232	@ 0xe8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800567a:	2300      	movs	r3, #0
 800567c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005680:	2300      	movs	r3, #0
 8005682:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10f      	bne.n	80056ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800569a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800569e:	f003 0320 	and.w	r3, r3, #32
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d009      	beq.n	80056ba <HAL_UART_IRQHandler+0x66>
 80056a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056aa:	f003 0320 	and.w	r3, r3, #32
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fbff 	bl	8005eb6 <UART_Receive_IT>
      return;
 80056b8:	e25b      	b.n	8005b72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80056ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 80de 	beq.w	8005880 <HAL_UART_IRQHandler+0x22c>
 80056c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d106      	bne.n	80056de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 80d1 	beq.w	8005880 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80056de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00b      	beq.n	8005702 <HAL_UART_IRQHandler+0xae>
 80056ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d005      	beq.n	8005702 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056fa:	f043 0201 	orr.w	r2, r3, #1
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00b      	beq.n	8005726 <HAL_UART_IRQHandler+0xd2>
 800570e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d005      	beq.n	8005726 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800571e:	f043 0202 	orr.w	r2, r3, #2
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00b      	beq.n	800574a <HAL_UART_IRQHandler+0xf6>
 8005732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	f043 0204 	orr.w	r2, r3, #4
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800574a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b00      	cmp	r3, #0
 8005754:	d011      	beq.n	800577a <HAL_UART_IRQHandler+0x126>
 8005756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800575a:	f003 0320 	and.w	r3, r3, #32
 800575e:	2b00      	cmp	r3, #0
 8005760:	d105      	bne.n	800576e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	2b00      	cmp	r3, #0
 800576c:	d005      	beq.n	800577a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005772:	f043 0208 	orr.w	r2, r3, #8
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 81f2 	beq.w	8005b68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005788:	f003 0320 	and.w	r3, r3, #32
 800578c:	2b00      	cmp	r3, #0
 800578e:	d008      	beq.n	80057a2 <HAL_UART_IRQHandler+0x14e>
 8005790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005794:	f003 0320 	and.w	r3, r3, #32
 8005798:	2b00      	cmp	r3, #0
 800579a:	d002      	beq.n	80057a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 fb8a 	bl	8005eb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	bf14      	ite	ne
 80057b0:	2301      	movne	r3, #1
 80057b2:	2300      	moveq	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d103      	bne.n	80057ce <HAL_UART_IRQHandler+0x17a>
 80057c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d04f      	beq.n	800586e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 fa94 	bl	8005cfc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d041      	beq.n	8005866 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3314      	adds	r3, #20
 80057e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80057f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3314      	adds	r3, #20
 800580a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800580e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005812:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800581a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800581e:	e841 2300 	strex	r3, r2, [r1]
 8005822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1d9      	bne.n	80057e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005832:	2b00      	cmp	r3, #0
 8005834:	d013      	beq.n	800585e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800583a:	4a7e      	ldr	r2, [pc, #504]	@ (8005a34 <HAL_UART_IRQHandler+0x3e0>)
 800583c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005842:	4618      	mov	r0, r3
 8005844:	f7fd f906 	bl	8002a54 <HAL_DMA_Abort_IT>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005858:	4610      	mov	r0, r2
 800585a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800585c:	e00e      	b.n	800587c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f99c 	bl	8005b9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005864:	e00a      	b.n	800587c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f998 	bl	8005b9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800586c:	e006      	b.n	800587c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f994 	bl	8005b9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800587a:	e175      	b.n	8005b68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800587c:	bf00      	nop
    return;
 800587e:	e173      	b.n	8005b68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005884:	2b01      	cmp	r3, #1
 8005886:	f040 814f 	bne.w	8005b28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800588a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800588e:	f003 0310 	and.w	r3, r3, #16
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 8148 	beq.w	8005b28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800589c:	f003 0310 	and.w	r3, r3, #16
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8141 	beq.w	8005b28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058a6:	2300      	movs	r3, #0
 80058a8:	60bb      	str	r3, [r7, #8]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	60bb      	str	r3, [r7, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 80b6 	beq.w	8005a38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80058d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8145 	beq.w	8005b6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058ea:	429a      	cmp	r2, r3
 80058ec:	f080 813e 	bcs.w	8005b6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	2b20      	cmp	r3, #32
 8005900:	f000 8088 	beq.w	8005a14 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	330c      	adds	r3, #12
 800590a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005912:	e853 3f00 	ldrex	r3, [r3]
 8005916:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800591a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800591e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005922:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	330c      	adds	r3, #12
 800592c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005930:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005934:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800593c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005948:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1d9      	bne.n	8005904 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	3314      	adds	r3, #20
 8005956:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005958:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800595a:	e853 3f00 	ldrex	r3, [r3]
 800595e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005960:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005962:	f023 0301 	bic.w	r3, r3, #1
 8005966:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3314      	adds	r3, #20
 8005970:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005974:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005978:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800597c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005986:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e1      	bne.n	8005950 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	3314      	adds	r3, #20
 8005992:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005994:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005996:	e853 3f00 	ldrex	r3, [r3]
 800599a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800599c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800599e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3314      	adds	r3, #20
 80059ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80059b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80059be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e3      	bne.n	800598c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	330c      	adds	r3, #12
 80059d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059dc:	e853 3f00 	ldrex	r3, [r3]
 80059e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059e4:	f023 0310 	bic.w	r3, r3, #16
 80059e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	330c      	adds	r3, #12
 80059f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80059f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80059f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059fe:	e841 2300 	strex	r3, r2, [r1]
 8005a02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e3      	bne.n	80059d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fc ffe5 	bl	80029de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	4619      	mov	r1, r3
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7fc f954 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a30:	e09c      	b.n	8005b6c <HAL_UART_IRQHandler+0x518>
 8005a32:	bf00      	nop
 8005a34:	08005dc1 	.word	0x08005dc1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 808e 	beq.w	8005b70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 8089 	beq.w	8005b70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	330c      	adds	r3, #12
 8005a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	330c      	adds	r3, #12
 8005a7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a82:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e3      	bne.n	8005a5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3314      	adds	r3, #20
 8005a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	623b      	str	r3, [r7, #32]
   return(result);
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3314      	adds	r3, #20
 8005ab6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005aba:	633a      	str	r2, [r7, #48]	@ 0x30
 8005abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e3      	bne.n	8005a96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	e853 3f00 	ldrex	r3, [r3]
 8005aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f023 0310 	bic.w	r3, r3, #16
 8005af2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	330c      	adds	r3, #12
 8005afc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005b00:	61fa      	str	r2, [r7, #28]
 8005b02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	69b9      	ldr	r1, [r7, #24]
 8005b06:	69fa      	ldr	r2, [r7, #28]
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e3      	bne.n	8005adc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2202      	movs	r2, #2
 8005b18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b1e:	4619      	mov	r1, r3
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7fc f8d9 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b26:	e023      	b.n	8005b70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d009      	beq.n	8005b48 <HAL_UART_IRQHandler+0x4f4>
 8005b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f951 	bl	8005de8 <UART_Transmit_IT>
    return;
 8005b46:	e014      	b.n	8005b72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00e      	beq.n	8005b72 <HAL_UART_IRQHandler+0x51e>
 8005b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d008      	beq.n	8005b72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 f990 	bl	8005e86 <UART_EndTransmit_IT>
    return;
 8005b66:	e004      	b.n	8005b72 <HAL_UART_IRQHandler+0x51e>
    return;
 8005b68:	bf00      	nop
 8005b6a:	e002      	b.n	8005b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005b6c:	bf00      	nop
 8005b6e:	e000      	b.n	8005b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005b70:	bf00      	nop
  }
}
 8005b72:	37e8      	adds	r7, #232	@ 0xe8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bc80      	pop	{r7}
 8005b88:	4770      	bx	lr

08005b8a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b083      	sub	sp, #12
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b92:	bf00      	nop
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bc80      	pop	{r7}
 8005b9a:	4770      	bx	lr

08005b9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bc80      	pop	{r7}
 8005bac:	4770      	bx	lr

08005bae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b090      	sub	sp, #64	@ 0x40
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	603b      	str	r3, [r7, #0]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bbe:	e050      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc6:	d04c      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d007      	beq.n	8005bde <UART_WaitOnFlagUntilTimeout+0x30>
 8005bce:	f7fc fbb9 	bl	8002344 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d241      	bcs.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	330c      	adds	r3, #12
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	e853 3f00 	ldrex	r3, [r3]
 8005bec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005bfe:	637a      	str	r2, [r7, #52]	@ 0x34
 8005c00:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c06:	e841 2300 	strex	r3, r2, [r1]
 8005c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1e5      	bne.n	8005bde <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3314      	adds	r3, #20
 8005c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	613b      	str	r3, [r7, #16]
   return(result);
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f023 0301 	bic.w	r3, r3, #1
 8005c28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3314      	adds	r3, #20
 8005c30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c32:	623a      	str	r2, [r7, #32]
 8005c34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	69f9      	ldr	r1, [r7, #28]
 8005c38:	6a3a      	ldr	r2, [r7, #32]
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e5      	bne.n	8005c12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e00f      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	bf0c      	ite	eq
 8005c72:	2301      	moveq	r3, #1
 8005c74:	2300      	movne	r3, #0
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	461a      	mov	r2, r3
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d09f      	beq.n	8005bc0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3740      	adds	r7, #64	@ 0x40
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b085      	sub	sp, #20
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	60f8      	str	r0, [r7, #12]
 8005c92:	60b9      	str	r1, [r7, #8]
 8005c94:	4613      	mov	r3, r2
 8005c96:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	88fa      	ldrh	r2, [r7, #6]
 8005ca2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	88fa      	ldrh	r2, [r7, #6]
 8005ca8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2222      	movs	r2, #34	@ 0x22
 8005cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d007      	beq.n	8005cd0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	695a      	ldr	r2, [r3, #20]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0201 	orr.w	r2, r2, #1
 8005cde:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0220 	orr.w	r2, r2, #32
 8005cee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bc80      	pop	{r7}
 8005cfa:	4770      	bx	lr

08005cfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b095      	sub	sp, #84	@ 0x54
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	330c      	adds	r3, #12
 8005d0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0e:	e853 3f00 	ldrex	r3, [r3]
 8005d12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	330c      	adds	r3, #12
 8005d22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d24:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d2c:	e841 2300 	strex	r3, r2, [r1]
 8005d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1e5      	bne.n	8005d04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	3314      	adds	r3, #20
 8005d3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d40:	6a3b      	ldr	r3, [r7, #32]
 8005d42:	e853 3f00 	ldrex	r3, [r3]
 8005d46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	f023 0301 	bic.w	r3, r3, #1
 8005d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3314      	adds	r3, #20
 8005d56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d60:	e841 2300 	strex	r3, r2, [r1]
 8005d64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1e5      	bne.n	8005d38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d119      	bne.n	8005da8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	330c      	adds	r3, #12
 8005d7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	e853 3f00 	ldrex	r3, [r3]
 8005d82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f023 0310 	bic.w	r3, r3, #16
 8005d8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	330c      	adds	r3, #12
 8005d92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d94:	61ba      	str	r2, [r7, #24]
 8005d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d98:	6979      	ldr	r1, [r7, #20]
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	e841 2300 	strex	r3, r2, [r1]
 8005da0:	613b      	str	r3, [r7, #16]
   return(result);
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1e5      	bne.n	8005d74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005db6:	bf00      	nop
 8005db8:	3754      	adds	r7, #84	@ 0x54
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bc80      	pop	{r7}
 8005dbe:	4770      	bx	lr

08005dc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f7ff fede 	bl	8005b9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005de0:	bf00      	nop
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b21      	cmp	r3, #33	@ 0x21
 8005dfa:	d13e      	bne.n	8005e7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e04:	d114      	bne.n	8005e30 <UART_Transmit_IT+0x48>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d110      	bne.n	8005e30 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	881b      	ldrh	r3, [r3, #0]
 8005e18:	461a      	mov	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	1c9a      	adds	r2, r3, #2
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	621a      	str	r2, [r3, #32]
 8005e2e:	e008      	b.n	8005e42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	1c59      	adds	r1, r3, #1
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	6211      	str	r1, [r2, #32]
 8005e3a:	781a      	ldrb	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	4619      	mov	r1, r3
 8005e50:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10f      	bne.n	8005e76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68da      	ldr	r2, [r3, #12]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68da      	ldr	r2, [r3, #12]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e76:	2300      	movs	r3, #0
 8005e78:	e000      	b.n	8005e7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e7a:	2302      	movs	r3, #2
  }
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr

08005e86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b082      	sub	sp, #8
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7ff fe66 	bl	8005b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b08c      	sub	sp, #48	@ 0x30
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b22      	cmp	r3, #34	@ 0x22
 8005ec8:	f040 80ae 	bne.w	8006028 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed4:	d117      	bne.n	8005f06 <UART_Receive_IT+0x50>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d113      	bne.n	8005f06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efe:	1c9a      	adds	r2, r3, #2
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f04:	e026      	b.n	8005f54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f18:	d007      	beq.n	8005f2a <UART_Receive_IT+0x74>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10a      	bne.n	8005f38 <UART_Receive_IT+0x82>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d106      	bne.n	8005f38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f34:	701a      	strb	r2, [r3, #0]
 8005f36:	e008      	b.n	8005f4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	4619      	mov	r1, r3
 8005f62:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d15d      	bne.n	8006024 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f022 0220 	bic.w	r2, r2, #32
 8005f76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68da      	ldr	r2, [r3, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	695a      	ldr	r2, [r3, #20]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0201 	bic.w	r2, r2, #1
 8005f96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d135      	bne.n	800601a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	330c      	adds	r3, #12
 8005fba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	e853 3f00 	ldrex	r3, [r3]
 8005fc2:	613b      	str	r3, [r7, #16]
   return(result);
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f023 0310 	bic.w	r3, r3, #16
 8005fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	330c      	adds	r3, #12
 8005fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd4:	623a      	str	r2, [r7, #32]
 8005fd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	69f9      	ldr	r1, [r7, #28]
 8005fda:	6a3a      	ldr	r2, [r7, #32]
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e5      	bne.n	8005fb4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0310 	and.w	r3, r3, #16
 8005ff2:	2b10      	cmp	r3, #16
 8005ff4:	d10a      	bne.n	800600c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60fb      	str	r3, [r7, #12]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	60fb      	str	r3, [r7, #12]
 800600a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006010:	4619      	mov	r1, r3
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fb fe60 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
 8006018:	e002      	b.n	8006020 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7ff fdb5 	bl	8005b8a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	e002      	b.n	800602a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	e000      	b.n	800602a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006028:	2302      	movs	r3, #2
  }
}
 800602a:	4618      	mov	r0, r3
 800602c:	3730      	adds	r7, #48	@ 0x30
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800606e:	f023 030c 	bic.w	r3, r3, #12
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	6812      	ldr	r2, [r2, #0]
 8006076:	68b9      	ldr	r1, [r7, #8]
 8006078:	430b      	orrs	r3, r1
 800607a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	430a      	orrs	r2, r1
 8006090:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a2c      	ldr	r2, [pc, #176]	@ (8006148 <UART_SetConfig+0x114>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d103      	bne.n	80060a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800609c:	f7fd ff90 	bl	8003fc0 <HAL_RCC_GetPCLK2Freq>
 80060a0:	60f8      	str	r0, [r7, #12]
 80060a2:	e002      	b.n	80060aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80060a4:	f7fd ff78 	bl	8003f98 <HAL_RCC_GetPCLK1Freq>
 80060a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	4613      	mov	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	4413      	add	r3, r2
 80060b2:	009a      	lsls	r2, r3, #2
 80060b4:	441a      	add	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c0:	4a22      	ldr	r2, [pc, #136]	@ (800614c <UART_SetConfig+0x118>)
 80060c2:	fba2 2303 	umull	r2, r3, r2, r3
 80060c6:	095b      	lsrs	r3, r3, #5
 80060c8:	0119      	lsls	r1, r3, #4
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4613      	mov	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	009a      	lsls	r2, r3, #2
 80060d4:	441a      	add	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80060e0:	4b1a      	ldr	r3, [pc, #104]	@ (800614c <UART_SetConfig+0x118>)
 80060e2:	fba3 0302 	umull	r0, r3, r3, r2
 80060e6:	095b      	lsrs	r3, r3, #5
 80060e8:	2064      	movs	r0, #100	@ 0x64
 80060ea:	fb00 f303 	mul.w	r3, r0, r3
 80060ee:	1ad3      	subs	r3, r2, r3
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	3332      	adds	r3, #50	@ 0x32
 80060f4:	4a15      	ldr	r2, [pc, #84]	@ (800614c <UART_SetConfig+0x118>)
 80060f6:	fba2 2303 	umull	r2, r3, r2, r3
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006100:	4419      	add	r1, r3
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	009a      	lsls	r2, r3, #2
 800610c:	441a      	add	r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	fbb2 f2f3 	udiv	r2, r2, r3
 8006118:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <UART_SetConfig+0x118>)
 800611a:	fba3 0302 	umull	r0, r3, r3, r2
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	2064      	movs	r0, #100	@ 0x64
 8006122:	fb00 f303 	mul.w	r3, r0, r3
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	011b      	lsls	r3, r3, #4
 800612a:	3332      	adds	r3, #50	@ 0x32
 800612c:	4a07      	ldr	r2, [pc, #28]	@ (800614c <UART_SetConfig+0x118>)
 800612e:	fba2 2303 	umull	r2, r3, r2, r3
 8006132:	095b      	lsrs	r3, r3, #5
 8006134:	f003 020f 	and.w	r2, r3, #15
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	440a      	add	r2, r1
 800613e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006140:	bf00      	nop
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	40013800 	.word	0x40013800
 800614c:	51eb851f 	.word	0x51eb851f

08006150 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_struct* AWG, HFDAC_struct* HFDAC)
{
 8006150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006154:	b088      	sub	sp, #32
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 800615c:	2100      	movs	r1, #0
 800615e:	2002      	movs	r0, #2
 8006160:	f000 fcf0 	bl	8006b44 <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)round(DACmaxFreq/AWG->Freq), 1, (MaxDepth-1));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800616a:	a1ad      	add	r1, pc, #692	@ (adr r1, 8006420 <AWG_Load_Waveform+0x2d0>)
 800616c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006170:	f7fa fadc 	bl	800072c <__aeabi_ddiv>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4610      	mov	r0, r2
 800617a:	4619      	mov	r1, r3
 800617c:	f004 fcd2 	bl	800ab24 <round>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4610      	mov	r0, r2
 8006186:	4619      	mov	r1, r3
 8006188:	f7fa fc56 	bl	8000a38 <__aeabi_d2iz>
 800618c:	4603      	mov	r3, r0
 800618e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006192:	2101      	movs	r1, #1
 8006194:	4618      	mov	r0, r3
 8006196:	f001 fd36 	bl	8007c06 <trimInt>
 800619a:	4603      	mov	r3, r0
 800619c:	837b      	strh	r3, [r7, #26]


	uint16_t DepthPos = trimInt((int)round(depth*AWG->DutyCycle/100), 1, (MaxDepth-1));
 800619e:	8b7b      	ldrh	r3, [r7, #26]
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7fa fd9b 	bl	8000cdc <__aeabi_i2f>
 80061a6:	4602      	mov	r2, r0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	4619      	mov	r1, r3
 80061ae:	4610      	mov	r0, r2
 80061b0:	f7fa fde8 	bl	8000d84 <__aeabi_fmul>
 80061b4:	4603      	mov	r3, r0
 80061b6:	499e      	ldr	r1, [pc, #632]	@ (8006430 <AWG_Load_Waveform+0x2e0>)
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7fa fe97 	bl	8000eec <__aeabi_fdiv>
 80061be:	4603      	mov	r3, r0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7fa f931 	bl	8000428 <__aeabi_f2d>
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	4610      	mov	r0, r2
 80061cc:	4619      	mov	r1, r3
 80061ce:	f004 fca9 	bl	800ab24 <round>
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	4610      	mov	r0, r2
 80061d8:	4619      	mov	r1, r3
 80061da:	f7fa fc2d 	bl	8000a38 <__aeabi_d2iz>
 80061de:	4603      	mov	r3, r0
 80061e0:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80061e4:	2101      	movs	r1, #1
 80061e6:	4618      	mov	r0, r3
 80061e8:	f001 fd0d 	bl	8007c06 <trimInt>
 80061ec:	4603      	mov	r3, r0
 80061ee:	833b      	strh	r3, [r7, #24]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 80061f0:	8b7a      	ldrh	r2, [r7, #26]
 80061f2:	8b3b      	ldrh	r3, [r7, #24]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80061fa:	2101      	movs	r1, #1
 80061fc:	4618      	mov	r0, r3
 80061fe:	f001 fd02 	bl	8007c06 <trimInt>
 8006202:	4603      	mov	r3, r0
 8006204:	82fb      	strh	r3, [r7, #22]

	// setting sample count
	byte[0] = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 800620a:	8b7b      	ldrh	r3, [r7, #26]
 800620c:	0a1b      	lsrs	r3, r3, #8
 800620e:	b29b      	uxth	r3, r3
 8006210:	b2db      	uxtb	r3, r3
 8006212:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(depth&0x00ff);
 8006214:	8b7b      	ldrh	r3, [r7, #26]
 8006216:	b2db      	uxtb	r3, r3
 8006218:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 800621a:	2306      	movs	r3, #6
 800621c:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800621e:	f107 0108 	add.w	r1, r7, #8
 8006222:	2364      	movs	r3, #100	@ 0x64
 8006224:	2204      	movs	r2, #4
 8006226:	4883      	ldr	r0, [pc, #524]	@ (8006434 <AWG_Load_Waveform+0x2e4>)
 8006228:	f7fe f836 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800622c:	2200      	movs	r2, #0
 800622e:	2110      	movs	r1, #16
 8006230:	4881      	ldr	r0, [pc, #516]	@ (8006438 <AWG_Load_Waveform+0x2e8>)
 8006232:	f7fc fe22 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006236:	2201      	movs	r2, #1
 8006238:	2110      	movs	r1, #16
 800623a:	487f      	ldr	r0, [pc, #508]	@ (8006438 <AWG_Load_Waveform+0x2e8>)
 800623c:	f7fc fe1d 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006240:	2200      	movs	r2, #0
 8006242:	2110      	movs	r1, #16
 8006244:	487c      	ldr	r0, [pc, #496]	@ (8006438 <AWG_Load_Waveform+0x2e8>)
 8006246:	f7fc fe18 	bl	8002e7a <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)round(MCLKfreq/(depth*AWG->Freq));
 800624a:	8b7b      	ldrh	r3, [r7, #26]
 800624c:	4618      	mov	r0, r3
 800624e:	f7fa f8d9 	bl	8000404 <__aeabi_i2d>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006258:	f7fa f93e 	bl	80004d8 <__aeabi_dmul>
 800625c:	4602      	mov	r2, r0
 800625e:	460b      	mov	r3, r1
 8006260:	a171      	add	r1, pc, #452	@ (adr r1, 8006428 <AWG_Load_Waveform+0x2d8>)
 8006262:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006266:	f7fa fa61 	bl	800072c <__aeabi_ddiv>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4610      	mov	r0, r2
 8006270:	4619      	mov	r1, r3
 8006272:	f004 fc57 	bl	800ab24 <round>
 8006276:	4602      	mov	r2, r0
 8006278:	460b      	mov	r3, r1
 800627a:	4610      	mov	r0, r2
 800627c:	4619      	mov	r1, r3
 800627e:	f7fa fc03 	bl	8000a88 <__aeabi_d2uiz>
 8006282:	4603      	mov	r3, r0
 8006284:	613b      	str	r3, [r7, #16]

	data = D;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	83fb      	strh	r3, [r7, #30]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 800628a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800628e:	141b      	asrs	r3, r3, #16
 8006290:	b2db      	uxtb	r3, r3
 8006292:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 8006294:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006298:	121b      	asrs	r3, r3, #8
 800629a:	b21b      	sxth	r3, r3
 800629c:	b2db      	uxtb	r3, r3
 800629e:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(data&0x00ff);
 80062a0:	8bfb      	ldrh	r3, [r7, #30]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)AWG_D;
 80062a6:	2302      	movs	r3, #2
 80062a8:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80062aa:	f107 0108 	add.w	r1, r7, #8
 80062ae:	2364      	movs	r3, #100	@ 0x64
 80062b0:	2204      	movs	r2, #4
 80062b2:	4860      	ldr	r0, [pc, #384]	@ (8006434 <AWG_Load_Waveform+0x2e4>)
 80062b4:	f7fd fff0 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80062b8:	2201      	movs	r2, #1
 80062ba:	2110      	movs	r1, #16
 80062bc:	485e      	ldr	r0, [pc, #376]	@ (8006438 <AWG_Load_Waveform+0x2e8>)
 80062be:	f7fc fddc 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80062c2:	2200      	movs	r2, #0
 80062c4:	2110      	movs	r1, #16
 80062c6:	485c      	ldr	r0, [pc, #368]	@ (8006438 <AWG_Load_Waveform+0x2e8>)
 80062c8:	f7fc fdd7 	bl	8002e7a <HAL_GPIO_WritePin>

	// loading waveform

	float relativeDACcode = AWG->Uamp * HFDAC->relativeDACcodeCoef;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	4619      	mov	r1, r3
 80062d6:	4610      	mov	r0, r2
 80062d8:	f7fa fd54 	bl	8000d84 <__aeabi_fmul>
 80062dc:	4603      	mov	r3, r0
 80062de:	60fb      	str	r3, [r7, #12]

	for(int16_t addr = 0; addr < depth; addr++)
 80062e0:	2300      	movs	r3, #0
 80062e2:	83bb      	strh	r3, [r7, #28]
 80062e4:	e172      	b.n	80065cc <AWG_Load_Waveform+0x47c>
	{

		switch(AWG->waveform)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	2b03      	cmp	r3, #3
 80062ec:	f200 8139 	bhi.w	8006562 <AWG_Load_Waveform+0x412>
 80062f0:	a201      	add	r2, pc, #4	@ (adr r2, 80062f8 <AWG_Load_Waveform+0x1a8>)
 80062f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f6:	bf00      	nop
 80062f8:	08006309 	.word	0x08006309
 80062fc:	0800639f 	.word	0x0800639f
 8006300:	080064cb 	.word	0x080064cb
 8006304:	0800655d 	.word	0x0800655d
		{
			case Square: data = (int16_t)round((addr>=(depth*AWG->DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8006308:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800630c:	4618      	mov	r0, r3
 800630e:	f7fa fce5 	bl	8000cdc <__aeabi_i2f>
 8006312:	4604      	mov	r4, r0
 8006314:	8b7b      	ldrh	r3, [r7, #26]
 8006316:	4618      	mov	r0, r3
 8006318:	f7fa fce0 	bl	8000cdc <__aeabi_i2f>
 800631c:	4602      	mov	r2, r0
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f7fa fd2d 	bl	8000d84 <__aeabi_fmul>
 800632a:	4603      	mov	r3, r0
 800632c:	4940      	ldr	r1, [pc, #256]	@ (8006430 <AWG_Load_Waveform+0x2e0>)
 800632e:	4618      	mov	r0, r3
 8006330:	f7fa fddc 	bl	8000eec <__aeabi_fdiv>
 8006334:	4603      	mov	r3, r0
 8006336:	4619      	mov	r1, r3
 8006338:	4620      	mov	r0, r4
 800633a:	f7fa fed5 	bl	80010e8 <__aeabi_fcmpge>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d002      	beq.n	800634a <AWG_Load_Waveform+0x1fa>
 8006344:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006348:	e001      	b.n	800634e <AWG_Load_Waveform+0x1fe>
 800634a:	f04f 0300 	mov.w	r3, #0
 800634e:	68f9      	ldr	r1, [r7, #12]
 8006350:	4618      	mov	r0, r3
 8006352:	f7fa fd17 	bl	8000d84 <__aeabi_fmul>
 8006356:	4603      	mov	r3, r0
 8006358:	4618      	mov	r0, r3
 800635a:	f7fa f865 	bl	8000428 <__aeabi_f2d>
 800635e:	4604      	mov	r4, r0
 8006360:	460d      	mov	r5, r1
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f7fa f860 	bl	8000428 <__aeabi_f2d>
 8006368:	f04f 0200 	mov.w	r2, #0
 800636c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006370:	f7fa f9dc 	bl	800072c <__aeabi_ddiv>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4620      	mov	r0, r4
 800637a:	4629      	mov	r1, r5
 800637c:	f7f9 fef4 	bl	8000168 <__aeabi_dsub>
 8006380:	4602      	mov	r2, r0
 8006382:	460b      	mov	r3, r1
 8006384:	4610      	mov	r0, r2
 8006386:	4619      	mov	r1, r3
 8006388:	f004 fbcc 	bl	800ab24 <round>
 800638c:	4602      	mov	r2, r0
 800638e:	460b      	mov	r3, r1
 8006390:	4610      	mov	r0, r2
 8006392:	4619      	mov	r1, r3
 8006394:	f7fa fb50 	bl	8000a38 <__aeabi_d2iz>
 8006398:	4603      	mov	r3, r0
 800639a:	83fb      	strh	r3, [r7, #30]
 800639c:	e0e1      	b.n	8006562 <AWG_Load_Waveform+0x412>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)round(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 800639e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80063a2:	8b3b      	ldrh	r3, [r7, #24]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	dc49      	bgt.n	800643c <AWG_Load_Waveform+0x2ec>
 80063a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7fa fc95 	bl	8000cdc <__aeabi_i2f>
 80063b2:	4603      	mov	r3, r0
 80063b4:	68f9      	ldr	r1, [r7, #12]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fa fce4 	bl	8000d84 <__aeabi_fmul>
 80063bc:	4603      	mov	r3, r0
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fa f832 	bl	8000428 <__aeabi_f2d>
 80063c4:	4604      	mov	r4, r0
 80063c6:	460d      	mov	r5, r1
 80063c8:	8b3b      	ldrh	r3, [r7, #24]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fa f81a 	bl	8000404 <__aeabi_i2d>
 80063d0:	4602      	mov	r2, r0
 80063d2:	460b      	mov	r3, r1
 80063d4:	4620      	mov	r0, r4
 80063d6:	4629      	mov	r1, r5
 80063d8:	f7fa f9a8 	bl	800072c <__aeabi_ddiv>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4614      	mov	r4, r2
 80063e2:	461d      	mov	r5, r3
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f7fa f81f 	bl	8000428 <__aeabi_f2d>
 80063ea:	f04f 0200 	mov.w	r2, #0
 80063ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80063f2:	f7fa f99b 	bl	800072c <__aeabi_ddiv>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4620      	mov	r0, r4
 80063fc:	4629      	mov	r1, r5
 80063fe:	f7f9 feb3 	bl	8000168 <__aeabi_dsub>
 8006402:	4602      	mov	r2, r0
 8006404:	460b      	mov	r3, r1
 8006406:	4610      	mov	r0, r2
 8006408:	4619      	mov	r1, r3
 800640a:	f004 fb8b 	bl	800ab24 <round>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4610      	mov	r0, r2
 8006414:	4619      	mov	r1, r3
 8006416:	f7fa fb0f 	bl	8000a38 <__aeabi_d2iz>
 800641a:	4603      	mov	r3, r0
 800641c:	83fb      	strh	r3, [r7, #30]
							else data = (int16_t)round(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 800641e:	e0a0      	b.n	8006562 <AWG_Load_Waveform+0x412>
 8006420:	00000000 	.word	0x00000000
 8006424:	417312d0 	.word	0x417312d0
 8006428:	00000000 	.word	0x00000000
 800642c:	41b0b076 	.word	0x41b0b076
 8006430:	42c80000 	.word	0x42c80000
 8006434:	20000290 	.word	0x20000290
 8006438:	40010800 	.word	0x40010800
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f7f9 fff3 	bl	8000428 <__aeabi_f2d>
 8006442:	4604      	mov	r4, r0
 8006444:	460d      	mov	r5, r1
 8006446:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800644a:	8b3b      	ldrh	r3, [r7, #24]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	4618      	mov	r0, r3
 8006450:	f7f9 ffd8 	bl	8000404 <__aeabi_i2d>
 8006454:	4680      	mov	r8, r0
 8006456:	4689      	mov	r9, r1
 8006458:	8afb      	ldrh	r3, [r7, #22]
 800645a:	4618      	mov	r0, r3
 800645c:	f7f9 ffd2 	bl	8000404 <__aeabi_i2d>
 8006460:	4602      	mov	r2, r0
 8006462:	460b      	mov	r3, r1
 8006464:	4640      	mov	r0, r8
 8006466:	4649      	mov	r1, r9
 8006468:	f7fa f960 	bl	800072c <__aeabi_ddiv>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	f04f 0000 	mov.w	r0, #0
 8006474:	4960      	ldr	r1, [pc, #384]	@ (80065f8 <AWG_Load_Waveform+0x4a8>)
 8006476:	f7f9 fe77 	bl	8000168 <__aeabi_dsub>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4620      	mov	r0, r4
 8006480:	4629      	mov	r1, r5
 8006482:	f7fa f829 	bl	80004d8 <__aeabi_dmul>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4614      	mov	r4, r2
 800648c:	461d      	mov	r5, r3
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f7f9 ffca 	bl	8000428 <__aeabi_f2d>
 8006494:	f04f 0200 	mov.w	r2, #0
 8006498:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800649c:	f7fa f946 	bl	800072c <__aeabi_ddiv>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4620      	mov	r0, r4
 80064a6:	4629      	mov	r1, r5
 80064a8:	f7f9 fe5e 	bl	8000168 <__aeabi_dsub>
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	4610      	mov	r0, r2
 80064b2:	4619      	mov	r1, r3
 80064b4:	f004 fb36 	bl	800ab24 <round>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4610      	mov	r0, r2
 80064be:	4619      	mov	r1, r3
 80064c0:	f7fa faba 	bl	8000a38 <__aeabi_d2iz>
 80064c4:	4603      	mov	r3, r0
 80064c6:	83fb      	strh	r3, [r7, #30]
 80064c8:	e04b      	b.n	8006562 <AWG_Load_Waveform+0x412>

			case Sine: data = (int16_t)round(relativeDACcode*(AWG->Uavg+sinf((addr*3.14159*2)/(1.0*depth)))); break;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685c      	ldr	r4, [r3, #4]
 80064ce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7f9 ff96 	bl	8000404 <__aeabi_i2d>
 80064d8:	a345      	add	r3, pc, #276	@ (adr r3, 80065f0 <AWG_Load_Waveform+0x4a0>)
 80064da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064de:	f7f9 fffb 	bl	80004d8 <__aeabi_dmul>
 80064e2:	4602      	mov	r2, r0
 80064e4:	460b      	mov	r3, r1
 80064e6:	4610      	mov	r0, r2
 80064e8:	4619      	mov	r1, r3
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	f7f9 fe3d 	bl	800016c <__adddf3>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	4690      	mov	r8, r2
 80064f8:	4699      	mov	r9, r3
 80064fa:	8b7b      	ldrh	r3, [r7, #26]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7f9 ff81 	bl	8000404 <__aeabi_i2d>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4640      	mov	r0, r8
 8006508:	4649      	mov	r1, r9
 800650a:	f7fa f90f 	bl	800072c <__aeabi_ddiv>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4610      	mov	r0, r2
 8006514:	4619      	mov	r1, r3
 8006516:	f7fa fad7 	bl	8000ac8 <__aeabi_d2f>
 800651a:	4603      	mov	r3, r0
 800651c:	4618      	mov	r0, r3
 800651e:	f004 fac7 	bl	800aab0 <sinf>
 8006522:	4603      	mov	r3, r0
 8006524:	4619      	mov	r1, r3
 8006526:	4620      	mov	r0, r4
 8006528:	f7fa fb24 	bl	8000b74 <__addsf3>
 800652c:	4603      	mov	r3, r0
 800652e:	68f9      	ldr	r1, [r7, #12]
 8006530:	4618      	mov	r0, r3
 8006532:	f7fa fc27 	bl	8000d84 <__aeabi_fmul>
 8006536:	4603      	mov	r3, r0
 8006538:	4618      	mov	r0, r3
 800653a:	f7f9 ff75 	bl	8000428 <__aeabi_f2d>
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4610      	mov	r0, r2
 8006544:	4619      	mov	r1, r3
 8006546:	f004 faed 	bl	800ab24 <round>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4610      	mov	r0, r2
 8006550:	4619      	mov	r1, r3
 8006552:	f7fa fa71 	bl	8000a38 <__aeabi_d2iz>
 8006556:	4603      	mov	r3, r0
 8006558:	83fb      	strh	r3, [r7, #30]
 800655a:	e002      	b.n	8006562 <AWG_Load_Waveform+0x412>

			case Func: data = 0; break;
 800655c:	2300      	movs	r3, #0
 800655e:	83fb      	strh	r3, [r7, #30]
 8006560:	bf00      	nop
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 8006562:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006566:	111b      	asrs	r3, r3, #4
 8006568:	b21b      	sxth	r3, r3
 800656a:	b2db      	uxtb	r3, r3
 800656c:	723b      	strb	r3, [r7, #8]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 800656e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006572:	121b      	asrs	r3, r3, #8
 8006574:	b21b      	sxth	r3, r3
 8006576:	b25b      	sxtb	r3, r3
 8006578:	f003 030f 	and.w	r3, r3, #15
 800657c:	b25a      	sxtb	r2, r3
 800657e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006582:	011b      	lsls	r3, r3, #4
 8006584:	b25b      	sxtb	r3, r3
 8006586:	f023 030f 	bic.w	r3, r3, #15
 800658a:	b25b      	sxtb	r3, r3
 800658c:	4313      	orrs	r3, r2
 800658e:	b25b      	sxtb	r3, r3
 8006590:	b2db      	uxtb	r3, r3
 8006592:	727b      	strb	r3, [r7, #9]
		byte[2] = (int8_t)(data&0x00ff);
 8006594:	8bfb      	ldrh	r3, [r7, #30]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	72bb      	strb	r3, [r7, #10]
		byte[3] = (int8_t)AWG_DATA;
 800659a:	2305      	movs	r3, #5
 800659c:	72fb      	strb	r3, [r7, #11]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800659e:	f107 0108 	add.w	r1, r7, #8
 80065a2:	2364      	movs	r3, #100	@ 0x64
 80065a4:	2204      	movs	r2, #4
 80065a6:	4815      	ldr	r0, [pc, #84]	@ (80065fc <AWG_Load_Waveform+0x4ac>)
 80065a8:	f7fd fe76 	bl	8004298 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80065ac:	2201      	movs	r2, #1
 80065ae:	2110      	movs	r1, #16
 80065b0:	4813      	ldr	r0, [pc, #76]	@ (8006600 <AWG_Load_Waveform+0x4b0>)
 80065b2:	f7fc fc62 	bl	8002e7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80065b6:	2200      	movs	r2, #0
 80065b8:	2110      	movs	r1, #16
 80065ba:	4811      	ldr	r0, [pc, #68]	@ (8006600 <AWG_Load_Waveform+0x4b0>)
 80065bc:	f7fc fc5d 	bl	8002e7a <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 80065c0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	3301      	adds	r3, #1
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	83bb      	strh	r3, [r7, #28]
 80065cc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80065d0:	8b7b      	ldrh	r3, [r7, #26]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	f6ff ae87 	blt.w	80062e6 <AWG_Load_Waveform+0x196>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 80065d8:	2101      	movs	r1, #1
 80065da:	2002      	movs	r0, #2
 80065dc:	f000 fab2 	bl	8006b44 <LOLA_enable_features>
}
 80065e0:	bf00      	nop
 80065e2:	3720      	adds	r7, #32
 80065e4:	46bd      	mov	sp, r7
 80065e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80065ea:	bf00      	nop
 80065ec:	f3af 8000 	nop.w
 80065f0:	f01b866e 	.word	0xf01b866e
 80065f4:	400921f9 	.word	0x400921f9
 80065f8:	3ff00000 	.word	0x3ff00000
 80065fc:	20000290 	.word	0x20000290
 8006600:	40010800 	.word	0x40010800

08006604 <DVM_GET_DATA_RAW>:
#include "board.h"
#include "trim.h"


int16_t DVM_GET_DATA_RAW()
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
	int16_t RawValue = 0; // voltage or current
 800660a:	2300      	movs	r3, #0
 800660c:	80fb      	strh	r3, [r7, #6]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 800660e:	2300      	movs	r3, #0
 8006610:	703b      	strb	r3, [r7, #0]
	byte[1] = (int8_t)0;
 8006612:	2300      	movs	r3, #0
 8006614:	707b      	strb	r3, [r7, #1]
	byte[2] = (int8_t)0;
 8006616:	2300      	movs	r3, #0
 8006618:	70bb      	strb	r3, [r7, #2]
	byte[3] = (int8_t)DVM_DATA;
 800661a:	2314      	movs	r3, #20
 800661c:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800661e:	4639      	mov	r1, r7
 8006620:	2364      	movs	r3, #100	@ 0x64
 8006622:	2204      	movs	r2, #4
 8006624:	4817      	ldr	r0, [pc, #92]	@ (8006684 <DVM_GET_DATA_RAW+0x80>)
 8006626:	f7fd fe37 	bl	8004298 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800662a:	2200      	movs	r2, #0
 800662c:	2110      	movs	r1, #16
 800662e:	4816      	ldr	r0, [pc, #88]	@ (8006688 <DVM_GET_DATA_RAW+0x84>)
 8006630:	f7fc fc23 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006634:	2201      	movs	r2, #1
 8006636:	2110      	movs	r1, #16
 8006638:	4813      	ldr	r0, [pc, #76]	@ (8006688 <DVM_GET_DATA_RAW+0x84>)
 800663a:	f7fc fc1e 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800663e:	2200      	movs	r2, #0
 8006640:	2110      	movs	r1, #16
 8006642:	4811      	ldr	r0, [pc, #68]	@ (8006688 <DVM_GET_DATA_RAW+0x84>)
 8006644:	f7fc fc19 	bl	8002e7a <HAL_GPIO_WritePin>

	if (HAL_SPI_Receive(&hspi1, byte, 4, HAL_MAX_DELAY) == HAL_OK) RawValue = to_signed_12bit((int16_t)((byte[2] << 8) | byte[3]));
 8006648:	4639      	mov	r1, r7
 800664a:	f04f 33ff 	mov.w	r3, #4294967295
 800664e:	2204      	movs	r2, #4
 8006650:	480c      	ldr	r0, [pc, #48]	@ (8006684 <DVM_GET_DATA_RAW+0x80>)
 8006652:	f7fd ff64 	bl	800451e <HAL_SPI_Receive>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10c      	bne.n	8006676 <DVM_GET_DATA_RAW+0x72>
 800665c:	78bb      	ldrb	r3, [r7, #2]
 800665e:	021b      	lsls	r3, r3, #8
 8006660:	b21a      	sxth	r2, r3
 8006662:	78fb      	ldrb	r3, [r7, #3]
 8006664:	b21b      	sxth	r3, r3
 8006666:	4313      	orrs	r3, r2
 8006668:	b21b      	sxth	r3, r3
 800666a:	b29b      	uxth	r3, r3
 800666c:	4618      	mov	r0, r3
 800666e:	f001 faaf 	bl	8007bd0 <to_signed_12bit>
 8006672:	4603      	mov	r3, r0
 8006674:	80fb      	strh	r3, [r7, #6]

	return RawValue;
 8006676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000290 	.word	0x20000290
 8006688:	40010800 	.word	0x40010800

0800668c <DVM_GET_FILTERED_DATA_RAW>:

int16_t DVM_GET_FILTERED_DATA_RAW(uint16_t NoSamples)
{
 800668c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006690:	b086      	sub	sp, #24
 8006692:	af00      	add	r7, sp, #0
 8006694:	4603      	mov	r3, r0
 8006696:	80fb      	strh	r3, [r7, #6]
	int64_t out = 0;
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	f04f 0300 	mov.w	r3, #0
 80066a0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	for(int i = 0; i < NoSamples; i++)
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	e011      	b.n	80066ce <DVM_GET_FILTERED_DATA_RAW+0x42>
	{
		out += DVM_GET_DATA_RAW();
 80066aa:	f7ff ffab 	bl	8006604 <DVM_GET_DATA_RAW>
 80066ae:	4603      	mov	r3, r0
 80066b0:	b21b      	sxth	r3, r3
 80066b2:	17da      	asrs	r2, r3, #31
 80066b4:	461c      	mov	r4, r3
 80066b6:	4615      	mov	r5, r2
 80066b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80066bc:	eb12 0804 	adds.w	r8, r2, r4
 80066c0:	eb43 0905 	adc.w	r9, r3, r5
 80066c4:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for(int i = 0; i < NoSamples; i++)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	3301      	adds	r3, #1
 80066cc:	60fb      	str	r3, [r7, #12]
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	dbe9      	blt.n	80066aa <DVM_GET_FILTERED_DATA_RAW+0x1e>
	}
	out /= NoSamples;
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	2200      	movs	r2, #0
 80066da:	469a      	mov	sl, r3
 80066dc:	4693      	mov	fp, r2
 80066de:	4652      	mov	r2, sl
 80066e0:	465b      	mov	r3, fp
 80066e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80066e6:	f7fa fd39 	bl	800115c <__aeabi_ldivmod>
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	e9c7 2304 	strd	r2, r3, [r7, #16]

	return (int16_t)out;
 80066f2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3718      	adds	r7, #24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006700 <HFADC_CONVERT_RAW2VALUE>:
#include "HFADC.h"
#include "ProgRef.h"
#include "TCA9555.h"

float HFADC_CONVERT_RAW2VALUE(HFADC_struct* HFADC, uint16_t RAW)
{
 8006700:	b5b0      	push	{r4, r5, r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	807b      	strh	r3, [r7, #2]
	float VALUE = HFADCfrontendGain * HFADC->ADCref * (RAW/(maxValOf11Bit*1.0));
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4618      	mov	r0, r3
 8006712:	f7f9 fe89 	bl	8000428 <__aeabi_f2d>
 8006716:	a330      	add	r3, pc, #192	@ (adr r3, 80067d8 <HFADC_CONVERT_RAW2VALUE+0xd8>)
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 fedc 	bl	80004d8 <__aeabi_dmul>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4614      	mov	r4, r2
 8006726:	461d      	mov	r5, r3
 8006728:	887b      	ldrh	r3, [r7, #2]
 800672a:	4618      	mov	r0, r3
 800672c:	f7f9 fe6a 	bl	8000404 <__aeabi_i2d>
 8006730:	f04f 0200 	mov.w	r2, #0
 8006734:	4b2a      	ldr	r3, [pc, #168]	@ (80067e0 <HFADC_CONVERT_RAW2VALUE+0xe0>)
 8006736:	f7f9 fff9 	bl	800072c <__aeabi_ddiv>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	4620      	mov	r0, r4
 8006740:	4629      	mov	r1, r5
 8006742:	f7f9 fec9 	bl	80004d8 <__aeabi_dmul>
 8006746:	4602      	mov	r2, r0
 8006748:	460b      	mov	r3, r1
 800674a:	4610      	mov	r0, r2
 800674c:	4619      	mov	r1, r3
 800674e:	f7fa f9bb 	bl	8000ac8 <__aeabi_d2f>
 8006752:	4603      	mov	r3, r0
 8006754:	60fb      	str	r3, [r7, #12]

	switch(HFADC->source)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	2b02      	cmp	r3, #2
 800675c:	d035      	beq.n	80067ca <HFADC_CONVERT_RAW2VALUE+0xca>
 800675e:	2b02      	cmp	r3, #2
 8006760:	dc2f      	bgt.n	80067c2 <HFADC_CONVERT_RAW2VALUE+0xc2>
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <HFADC_CONVERT_RAW2VALUE+0x6c>
 8006766:	2b01      	cmp	r3, #1
 8006768:	d024      	beq.n	80067b4 <HFADC_CONVERT_RAW2VALUE+0xb4>
 800676a:	e02a      	b.n	80067c2 <HFADC_CONVERT_RAW2VALUE+0xc2>
	{
		case OUT: if(HFADC->mode == Voltage_input) VALUE = VALUE*HFADCoutVoltageGain - HFADC->OUT_MEASURING_OFFSET;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	785b      	ldrb	r3, [r3, #1]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d10f      	bne.n	8006794 <HFADC_CONVERT_RAW2VALUE+0x94>
 8006774:	f04f 0100 	mov.w	r1, #0
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f7fa fb03 	bl	8000d84 <__aeabi_fmul>
 800677e:	4603      	mov	r3, r0
 8006780:	461a      	mov	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	4619      	mov	r1, r3
 8006788:	4610      	mov	r0, r2
 800678a:	f7fa f9f1 	bl	8000b70 <__aeabi_fsub>
 800678e:	4603      	mov	r3, r0
 8006790:	60fb      	str	r3, [r7, #12]
				  else 						 	   VALUE = VALUE*HFADCoutCurrentGain - HFADC->OUT_MEASURING_OFFSET;
		break;
 8006792:	e01b      	b.n	80067cc <HFADC_CONVERT_RAW2VALUE+0xcc>
				  else 						 	   VALUE = VALUE*HFADCoutCurrentGain - HFADC->OUT_MEASURING_OFFSET;
 8006794:	f04f 0100 	mov.w	r1, #0
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f7fa faf3 	bl	8000d84 <__aeabi_fmul>
 800679e:	4603      	mov	r3, r0
 80067a0:	461a      	mov	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	4619      	mov	r1, r3
 80067a8:	4610      	mov	r0, r2
 80067aa:	f7fa f9e1 	bl	8000b70 <__aeabi_fsub>
 80067ae:	4603      	mov	r3, r0
 80067b0:	60fb      	str	r3, [r7, #12]
		break;
 80067b2:	e00b      	b.n	80067cc <HFADC_CONVERT_RAW2VALUE+0xcc>

		case IN: VALUE *= HFADCinGain; break;
 80067b4:	490b      	ldr	r1, [pc, #44]	@ (80067e4 <HFADC_CONVERT_RAW2VALUE+0xe4>)
 80067b6:	68f8      	ldr	r0, [r7, #12]
 80067b8:	f7fa fae4 	bl	8000d84 <__aeabi_fmul>
 80067bc:	4603      	mov	r3, r0
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	e004      	b.n	80067cc <HFADC_CONVERT_RAW2VALUE+0xcc>

		case UIO: VALUE *= HFADCuioGain; break;

		default: VALUE = 0; break;
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	60fb      	str	r3, [r7, #12]
 80067c8:	e000      	b.n	80067cc <HFADC_CONVERT_RAW2VALUE+0xcc>
		case UIO: VALUE *= HFADCuioGain; break;
 80067ca:	bf00      	nop
	}

	return VALUE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bdb0      	pop	{r4, r5, r7, pc}
 80067d6:	bf00      	nop
 80067d8:	cccccccd 	.word	0xcccccccd
 80067dc:	4008cccc 	.word	0x4008cccc
 80067e0:	40a00000 	.word	0x40a00000
 80067e4:	423c0000 	.word	0x423c0000

080067e8 <HFADC_CONVERT_VALUE2RAW>:

uint16_t HFADC_CONVERT_VALUE2RAW(HFADC_struct* HFADC, float VALUE)
{
 80067e8:	b5b0      	push	{r4, r5, r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
	switch(HFADC->source)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d025      	beq.n	8006846 <HFADC_CONVERT_VALUE2RAW+0x5e>
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	dc1f      	bgt.n	800683e <HFADC_CONVERT_VALUE2RAW+0x56>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HFADC_CONVERT_VALUE2RAW+0x20>
 8006802:	2b01      	cmp	r3, #1
 8006804:	d014      	beq.n	8006830 <HFADC_CONVERT_VALUE2RAW+0x48>
 8006806:	e01a      	b.n	800683e <HFADC_CONVERT_VALUE2RAW+0x56>
	{
		case OUT: if(HFADC->mode == Voltage_input) VALUE /= HFADCoutVoltageGain;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	785b      	ldrb	r3, [r3, #1]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d107      	bne.n	8006820 <HFADC_CONVERT_VALUE2RAW+0x38>
 8006810:	f04f 0100 	mov.w	r1, #0
 8006814:	6838      	ldr	r0, [r7, #0]
 8006816:	f7fa fb69 	bl	8000eec <__aeabi_fdiv>
 800681a:	4603      	mov	r3, r0
 800681c:	603b      	str	r3, [r7, #0]
				  else 						 	   VALUE /= HFADCoutCurrentGain;
		break;
 800681e:	e013      	b.n	8006848 <HFADC_CONVERT_VALUE2RAW+0x60>
				  else 						 	   VALUE /= HFADCoutCurrentGain;
 8006820:	f04f 0100 	mov.w	r1, #0
 8006824:	6838      	ldr	r0, [r7, #0]
 8006826:	f7fa fb61 	bl	8000eec <__aeabi_fdiv>
 800682a:	4603      	mov	r3, r0
 800682c:	603b      	str	r3, [r7, #0]
		break;
 800682e:	e00b      	b.n	8006848 <HFADC_CONVERT_VALUE2RAW+0x60>

		case IN: VALUE /= HFADCinGain; break;
 8006830:	491b      	ldr	r1, [pc, #108]	@ (80068a0 <HFADC_CONVERT_VALUE2RAW+0xb8>)
 8006832:	6838      	ldr	r0, [r7, #0]
 8006834:	f7fa fb5a 	bl	8000eec <__aeabi_fdiv>
 8006838:	4603      	mov	r3, r0
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	e004      	b.n	8006848 <HFADC_CONVERT_VALUE2RAW+0x60>

		case UIO: VALUE /= HFADCuioGain; break;

		default: VALUE = 0; break;
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	603b      	str	r3, [r7, #0]
 8006844:	e000      	b.n	8006848 <HFADC_CONVERT_VALUE2RAW+0x60>
		case UIO: VALUE /= HFADCuioGain; break;
 8006846:	bf00      	nop
	}

	uint16_t RAW = (uint16_t) maxValOf11Bit*VALUE/(HFADCfrontendGain*HFADC->ADCref);
 8006848:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 800684c:	6838      	ldr	r0, [r7, #0]
 800684e:	f7fa fa99 	bl	8000d84 <__aeabi_fmul>
 8006852:	4603      	mov	r3, r0
 8006854:	4618      	mov	r0, r3
 8006856:	f7f9 fde7 	bl	8000428 <__aeabi_f2d>
 800685a:	4604      	mov	r4, r0
 800685c:	460d      	mov	r5, r1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	4618      	mov	r0, r3
 8006864:	f7f9 fde0 	bl	8000428 <__aeabi_f2d>
 8006868:	a30b      	add	r3, pc, #44	@ (adr r3, 8006898 <HFADC_CONVERT_VALUE2RAW+0xb0>)
 800686a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686e:	f7f9 fe33 	bl	80004d8 <__aeabi_dmul>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4620      	mov	r0, r4
 8006878:	4629      	mov	r1, r5
 800687a:	f7f9 ff57 	bl	800072c <__aeabi_ddiv>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	4610      	mov	r0, r2
 8006884:	4619      	mov	r1, r3
 8006886:	f7fa f8ff 	bl	8000a88 <__aeabi_d2uiz>
 800688a:	4603      	mov	r3, r0
 800688c:	81fb      	strh	r3, [r7, #14]

	return RAW;
 800688e:	89fb      	ldrh	r3, [r7, #14]
}
 8006890:	4618      	mov	r0, r3
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bdb0      	pop	{r4, r5, r7, pc}
 8006898:	cccccccd 	.word	0xcccccccd
 800689c:	4008cccc 	.word	0x4008cccc
 80068a0:	423c0000 	.word	0x423c0000

080068a4 <HFADC_SET_ALL>:

void HFADC_SET_ALL(HFADC_struct* HFADC)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
	HFADC_SET_REF(HFADC->ADCref);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7f9 fdb9 	bl	8000428 <__aeabi_f2d>
 80068b6:	4602      	mov	r2, r0
 80068b8:	460b      	mov	r3, r1
 80068ba:	4610      	mov	r0, r2
 80068bc:	4619      	mov	r1, r3
 80068be:	f000 f809 	bl	80068d4 <HFADC_SET_REF>
	HFADC_SET_UIO_SOURCE(HFADC->UIO_channel);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	789b      	ldrb	r3, [r3, #2]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 f811 	bl	80068ee <HFADC_SET_UIO_SOURCE>

	return;
 80068cc:	bf00      	nop
}
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <HFADC_SET_REF>:

void HFADC_SET_REF(HFADC_struct* HFADC)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
	ADCREF(HFADC->ADCref);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 fb75 	bl	8006fd0 <ADCREF>
}
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <HFADC_SET_UIO_SOURCE>:
{

}

void HFADC_SET_UIO_SOURCE(HFADC_struct* HFADC)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]

}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bc80      	pop	{r7}
 80068fe:	4770      	bx	lr

08006900 <LOLA_CFG_SEL>:
#include "board.h"
#include "ProgRef.h"


void LOLA_CFG_SEL(InitType t)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	4603      	mov	r3, r0
 8006908:	71fb      	strb	r3, [r7, #7]
	switch(t)
 800690a:	79fb      	ldrb	r3, [r7, #7]
 800690c:	2b05      	cmp	r3, #5
 800690e:	f200 8081 	bhi.w	8006a14 <LOLA_CFG_SEL+0x114>
 8006912:	a201      	add	r2, pc, #4	@ (adr r2, 8006918 <LOLA_CFG_SEL+0x18>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	08006931 	.word	0x08006931
 800691c:	08006957 	.word	0x08006957
 8006920:	0800697d 	.word	0x0800697d
 8006924:	080069a3 	.word	0x080069a3
 8006928:	080069c9 	.word	0x080069c9
 800692c:	080069ef 	.word	0x080069ef
		{
			// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
			case Master_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006930:	2200      	movs	r2, #0
 8006932:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006936:	4843      	ldr	r0, [pc, #268]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006938:	f7fc fa9f 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 800693c:	2200      	movs	r2, #0
 800693e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006942:	4840      	ldr	r0, [pc, #256]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006944:	f7fc fa99 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006948:	2200      	movs	r2, #0
 800694a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800694e:	483d      	ldr	r0, [pc, #244]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006950:	f7fc fa93 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 8006954:	e071      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			case SPI_FLASH:	// SPI FLASH
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006956:	2200      	movs	r2, #0
 8006958:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800695c:	4839      	ldr	r0, [pc, #228]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 800695e:	f7fc fa8c 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006962:	2200      	movs	r2, #0
 8006964:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006968:	4836      	ldr	r0, [pc, #216]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 800696a:	f7fc fa86 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800696e:	2201      	movs	r2, #1
 8006970:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006974:	4833      	ldr	r0, [pc, #204]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006976:	f7fc fa80 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 800697a:	e05e      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			case BPI_Up:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 800697c:	2200      	movs	r2, #0
 800697e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006982:	4830      	ldr	r0, [pc, #192]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006984:	f7fc fa79 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006988:	2201      	movs	r2, #1
 800698a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800698e:	482d      	ldr	r0, [pc, #180]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006990:	f7fc fa73 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006994:	2200      	movs	r2, #0
 8006996:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800699a:	482a      	ldr	r0, [pc, #168]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 800699c:	f7fc fa6d 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 80069a0:	e04b      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			case BPI_Down:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 80069a2:	2200      	movs	r2, #0
 80069a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80069a8:	4826      	ldr	r0, [pc, #152]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069aa:	f7fc fa66 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80069ae:	2201      	movs	r2, #1
 80069b0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80069b4:	4823      	ldr	r0, [pc, #140]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069b6:	f7fc fa60 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80069ba:	2201      	movs	r2, #1
 80069bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80069c0:	4820      	ldr	r0, [pc, #128]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069c2:	f7fc fa5a 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 80069c6:	e038      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			case Slave_parallel:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80069c8:	2201      	movs	r2, #1
 80069ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80069ce:	481d      	ldr	r0, [pc, #116]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069d0:	f7fc fa53 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80069d4:	2201      	movs	r2, #1
 80069d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80069da:	481a      	ldr	r0, [pc, #104]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069dc:	f7fc fa4d 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80069e0:	2200      	movs	r2, #0
 80069e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80069e6:	4817      	ldr	r0, [pc, #92]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069e8:	f7fc fa47 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 80069ec:	e025      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			case Slave_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80069ee:	2201      	movs	r2, #1
 80069f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80069f4:	4813      	ldr	r0, [pc, #76]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 80069f6:	f7fc fa40 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80069fa:	2201      	movs	r2, #1
 80069fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006a00:	4810      	ldr	r0, [pc, #64]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006a02:	f7fc fa3a 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006a06:	2201      	movs	r2, #1
 8006a08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a0c:	480d      	ldr	r0, [pc, #52]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006a0e:	f7fc fa34 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 8006a12:	e012      	b.n	8006a3a <LOLA_CFG_SEL+0x13a>

			default: // JTAG on default
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 8006a14:	2201      	movs	r2, #1
 8006a16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006a1a:	480a      	ldr	r0, [pc, #40]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006a1c:	f7fc fa2d 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006a20:	2200      	movs	r2, #0
 8006a22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006a26:	4807      	ldr	r0, [pc, #28]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006a28:	f7fc fa27 	bl	8002e7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a32:	4804      	ldr	r0, [pc, #16]	@ (8006a44 <LOLA_CFG_SEL+0x144>)
 8006a34:	f7fc fa21 	bl	8002e7a <HAL_GPIO_WritePin>
			break;
 8006a38:	bf00      	nop
		}
}
 8006a3a:	bf00      	nop
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	40010c00 	.word	0x40010c00

08006a48 <LOLA_Init>:

uint8_t LOLA_Init(LOLAconfig_struct* LOLAconfig)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	uint16_t AttemptsLeft;
	uint16_t FID = 0;
 8006a50:	2300      	movs	r3, #0
 8006a52:	817b      	strh	r3, [r7, #10]
	uint16_t TrialsLeft = LOLAconfig->Trials;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	885b      	ldrh	r3, [r3, #2]
 8006a58:	81bb      	strh	r3, [r7, #12]

	LOLAconfig->Status = NO_FIRMWARE;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	701a      	strb	r2, [r3, #0]

	do{

		LOLA_Reset();
 8006a60:	f000 f860 	bl	8006b24 <LOLA_Reset>
		HAL_Delay(200);
 8006a64:	20c8      	movs	r0, #200	@ 0xc8
 8006a66:	f7fb fc77 	bl	8002358 <HAL_Delay>
		LOLA_CFG_SEL(LOLAconfig->Config);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	785b      	ldrb	r3, [r3, #1]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7ff ff46 	bl	8006900 <LOLA_CFG_SEL>

		AttemptsLeft = 20;
 8006a74:	2314      	movs	r3, #20
 8006a76:	81fb      	strh	r3, [r7, #14]

		if(LOLAconfig->Config == JTAG)	// unlimited timer for manual JTAG configuration
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	785b      	ldrb	r3, [r3, #1]
 8006a7c:	2b06      	cmp	r3, #6
 8006a7e:	d10f      	bne.n	8006aa0 <LOLA_Init+0x58>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin)){}
 8006a80:	bf00      	nop
 8006a82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006a86:	4826      	ldr	r0, [pc, #152]	@ (8006b20 <LOLA_Init+0xd8>)
 8006a88:	f7fc f9e0 	bl	8002e4c <HAL_GPIO_ReadPin>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1f7      	bne.n	8006a82 <LOLA_Init+0x3a>
 8006a92:	e010      	b.n	8006ab6 <LOLA_Init+0x6e>
		else
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
			{
				AttemptsLeft--;
 8006a94:	89fb      	ldrh	r3, [r7, #14]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	81fb      	strh	r3, [r7, #14]
				HAL_Delay(100);
 8006a9a:	2064      	movs	r0, #100	@ 0x64
 8006a9c:	f7fb fc5c 	bl	8002358 <HAL_Delay>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
 8006aa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006aa4:	481e      	ldr	r0, [pc, #120]	@ (8006b20 <LOLA_Init+0xd8>)
 8006aa6:	f7fc f9d1 	bl	8002e4c <HAL_GPIO_ReadPin>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <LOLA_Init+0x6e>
 8006ab0:	89fb      	ldrh	r3, [r7, #14]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1ee      	bne.n	8006a94 <LOLA_Init+0x4c>
			}

		AttemptsLeft = 20;
 8006ab6:	2314      	movs	r3, #20
 8006ab8:	81fb      	strh	r3, [r7, #14]
		LOLAconfig->Status = NO_FIRMWARE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	701a      	strb	r2, [r3, #0]

		do{
			HAL_Delay(100);
 8006ac0:	2064      	movs	r0, #100	@ 0x64
 8006ac2:	f7fb fc49 	bl	8002358 <HAL_Delay>
			FID = LOLA_GET_FIRMWAREID();
 8006ac6:	f000 f89b 	bl	8006c00 <LOLA_GET_FIRMWAREID>
 8006aca:	4603      	mov	r3, r0
 8006acc:	817b      	strh	r3, [r7, #10]

			if(LOLAconfig->compatibleFirmwareID == FID) LOLAconfig->Status = FIRMWARE_OK;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	889b      	ldrh	r3, [r3, #4]
 8006ad2:	897a      	ldrh	r2, [r7, #10]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d103      	bne.n	8006ae0 <LOLA_Init+0x98>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	701a      	strb	r2, [r3, #0]
 8006ade:	e002      	b.n	8006ae6 <LOLA_Init+0x9e>
			else LOLAconfig->Status = INVALID_FIRMWARE;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	701a      	strb	r2, [r3, #0]
		}while(AttemptsLeft > 0 && LOLAconfig->Status != FIRMWARE_OK);
 8006ae6:	89fb      	ldrh	r3, [r7, #14]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d003      	beq.n	8006af4 <LOLA_Init+0xac>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d1e5      	bne.n	8006ac0 <LOLA_Init+0x78>

		TrialsLeft--;
 8006af4:	89bb      	ldrh	r3, [r7, #12]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	81bb      	strh	r3, [r7, #12]

	}while(TrialsLeft > 0 && LOLAconfig->Status != FIRMWARE_OK);
 8006afa:	89bb      	ldrh	r3, [r7, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <LOLA_Init+0xc0>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d1ab      	bne.n	8006a60 <LOLA_Init+0x18>

	if(LOLAconfig->Status == FIRMWARE_OK) return 1;	// sucesfull configuration
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	d101      	bne.n	8006b14 <LOLA_Init+0xcc>
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <LOLA_Init+0xce>
	else return 0; // timer ran out
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	40010800 	.word	0x40010800

08006b24 <LOLA_Reset>:

void LOLA_Reset()
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2108      	movs	r1, #8
 8006b2c:	4804      	ldr	r0, [pc, #16]	@ (8006b40 <LOLA_Reset+0x1c>)
 8006b2e:	f7fc f9a4 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 8006b32:	2201      	movs	r2, #1
 8006b34:	2108      	movs	r1, #8
 8006b36:	4802      	ldr	r0, [pc, #8]	@ (8006b40 <LOLA_Reset+0x1c>)
 8006b38:	f7fc f99f 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006b3c:	bf00      	nop
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	40010800 	.word	0x40010800

08006b44 <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	460a      	mov	r2, r1
 8006b4e:	71fb      	strb	r3, [r7, #7]
 8006b50:	4613      	mov	r3, r2
 8006b52:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 8006b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5e:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 8006b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d102      	bne.n	8006b74 <LOLA_enable_features+0x30>
 8006b6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006b72:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 8006b74:	79bb      	ldrb	r3, [r7, #6]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d007      	beq.n	8006b8a <LOLA_enable_features+0x46>
 8006b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006b7c:	881a      	ldrh	r2, [r3, #0]
 8006b7e:	89fb      	ldrh	r3, [r7, #14]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006b86:	801a      	strh	r2, [r3, #0]
 8006b88:	e00b      	b.n	8006ba2 <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 8006b8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b8e:	43db      	mvns	r3, r3
 8006b90:	b21a      	sxth	r2, r3
 8006b92:	4b18      	ldr	r3, [pc, #96]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006b94:	881b      	ldrh	r3, [r3, #0]
 8006b96:	b21b      	sxth	r3, r3
 8006b98:	4013      	ands	r3, r2
 8006b9a:	b21b      	sxth	r3, r3
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006ba0:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 8006ba6:	4b13      	ldr	r3, [pc, #76]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006ba8:	881b      	ldrh	r3, [r3, #0]
 8006baa:	0a1b      	lsrs	r3, r3, #8
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 8006bb2:	4b10      	ldr	r3, [pc, #64]	@ (8006bf4 <LOLA_enable_features+0xb0>)
 8006bb4:	881b      	ldrh	r3, [r3, #0]
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006bbe:	f107 0108 	add.w	r1, r7, #8
 8006bc2:	2364      	movs	r3, #100	@ 0x64
 8006bc4:	2204      	movs	r2, #4
 8006bc6:	480c      	ldr	r0, [pc, #48]	@ (8006bf8 <LOLA_enable_features+0xb4>)
 8006bc8:	f7fd fb66 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006bcc:	2200      	movs	r2, #0
 8006bce:	2110      	movs	r1, #16
 8006bd0:	480a      	ldr	r0, [pc, #40]	@ (8006bfc <LOLA_enable_features+0xb8>)
 8006bd2:	f7fc f952 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	2110      	movs	r1, #16
 8006bda:	4808      	ldr	r0, [pc, #32]	@ (8006bfc <LOLA_enable_features+0xb8>)
 8006bdc:	f7fc f94d 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006be0:	2200      	movs	r2, #0
 8006be2:	2110      	movs	r1, #16
 8006be4:	4805      	ldr	r0, [pc, #20]	@ (8006bfc <LOLA_enable_features+0xb8>)
 8006be6:	f7fc f948 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006bea:	bf00      	nop
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20000400 	.word	0x20000400
 8006bf8:	20000290 	.word	0x20000290
 8006bfc:	40010800 	.word	0x40010800

08006c00 <LOLA_GET_FIRMWAREID>:

uint16_t LOLA_GET_FIRMWAREID()
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
	uint16_t FirmwareID = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 8006c12:	2300      	movs	r3, #0
 8006c14:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)FIRMWARE_ID;
 8006c16:	2313      	movs	r3, #19
 8006c18:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006c1a:	f107 0108 	add.w	r1, r7, #8
 8006c1e:	2364      	movs	r3, #100	@ 0x64
 8006c20:	2204      	movs	r2, #4
 8006c22:	4814      	ldr	r0, [pc, #80]	@ (8006c74 <LOLA_GET_FIRMWAREID+0x74>)
 8006c24:	f7fd fb38 	bl	8004298 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2110      	movs	r1, #16
 8006c2c:	4812      	ldr	r0, [pc, #72]	@ (8006c78 <LOLA_GET_FIRMWAREID+0x78>)
 8006c2e:	f7fc f924 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006c32:	2201      	movs	r2, #1
 8006c34:	2110      	movs	r1, #16
 8006c36:	4810      	ldr	r0, [pc, #64]	@ (8006c78 <LOLA_GET_FIRMWAREID+0x78>)
 8006c38:	f7fc f91f 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2110      	movs	r1, #16
 8006c40:	480d      	ldr	r0, [pc, #52]	@ (8006c78 <LOLA_GET_FIRMWAREID+0x78>)
 8006c42:	f7fc f91a 	bl	8002e7a <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	 // Receive 4 bytes
	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) FirmwareID = (rxBuffer[2] << 8) | rxBuffer[3];
 8006c46:	1d39      	adds	r1, r7, #4
 8006c48:	f04f 33ff 	mov.w	r3, #4294967295
 8006c4c:	2204      	movs	r2, #4
 8006c4e:	4809      	ldr	r0, [pc, #36]	@ (8006c74 <LOLA_GET_FIRMWAREID+0x74>)
 8006c50:	f7fd fc65 	bl	800451e <HAL_SPI_Receive>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d107      	bne.n	8006c6a <LOLA_GET_FIRMWAREID+0x6a>
 8006c5a:	79bb      	ldrb	r3, [r7, #6]
 8006c5c:	021b      	lsls	r3, r3, #8
 8006c5e:	b21a      	sxth	r2, r3
 8006c60:	79fb      	ldrb	r3, [r7, #7]
 8006c62:	b21b      	sxth	r3, r3
 8006c64:	4313      	orrs	r3, r2
 8006c66:	b21b      	sxth	r3, r3
 8006c68:	81fb      	strh	r3, [r7, #14]

	return FirmwareID;
 8006c6a:	89fb      	ldrh	r3, [r7, #14]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	20000290 	.word	0x20000290
 8006c78:	40010800 	.word	0x40010800

08006c7c <OSC_SET_ALL>:

#include "OSC.h"
#include "main.h"

void OSC_SET_ALL(OSC_struct* OSC, HFADC_struct* HFADC)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
	OSC_SET_PRESCALER(OSC);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 f8a8 	bl	8006ddc <OSC_SET_PRESCALER>
	OSC_SET_SAMPLES_AFTER_TRIGGER(OSC);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f873 	bl	8006d78 <OSC_SET_SAMPLES_AFTER_TRIGGER>
	OSC_SET_TRIGGER_MODE(OSC);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 f844 	bl	8006d20 <OSC_SET_TRIGGER_MODE>
	OSC_SET_TRIGGER_VAL(OSC, HFADC);
 8006c98:	6839      	ldr	r1, [r7, #0]
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f804 	bl	8006ca8 <OSC_SET_TRIGGER_VAL>
}
 8006ca0:	bf00      	nop
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <OSC_SET_TRIGGER_VAL>:
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);

}

void OSC_SET_TRIGGER_VAL(OSC_struct* OSC, HFADC_struct* HFADC)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
	uint8_t byte[4];

	int16_t data = HFADC_CONVERT_VALUE2RAW(HFADC, OSC->triggerLevel);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6838      	ldr	r0, [r7, #0]
 8006cba:	f7ff fd95 	bl	80067e8 <HFADC_CONVERT_VALUE2RAW>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	81fb      	strh	r3, [r7, #14]

	byte[0] = (int8_t)0;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 8006cc6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006cca:	121b      	asrs	r3, r3, #8
 8006ccc:	b21b      	sxth	r3, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	f003 030f 	and.w	r3, r3, #15
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 8006cd8:	89fb      	ldrh	r3, [r7, #14]
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)OSC_TRIGLEVEL;
 8006cde:	230b      	movs	r3, #11
 8006ce0:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006ce2:	f107 0108 	add.w	r1, r7, #8
 8006ce6:	2364      	movs	r3, #100	@ 0x64
 8006ce8:	2204      	movs	r2, #4
 8006cea:	480b      	ldr	r0, [pc, #44]	@ (8006d18 <OSC_SET_TRIGGER_VAL+0x70>)
 8006cec:	f7fd fad4 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2110      	movs	r1, #16
 8006cf4:	4809      	ldr	r0, [pc, #36]	@ (8006d1c <OSC_SET_TRIGGER_VAL+0x74>)
 8006cf6:	f7fc f8c0 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	2110      	movs	r1, #16
 8006cfe:	4807      	ldr	r0, [pc, #28]	@ (8006d1c <OSC_SET_TRIGGER_VAL+0x74>)
 8006d00:	f7fc f8bb 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006d04:	2200      	movs	r2, #0
 8006d06:	2110      	movs	r1, #16
 8006d08:	4804      	ldr	r0, [pc, #16]	@ (8006d1c <OSC_SET_TRIGGER_VAL+0x74>)
 8006d0a:	f7fc f8b6 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006d0e:	bf00      	nop
 8006d10:	3710      	adds	r7, #16
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	20000290 	.word	0x20000290
 8006d1c:	40010800 	.word	0x40010800

08006d20 <OSC_SET_TRIGGER_MODE>:

void OSC_SET_TRIGGER_MODE(OSC_struct* OSC)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	733b      	strb	r3, [r7, #12]
	byte[1] = (int8_t)0;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	737b      	strb	r3, [r7, #13]
	byte[2] = (int8_t)OSC->trigMode;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	791b      	ldrb	r3, [r3, #4]
 8006d34:	73bb      	strb	r3, [r7, #14]
	byte[3] = (int8_t)OSC_TRIGLEVEL;
 8006d36:	230b      	movs	r3, #11
 8006d38:	73fb      	strb	r3, [r7, #15]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006d3a:	f107 010c 	add.w	r1, r7, #12
 8006d3e:	2364      	movs	r3, #100	@ 0x64
 8006d40:	2204      	movs	r2, #4
 8006d42:	480b      	ldr	r0, [pc, #44]	@ (8006d70 <OSC_SET_TRIGGER_MODE+0x50>)
 8006d44:	f7fd faa8 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006d48:	2200      	movs	r2, #0
 8006d4a:	2110      	movs	r1, #16
 8006d4c:	4809      	ldr	r0, [pc, #36]	@ (8006d74 <OSC_SET_TRIGGER_MODE+0x54>)
 8006d4e:	f7fc f894 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006d52:	2201      	movs	r2, #1
 8006d54:	2110      	movs	r1, #16
 8006d56:	4807      	ldr	r0, [pc, #28]	@ (8006d74 <OSC_SET_TRIGGER_MODE+0x54>)
 8006d58:	f7fc f88f 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	2110      	movs	r1, #16
 8006d60:	4804      	ldr	r0, [pc, #16]	@ (8006d74 <OSC_SET_TRIGGER_MODE+0x54>)
 8006d62:	f7fc f88a 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006d66:	bf00      	nop
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20000290 	.word	0x20000290
 8006d74:	40010800 	.word	0x40010800

08006d78 <OSC_SET_SAMPLES_AFTER_TRIGGER>:

void OSC_SET_SAMPLES_AFTER_TRIGGER(OSC_struct* OSC)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = OSC->samplesAfterTrig;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	88db      	ldrh	r3, [r3, #6]
 8006d84:	81fb      	strh	r3, [r7, #14]

	byte[0] = (int8_t)0;
 8006d86:	2300      	movs	r3, #0
 8006d88:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x00ff);
 8006d8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006d8e:	121b      	asrs	r3, r3, #8
 8006d90:	b21b      	sxth	r3, r3
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 8006d96:	89fb      	ldrh	r3, [r7, #14]
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)OSC_SAMPLESAFTERTRIG;
 8006d9c:	230c      	movs	r3, #12
 8006d9e:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006da0:	f107 0108 	add.w	r1, r7, #8
 8006da4:	2364      	movs	r3, #100	@ 0x64
 8006da6:	2204      	movs	r2, #4
 8006da8:	480a      	ldr	r0, [pc, #40]	@ (8006dd4 <OSC_SET_SAMPLES_AFTER_TRIGGER+0x5c>)
 8006daa:	f7fd fa75 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006dae:	2200      	movs	r2, #0
 8006db0:	2110      	movs	r1, #16
 8006db2:	4809      	ldr	r0, [pc, #36]	@ (8006dd8 <OSC_SET_SAMPLES_AFTER_TRIGGER+0x60>)
 8006db4:	f7fc f861 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006db8:	2201      	movs	r2, #1
 8006dba:	2110      	movs	r1, #16
 8006dbc:	4806      	ldr	r0, [pc, #24]	@ (8006dd8 <OSC_SET_SAMPLES_AFTER_TRIGGER+0x60>)
 8006dbe:	f7fc f85c 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	2110      	movs	r1, #16
 8006dc6:	4804      	ldr	r0, [pc, #16]	@ (8006dd8 <OSC_SET_SAMPLES_AFTER_TRIGGER+0x60>)
 8006dc8:	f7fc f857 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006dcc:	bf00      	nop
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	20000290 	.word	0x20000290
 8006dd8:	40010800 	.word	0x40010800

08006ddc <OSC_SET_PRESCALER>:

void OSC_SET_PRESCALER(OSC_struct* OSC)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	uint32_t prescaler = OSC->prescaler;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	60fb      	str	r3, [r7, #12]

	// setting prescaler
	byte[0] = (uint8_t)((prescaler>>16)&0x00ff);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	0c1b      	lsrs	r3, r3, #16
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((prescaler>>8)&0x00ff);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	0a1b      	lsrs	r3, r3, #8
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(prescaler&0x00ff);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)OSC_PRESCALER;
 8006e00:	230d      	movs	r3, #13
 8006e02:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006e04:	f107 0108 	add.w	r1, r7, #8
 8006e08:	2364      	movs	r3, #100	@ 0x64
 8006e0a:	2204      	movs	r2, #4
 8006e0c:	480a      	ldr	r0, [pc, #40]	@ (8006e38 <OSC_SET_PRESCALER+0x5c>)
 8006e0e:	f7fd fa43 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006e12:	2200      	movs	r2, #0
 8006e14:	2110      	movs	r1, #16
 8006e16:	4809      	ldr	r0, [pc, #36]	@ (8006e3c <OSC_SET_PRESCALER+0x60>)
 8006e18:	f7fc f82f 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	2110      	movs	r1, #16
 8006e20:	4806      	ldr	r0, [pc, #24]	@ (8006e3c <OSC_SET_PRESCALER+0x60>)
 8006e22:	f7fc f82a 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006e26:	2200      	movs	r2, #0
 8006e28:	2110      	movs	r1, #16
 8006e2a:	4804      	ldr	r0, [pc, #16]	@ (8006e3c <OSC_SET_PRESCALER+0x60>)
 8006e2c:	f7fc f825 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	20000290 	.word	0x20000290
 8006e3c:	40010800 	.word	0x40010800

08006e40 <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006e48:	4a27      	ldr	r2, [pc, #156]	@ (8006ee8 <DACREF+0xa8>)
 8006e4a:	f04f 0100 	mov.w	r1, #0
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 fef2 	bl	8007c38 <trimFloat>
 8006e54:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8006e56:	4924      	ldr	r1, [pc, #144]	@ (8006ee8 <DACREF+0xa8>)
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f7fa f927 	bl	80010ac <__aeabi_fcmpeq>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d003      	beq.n	8006e6c <DACREF+0x2c>
 8006e64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e68:	81fb      	strh	r3, [r7, #14]
 8006e6a:	e018      	b.n	8006e9e <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f7f9 fadb 	bl	8000428 <__aeabi_f2d>
 8006e72:	f04f 0200 	mov.w	r2, #0
 8006e76:	4b1d      	ldr	r3, [pc, #116]	@ (8006eec <DACREF+0xac>)
 8006e78:	f7f9 fc58 	bl	800072c <__aeabi_ddiv>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4610      	mov	r0, r2
 8006e82:	4619      	mov	r1, r3
 8006e84:	f04f 0200 	mov.w	r2, #0
 8006e88:	4b19      	ldr	r3, [pc, #100]	@ (8006ef0 <DACREF+0xb0>)
 8006e8a:	f7f9 fb25 	bl	80004d8 <__aeabi_dmul>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	4610      	mov	r0, r2
 8006e94:	4619      	mov	r1, r3
 8006e96:	f7f9 fdf7 	bl	8000a88 <__aeabi_d2uiz>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 8006e9e:	4a15      	ldr	r2, [pc, #84]	@ (8006ef4 <DACREF+0xb4>)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 8006ea4:	2316      	movs	r3, #22
 8006ea6:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006ea8:	89fb      	ldrh	r3, [r7, #14]
 8006eaa:	099b      	lsrs	r3, r3, #6
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006eb2:	89fb      	ldrh	r3, [r7, #14]
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006ec0:	480d      	ldr	r0, [pc, #52]	@ (8006ef8 <DACREF+0xb8>)
 8006ec2:	f7fb ffda 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006ec6:	f107 0108 	add.w	r1, r7, #8
 8006eca:	2364      	movs	r3, #100	@ 0x64
 8006ecc:	2203      	movs	r2, #3
 8006ece:	480b      	ldr	r0, [pc, #44]	@ (8006efc <DACREF+0xbc>)
 8006ed0:	f7fd f9e2 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006eda:	4807      	ldr	r0, [pc, #28]	@ (8006ef8 <DACREF+0xb8>)
 8006edc:	f7fb ffcd 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006ee0:	bf00      	nop
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40200000 	.word	0x40200000
 8006eec:	40040000 	.word	0x40040000
 8006ef0:	40d00000 	.word	0x40d00000
 8006ef4:	20000404 	.word	0x20000404
 8006ef8:	40011000 	.word	0x40011000
 8006efc:	20000290 	.word	0x20000290

08006f00 <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8006f08:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb4 <DACOFFS+0xb4>)
 8006f0a:	492b      	ldr	r1, [pc, #172]	@ (8006fb8 <DACOFFS+0xb8>)
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fe93 	bl	8007c38 <trimFloat>
 8006f12:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006f14:	4927      	ldr	r1, [pc, #156]	@ (8006fb4 <DACOFFS+0xb4>)
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7fa f8c8 	bl	80010ac <__aeabi_fcmpeq>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <DACOFFS+0x2a>
 8006f22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f26:	81fb      	strh	r3, [r7, #14]
 8006f28:	e021      	b.n	8006f6e <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7f9 fa7c 	bl	8000428 <__aeabi_f2d>
 8006f30:	f04f 0200 	mov.w	r2, #0
 8006f34:	4b21      	ldr	r3, [pc, #132]	@ (8006fbc <DACOFFS+0xbc>)
 8006f36:	f7f9 f919 	bl	800016c <__adddf3>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	4610      	mov	r0, r2
 8006f40:	4619      	mov	r1, r3
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	4b1e      	ldr	r3, [pc, #120]	@ (8006fc0 <DACOFFS+0xc0>)
 8006f48:	f7f9 fbf0 	bl	800072c <__aeabi_ddiv>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4610      	mov	r0, r2
 8006f52:	4619      	mov	r1, r3
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	4b1a      	ldr	r3, [pc, #104]	@ (8006fc4 <DACOFFS+0xc4>)
 8006f5a:	f7f9 fabd 	bl	80004d8 <__aeabi_dmul>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	460b      	mov	r3, r1
 8006f62:	4610      	mov	r0, r2
 8006f64:	4619      	mov	r1, r3
 8006f66:	f7f9 fd8f 	bl	8000a88 <__aeabi_d2uiz>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 8006f6e:	2314      	movs	r3, #20
 8006f70:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006f72:	89fb      	ldrh	r3, [r7, #14]
 8006f74:	099b      	lsrs	r3, r3, #6
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006f7c:	89fb      	ldrh	r3, [r7, #14]
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006f84:	2200      	movs	r2, #0
 8006f86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006f8a:	480f      	ldr	r0, [pc, #60]	@ (8006fc8 <DACOFFS+0xc8>)
 8006f8c:	f7fb ff75 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006f90:	f107 0108 	add.w	r1, r7, #8
 8006f94:	2364      	movs	r3, #100	@ 0x64
 8006f96:	2203      	movs	r2, #3
 8006f98:	480c      	ldr	r0, [pc, #48]	@ (8006fcc <DACOFFS+0xcc>)
 8006f9a:	f7fd f97d 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006fa4:	4808      	ldr	r0, [pc, #32]	@ (8006fc8 <DACOFFS+0xc8>)
 8006fa6:	f7fb ff68 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8006faa:	bf00      	nop
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	41480000 	.word	0x41480000
 8006fb8:	c1480000 	.word	0xc1480000
 8006fbc:	40290000 	.word	0x40290000
 8006fc0:	40390000 	.word	0x40390000
 8006fc4:	40d00000 	.word	0x40d00000
 8006fc8:	40011000 	.word	0x40011000
 8006fcc:	20000290 	.word	0x20000290

08006fd0 <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006fd8:	4a26      	ldr	r2, [pc, #152]	@ (8007074 <ADCREF+0xa4>)
 8006fda:	f04f 0100 	mov.w	r1, #0
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fe2a 	bl	8007c38 <trimFloat>
 8006fe4:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8006fe6:	4923      	ldr	r1, [pc, #140]	@ (8007074 <ADCREF+0xa4>)
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7fa f85f 	bl	80010ac <__aeabi_fcmpeq>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <ADCREF+0x2c>
 8006ff4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ff8:	81fb      	strh	r3, [r7, #14]
 8006ffa:	e018      	b.n	800702e <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f7f9 fa13 	bl	8000428 <__aeabi_f2d>
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	4b1c      	ldr	r3, [pc, #112]	@ (8007078 <ADCREF+0xa8>)
 8007008:	f7f9 fb90 	bl	800072c <__aeabi_ddiv>
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4610      	mov	r0, r2
 8007012:	4619      	mov	r1, r3
 8007014:	f04f 0200 	mov.w	r2, #0
 8007018:	4b18      	ldr	r3, [pc, #96]	@ (800707c <ADCREF+0xac>)
 800701a:	f7f9 fa5d 	bl	80004d8 <__aeabi_dmul>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	f7f9 fd2f 	bl	8000a88 <__aeabi_d2uiz>
 800702a:	4603      	mov	r3, r0
 800702c:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 800702e:	2312      	movs	r3, #18
 8007030:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8007032:	89fb      	ldrh	r3, [r7, #14]
 8007034:	099b      	lsrs	r3, r3, #6
 8007036:	b29b      	uxth	r3, r3
 8007038:	b2db      	uxtb	r3, r3
 800703a:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 800703c:	89fb      	ldrh	r3, [r7, #14]
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	b2db      	uxtb	r3, r3
 8007042:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8007044:	2200      	movs	r2, #0
 8007046:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800704a:	480d      	ldr	r0, [pc, #52]	@ (8007080 <ADCREF+0xb0>)
 800704c:	f7fb ff15 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8007050:	f107 0108 	add.w	r1, r7, #8
 8007054:	2364      	movs	r3, #100	@ 0x64
 8007056:	2203      	movs	r2, #3
 8007058:	480a      	ldr	r0, [pc, #40]	@ (8007084 <ADCREF+0xb4>)
 800705a:	f7fd f91d 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800705e:	2201      	movs	r2, #1
 8007060:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007064:	4806      	ldr	r0, [pc, #24]	@ (8007080 <ADCREF+0xb0>)
 8007066:	f7fb ff08 	bl	8002e7a <HAL_GPIO_WritePin>
}
 800706a:	bf00      	nop
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	40200000 	.word	0x40200000
 8007078:	40040000 	.word	0x40040000
 800707c:	40d00000 	.word	0x40d00000
 8007080:	40011000 	.word	0x40011000
 8007084:	20000290 	.word	0x20000290

08007088 <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8007090:	4a2a      	ldr	r2, [pc, #168]	@ (800713c <ADCOFFS+0xb4>)
 8007092:	492b      	ldr	r1, [pc, #172]	@ (8007140 <ADCOFFS+0xb8>)
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 fdcf 	bl	8007c38 <trimFloat>
 800709a:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 800709c:	4927      	ldr	r1, [pc, #156]	@ (800713c <ADCOFFS+0xb4>)
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f7fa f804 	bl	80010ac <__aeabi_fcmpeq>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <ADCOFFS+0x2a>
 80070aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80070ae:	81fb      	strh	r3, [r7, #14]
 80070b0:	e021      	b.n	80070f6 <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7f9 f9b8 	bl	8000428 <__aeabi_f2d>
 80070b8:	f04f 0200 	mov.w	r2, #0
 80070bc:	4b21      	ldr	r3, [pc, #132]	@ (8007144 <ADCOFFS+0xbc>)
 80070be:	f7f9 f855 	bl	800016c <__adddf3>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4610      	mov	r0, r2
 80070c8:	4619      	mov	r1, r3
 80070ca:	f04f 0200 	mov.w	r2, #0
 80070ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007148 <ADCOFFS+0xc0>)
 80070d0:	f7f9 fb2c 	bl	800072c <__aeabi_ddiv>
 80070d4:	4602      	mov	r2, r0
 80070d6:	460b      	mov	r3, r1
 80070d8:	4610      	mov	r0, r2
 80070da:	4619      	mov	r1, r3
 80070dc:	f04f 0200 	mov.w	r2, #0
 80070e0:	4b1a      	ldr	r3, [pc, #104]	@ (800714c <ADCOFFS+0xc4>)
 80070e2:	f7f9 f9f9 	bl	80004d8 <__aeabi_dmul>
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	4610      	mov	r0, r2
 80070ec:	4619      	mov	r1, r3
 80070ee:	f7f9 fccb 	bl	8000a88 <__aeabi_d2uiz>
 80070f2:	4603      	mov	r3, r0
 80070f4:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 80070f6:	2310      	movs	r3, #16
 80070f8:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80070fa:	89fb      	ldrh	r3, [r7, #14]
 80070fc:	099b      	lsrs	r3, r3, #6
 80070fe:	b29b      	uxth	r3, r3
 8007100:	b2db      	uxtb	r3, r3
 8007102:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8007104:	89fb      	ldrh	r3, [r7, #14]
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	b2db      	uxtb	r3, r3
 800710a:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 800710c:	2200      	movs	r2, #0
 800710e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007112:	480f      	ldr	r0, [pc, #60]	@ (8007150 <ADCOFFS+0xc8>)
 8007114:	f7fb feb1 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8007118:	f107 0108 	add.w	r1, r7, #8
 800711c:	2364      	movs	r3, #100	@ 0x64
 800711e:	2203      	movs	r2, #3
 8007120:	480c      	ldr	r0, [pc, #48]	@ (8007154 <ADCOFFS+0xcc>)
 8007122:	f7fd f8b9 	bl	8004298 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8007126:	2201      	movs	r2, #1
 8007128:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800712c:	4808      	ldr	r0, [pc, #32]	@ (8007150 <ADCOFFS+0xc8>)
 800712e:	f7fb fea4 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8007132:	bf00      	nop
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	41480000 	.word	0x41480000
 8007140:	c1480000 	.word	0xc1480000
 8007144:	40290000 	.word	0x40290000
 8007148:	40390000 	.word	0x40390000
 800714c:	40d00000 	.word	0x40d00000
 8007150:	40011000 	.word	0x40011000
 8007154:	20000290 	.word	0x20000290

08007158 <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 8007160:	2201      	movs	r2, #1
 8007162:	2120      	movs	r1, #32
 8007164:	480a      	ldr	r0, [pc, #40]	@ (8007190 <RS485_Transmit+0x38>)
 8007166:	f7fb fe88 	bl	8002e7a <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7f8 fff0 	bl	8000150 <strlen>
 8007170:	4603      	mov	r3, r0
 8007172:	b29a      	uxth	r2, r3
 8007174:	2364      	movs	r3, #100	@ 0x64
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	4806      	ldr	r0, [pc, #24]	@ (8007194 <RS485_Transmit+0x3c>)
 800717a:	f7fe f98b 	bl	8005494 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 800717e:	2200      	movs	r2, #0
 8007180:	2120      	movs	r1, #32
 8007182:	4803      	ldr	r0, [pc, #12]	@ (8007190 <RS485_Transmit+0x38>)
 8007184:	f7fb fe79 	bl	8002e7a <HAL_GPIO_WritePin>
}
 8007188:	bf00      	nop
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	40010c00 	.word	0x40010c00
 8007194:	20000330 	.word	0x20000330

08007198 <SCPIC_DVM_RAW>:
 */

#include "SCPI_Commands.h"

void SCPIC_DVM_RAW(struct subword** subwords, int length)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d11c      	bne.n	80071e2 <SCPIC_DVM_RAW+0x4a>
		if(subwords[0]->type != params) return;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d119      	bne.n	80071e6 <SCPIC_DVM_RAW+0x4e>
		Subword* subword = subwords[0];
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	60fb      	str	r3, [r7, #12]

		if(subword->type == params && subword->paramType == EVAL_P)
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d113      	bne.n	80071e8 <SCPIC_DVM_RAW+0x50>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	7a1b      	ldrb	r3, [r3, #8]
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d10f      	bne.n	80071e8 <SCPIC_DVM_RAW+0x50>
		{
			int16_t DVM = DVM_GET_FILTERED_DATA_RAW(100);
 80071c8:	2064      	movs	r0, #100	@ 0x64
 80071ca:	f7ff fa5f 	bl	800668c <DVM_GET_FILTERED_DATA_RAW>
 80071ce:	4603      	mov	r3, r0
 80071d0:	817b      	strh	r3, [r7, #10]
			sprintf(TXbuff, "%d\r\n", DVM);
 80071d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80071d6:	461a      	mov	r2, r3
 80071d8:	4905      	ldr	r1, [pc, #20]	@ (80071f0 <SCPIC_DVM_RAW+0x58>)
 80071da:	4806      	ldr	r0, [pc, #24]	@ (80071f4 <SCPIC_DVM_RAW+0x5c>)
 80071dc:	f001 fc00 	bl	80089e0 <siprintf>
 80071e0:	e002      	b.n	80071e8 <SCPIC_DVM_RAW+0x50>
	if(length != 1) return;
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <SCPIC_DVM_RAW+0x50>
		if(subwords[0]->type != params) return;
 80071e6:	bf00      	nop
		}
}
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	0800b734 	.word	0x0800b734
 80071f4:	20000408 	.word	0x20000408

080071f8 <SCPIC_DVM_VAL>:

void SCPIC_DVM_VAL(struct subword** subwords, int length)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af02      	add	r7, sp, #8
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d12d      	bne.n	8007264 <SCPIC_DVM_VAL+0x6c>
		if(subwords[0]->type != params) return;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d12a      	bne.n	8007268 <SCPIC_DVM_VAL+0x70>
		Subword* subword = subwords[0];
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	613b      	str	r3, [r7, #16]

		if(subword->type == params && subword->paramType == EVAL_P)
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d124      	bne.n	800726a <SCPIC_DVM_VAL+0x72>
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	7a1b      	ldrb	r3, [r3, #8]
 8007224:	2b02      	cmp	r3, #2
 8007226:	d120      	bne.n	800726a <SCPIC_DVM_VAL+0x72>
		{
			char unit = 'V';
 8007228:	2356      	movs	r3, #86	@ 0x56
 800722a:	75fb      	strb	r3, [r7, #23]
			float DVM = HFADC_CONVERT_RAW2VALUE(&HFADC1, DVM_GET_FILTERED_DATA_RAW(100));
 800722c:	2064      	movs	r0, #100	@ 0x64
 800722e:	f7ff fa2d 	bl	800668c <DVM_GET_FILTERED_DATA_RAW>
 8007232:	4603      	mov	r3, r0
 8007234:	b29b      	uxth	r3, r3
 8007236:	4619      	mov	r1, r3
 8007238:	480d      	ldr	r0, [pc, #52]	@ (8007270 <SCPIC_DVM_VAL+0x78>)
 800723a:	f7ff fa61 	bl	8006700 <HFADC_CONVERT_RAW2VALUE>
 800723e:	60f8      	str	r0, [r7, #12]
			if(HFADC1.mode == Current_input) unit = 'A';
 8007240:	4b0b      	ldr	r3, [pc, #44]	@ (8007270 <SCPIC_DVM_VAL+0x78>)
 8007242:	785b      	ldrb	r3, [r3, #1]
 8007244:	2b01      	cmp	r3, #1
 8007246:	d101      	bne.n	800724c <SCPIC_DVM_VAL+0x54>
 8007248:	2341      	movs	r3, #65	@ 0x41
 800724a:	75fb      	strb	r3, [r7, #23]
			sprintf(TXbuff, "%f%c\r\n", DVM, unit);
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f7f9 f8eb 	bl	8000428 <__aeabi_f2d>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	7df9      	ldrb	r1, [r7, #23]
 8007258:	9100      	str	r1, [sp, #0]
 800725a:	4906      	ldr	r1, [pc, #24]	@ (8007274 <SCPIC_DVM_VAL+0x7c>)
 800725c:	4806      	ldr	r0, [pc, #24]	@ (8007278 <SCPIC_DVM_VAL+0x80>)
 800725e:	f001 fbbf 	bl	80089e0 <siprintf>
 8007262:	e002      	b.n	800726a <SCPIC_DVM_VAL+0x72>
	if(length != 1) return;
 8007264:	bf00      	nop
 8007266:	e000      	b.n	800726a <SCPIC_DVM_VAL+0x72>
		if(subwords[0]->type != params) return;
 8007268:	bf00      	nop
		}
}
 800726a:	3718      	adds	r7, #24
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	200003b8 	.word	0x200003b8
 8007274:	0800b73c 	.word	0x0800b73c
 8007278:	20000408 	.word	0x20000408

0800727c <SCPIC_INIT>:

void SCPIC_INIT(struct subword** subwords, int length)
{
 800727c:	b4b0      	push	{r4, r5, r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d131      	bne.n	80072f0 <SCPIC_INIT+0x74>
		if(subwords[0]->type != params) return;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d12e      	bne.n	80072f4 <SCPIC_INIT+0x78>
		Subword* subword = subwords[0];
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	60fb      	str	r3, [r7, #12]

		if(subword->type == params && subword->paramType == EVAL_P)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d128      	bne.n	80072f6 <SCPIC_INIT+0x7a>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	7a1b      	ldrb	r3, [r3, #8]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d124      	bne.n	80072f6 <SCPIC_INIT+0x7a>
		{
			switch(LOLA1.Status)
 80072ac:	4b14      	ldr	r3, [pc, #80]	@ (8007300 <SCPIC_INIT+0x84>)
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d002      	beq.n	80072ba <SCPIC_INIT+0x3e>
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d00c      	beq.n	80072d2 <SCPIC_INIT+0x56>
 80072b8:	e012      	b.n	80072e0 <SCPIC_INIT+0x64>
			{
				case INVALID_FIRMWARE: strcpy(TXbuff, "INVALID FIRMWARE"); break;
 80072ba:	4a12      	ldr	r2, [pc, #72]	@ (8007304 <SCPIC_INIT+0x88>)
 80072bc:	4b12      	ldr	r3, [pc, #72]	@ (8007308 <SCPIC_INIT+0x8c>)
 80072be:	4615      	mov	r5, r2
 80072c0:	461c      	mov	r4, r3
 80072c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80072c4:	6028      	str	r0, [r5, #0]
 80072c6:	6069      	str	r1, [r5, #4]
 80072c8:	60aa      	str	r2, [r5, #8]
 80072ca:	60eb      	str	r3, [r5, #12]
 80072cc:	7823      	ldrb	r3, [r4, #0]
 80072ce:	742b      	strb	r3, [r5, #16]
 80072d0:	e011      	b.n	80072f6 <SCPIC_INIT+0x7a>
				case FIRMWARE_OK: strcpy(TXbuff, "OK"); break;
 80072d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007304 <SCPIC_INIT+0x88>)
 80072d4:	4a0d      	ldr	r2, [pc, #52]	@ (800730c <SCPIC_INIT+0x90>)
 80072d6:	8811      	ldrh	r1, [r2, #0]
 80072d8:	7892      	ldrb	r2, [r2, #2]
 80072da:	8019      	strh	r1, [r3, #0]
 80072dc:	709a      	strb	r2, [r3, #2]
 80072de:	e00a      	b.n	80072f6 <SCPIC_INIT+0x7a>
				default: strcpy(TXbuff, "NO FIRMWARE"); break;
 80072e0:	4a08      	ldr	r2, [pc, #32]	@ (8007304 <SCPIC_INIT+0x88>)
 80072e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007310 <SCPIC_INIT+0x94>)
 80072e4:	4614      	mov	r4, r2
 80072e6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80072e8:	6020      	str	r0, [r4, #0]
 80072ea:	6061      	str	r1, [r4, #4]
 80072ec:	60a2      	str	r2, [r4, #8]
 80072ee:	e002      	b.n	80072f6 <SCPIC_INIT+0x7a>
	if(length != 1) return;
 80072f0:	bf00      	nop
 80072f2:	e000      	b.n	80072f6 <SCPIC_INIT+0x7a>
		if(subwords[0]->type != params) return;
 80072f4:	bf00      	nop
			}
		}
	// ak :1 tak if(process_add(PROCESS, PROCESS_LOLA_CONFIG)) strcpy(TXbuff, "OK");
	//	 	 	 else										 strcpy(TXbuff, "ERR:PROCESS QUERY FULL");
}
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bcb0      	pop	{r4, r5, r7}
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	200003b0 	.word	0x200003b0
 8007304:	20000408 	.word	0x20000408
 8007308:	0800b744 	.word	0x0800b744
 800730c:	0800b758 	.word	0x0800b758
 8007310:	0800b75c 	.word	0x0800b75c

08007314 <SCPIC_CFS>:

void SCPIC_CFS(struct subword** subwords, int length)
{
 8007314:	b4b0      	push	{r4, r5, r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d131      	bne.n	8007388 <SCPIC_CFS+0x74>
	if(subwords[0]->type != params) return;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d12e      	bne.n	800738c <SCPIC_CFS+0x78>
	Subword* subword = subwords[0];
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	60fb      	str	r3, [r7, #12]

	if(subword->type == params && subword->paramType == EVAL_P)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d128      	bne.n	800738e <SCPIC_CFS+0x7a>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	7a1b      	ldrb	r3, [r3, #8]
 8007340:	2b02      	cmp	r3, #2
 8007342:	d124      	bne.n	800738e <SCPIC_CFS+0x7a>
	{
		switch((uint8_t)LOLA1.Status)
 8007344:	4b14      	ldr	r3, [pc, #80]	@ (8007398 <SCPIC_CFS+0x84>)
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d002      	beq.n	8007352 <SCPIC_CFS+0x3e>
 800734c:	2b02      	cmp	r3, #2
 800734e:	d00c      	beq.n	800736a <SCPIC_CFS+0x56>
 8007350:	e012      	b.n	8007378 <SCPIC_CFS+0x64>
		{
			case INVALID_FIRMWARE: strcpy(TXbuff, "INVALID FIRMWARE"); break;
 8007352:	4a12      	ldr	r2, [pc, #72]	@ (800739c <SCPIC_CFS+0x88>)
 8007354:	4b12      	ldr	r3, [pc, #72]	@ (80073a0 <SCPIC_CFS+0x8c>)
 8007356:	4615      	mov	r5, r2
 8007358:	461c      	mov	r4, r3
 800735a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800735c:	6028      	str	r0, [r5, #0]
 800735e:	6069      	str	r1, [r5, #4]
 8007360:	60aa      	str	r2, [r5, #8]
 8007362:	60eb      	str	r3, [r5, #12]
 8007364:	7823      	ldrb	r3, [r4, #0]
 8007366:	742b      	strb	r3, [r5, #16]
 8007368:	e011      	b.n	800738e <SCPIC_CFS+0x7a>
			case FIRMWARE_OK: strcpy(TXbuff, "OK"); break;
 800736a:	4b0c      	ldr	r3, [pc, #48]	@ (800739c <SCPIC_CFS+0x88>)
 800736c:	4a0d      	ldr	r2, [pc, #52]	@ (80073a4 <SCPIC_CFS+0x90>)
 800736e:	8811      	ldrh	r1, [r2, #0]
 8007370:	7892      	ldrb	r2, [r2, #2]
 8007372:	8019      	strh	r1, [r3, #0]
 8007374:	709a      	strb	r2, [r3, #2]
 8007376:	e00a      	b.n	800738e <SCPIC_CFS+0x7a>
			default: strcpy(TXbuff, "NO FIRMWARE"); break;
 8007378:	4a08      	ldr	r2, [pc, #32]	@ (800739c <SCPIC_CFS+0x88>)
 800737a:	4b0b      	ldr	r3, [pc, #44]	@ (80073a8 <SCPIC_CFS+0x94>)
 800737c:	4614      	mov	r4, r2
 800737e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8007380:	6020      	str	r0, [r4, #0]
 8007382:	6061      	str	r1, [r4, #4]
 8007384:	60a2      	str	r2, [r4, #8]
 8007386:	e002      	b.n	800738e <SCPIC_CFS+0x7a>
	if(length != 1) return;
 8007388:	bf00      	nop
 800738a:	e000      	b.n	800738e <SCPIC_CFS+0x7a>
	if(subwords[0]->type != params) return;
 800738c:	bf00      	nop
		}
	}
}
 800738e:	3714      	adds	r7, #20
 8007390:	46bd      	mov	sp, r7
 8007392:	bcb0      	pop	{r4, r5, r7}
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	200003b0 	.word	0x200003b0
 800739c:	20000408 	.word	0x20000408
 80073a0:	0800b744 	.word	0x0800b744
 80073a4:	0800b758 	.word	0x0800b758
 80073a8:	0800b75c 	.word	0x0800b75c

080073ac <SCPIC_FID>:

void SCPIC_FID(struct subword** subwords, int length)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d120      	bne.n	80073fe <SCPIC_FID+0x52>
	if(subwords[0]->type != params) return;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d11d      	bne.n	8007402 <SCPIC_FID+0x56>
	Subword* subword = subwords[0];
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
	strcpy(TXbuff,"OK\r\n");
 80073cc:	4b0f      	ldr	r3, [pc, #60]	@ (800740c <SCPIC_FID+0x60>)
 80073ce:	4a10      	ldr	r2, [pc, #64]	@ (8007410 <SCPIC_FID+0x64>)
 80073d0:	6810      	ldr	r0, [r2, #0]
 80073d2:	6018      	str	r0, [r3, #0]
 80073d4:	7912      	ldrb	r2, [r2, #4]
 80073d6:	711a      	strb	r2, [r3, #4]

	if(subword->type == params && subword->paramType == EVAL_P)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d111      	bne.n	8007404 <SCPIC_FID+0x58>
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	7a1b      	ldrb	r3, [r3, #8]
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d10d      	bne.n	8007404 <SCPIC_FID+0x58>
	{
		uint16_t id = LOLA_GET_FIRMWAREID();
 80073e8:	f7ff fc0a 	bl	8006c00 <LOLA_GET_FIRMWAREID>
 80073ec:	4603      	mov	r3, r0
 80073ee:	817b      	strh	r3, [r7, #10]
		sprintf(TXbuff, "%x\r\n", id);
 80073f0:	897b      	ldrh	r3, [r7, #10]
 80073f2:	461a      	mov	r2, r3
 80073f4:	4907      	ldr	r1, [pc, #28]	@ (8007414 <SCPIC_FID+0x68>)
 80073f6:	4805      	ldr	r0, [pc, #20]	@ (800740c <SCPIC_FID+0x60>)
 80073f8:	f001 faf2 	bl	80089e0 <siprintf>
 80073fc:	e002      	b.n	8007404 <SCPIC_FID+0x58>
	if(length != 1) return;
 80073fe:	bf00      	nop
 8007400:	e000      	b.n	8007404 <SCPIC_FID+0x58>
	if(subwords[0]->type != params) return;
 8007402:	bf00      	nop

		default:

			break;
	}*/
}
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20000408 	.word	0x20000408
 8007410:	0800b768 	.word	0x0800b768
 8007414:	0800b770 	.word	0x0800b770

08007418 <SCPI_EXECUTE>:

#include "SCPI_Lib.h"
#include "RS485.h"

void SCPI_EXECUTE()
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
	char* formatedMessage = ReformatString(RXbuff, RS485BUFFSIZE); //tady je zmna
 800741e:	217d      	movs	r1, #125	@ 0x7d
 8007420:	482e      	ldr	r0, [pc, #184]	@ (80074dc <SCPI_EXECUTE+0xc4>)
 8007422:	f000 f861 	bl	80074e8 <ReformatString>
 8007426:	60b8      	str	r0, [r7, #8]

		strcpy(TXbuff, "ERR\r\n");
 8007428:	4b2d      	ldr	r3, [pc, #180]	@ (80074e0 <SCPI_EXECUTE+0xc8>)
 800742a:	4a2e      	ldr	r2, [pc, #184]	@ (80074e4 <SCPI_EXECUTE+0xcc>)
 800742c:	6810      	ldr	r0, [r2, #0]
 800742e:	6018      	str	r0, [r3, #0]
 8007430:	8892      	ldrh	r2, [r2, #4]
 8007432:	809a      	strh	r2, [r3, #4]

		Word* word = generateWordDirect(formatedMessage);
 8007434:	68b8      	ldr	r0, [r7, #8]
 8007436:	f000 f949 	bl	80076cc <generateWordDirect>
 800743a:	6078      	str	r0, [r7, #4]

		free(formatedMessage);
 800743c:	68b8      	ldr	r0, [r7, #8]
 800743e:	f000 fc41 	bl	8007cc4 <free>

		//if(word->address == RackID || word->address == 1)
		if (word != NULL) {
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d045      	beq.n	80074d4 <SCPI_EXECUTE+0xbc>
			executeWord(word);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 fa21 	bl	8007890 <executeWord>

			for (int i = word->subwordsCount - 1; i >= 0; i--)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	3b01      	subs	r3, #1
 8007454:	60fb      	str	r3, [r7, #12]
 8007456:	e02f      	b.n	80074b8 <SCPI_EXECUTE+0xa0>
			{
				if (word->subwords[i]->paramType == OTHER_P && word->subwords[i]->otherParam != NULL)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	689a      	ldr	r2, [r3, #8]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	7a1b      	ldrb	r3, [r3, #8]
 8007466:	2b04      	cmp	r3, #4
 8007468:	d11a      	bne.n	80074a0 <SCPI_EXECUTE+0x88>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	689a      	ldr	r2, [r3, #8]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4413      	add	r3, r2
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d011      	beq.n	80074a0 <SCPI_EXECUTE+0x88>
				{
					free(word->subwords[i]->otherParam);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4413      	add	r3, r2
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fc1a 	bl	8007cc4 <free>
					word->subwords[i]->otherParam = NULL;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689a      	ldr	r2, [r3, #8]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2200      	movs	r2, #0
 800749e:	611a      	str	r2, [r3, #16]
				}
				free(word->subwords[i]);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689a      	ldr	r2, [r3, #8]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4618      	mov	r0, r3
 80074ae:	f000 fc09 	bl	8007cc4 <free>
			for (int i = word->subwordsCount - 1; i >= 0; i--)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	60fb      	str	r3, [r7, #12]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	dacc      	bge.n	8007458 <SCPI_EXECUTE+0x40>
			}
			free(word->subwords);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 fbfe 	bl	8007cc4 <free>
			word->subwords = NULL;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	609a      	str	r2, [r3, #8]
			free(word);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fbf8 	bl	8007cc4 <free>
		}
}
 80074d4:	bf00      	nop
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000488 	.word	0x20000488
 80074e0:	20000408 	.word	0x20000408
 80074e4:	0800b778 	.word	0x0800b778

080074e8 <ReformatString>:
//int defaultClassIndex;
int classLength = 0;
int defaultClassIndex = -1;

char* ReformatString(char* chararr, int arrMaxSize)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
	char* temp = (char*)calloc(strlen(chararr) + 1, sizeof(char));
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7f8 fe2c 	bl	8000150 <strlen>
 80074f8:	4603      	mov	r3, r0
 80074fa:	3301      	adds	r3, #1
 80074fc:	2101      	movs	r1, #1
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fbbc 	bl	8007c7c <calloc>
 8007504:	4603      	mov	r3, r0
 8007506:	60bb      	str	r3, [r7, #8]
	strcpy(temp, chararr);
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	68b8      	ldr	r0, [r7, #8]
 800750c:	f001 fb7f 	bl	8008c0e <strcpy>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8007510:	2300      	movs	r3, #0
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	e015      	b.n	8007542 <ReformatString+0x5a>
	{
		if (chararr[i] == '\r' || chararr[i] == '\n')
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	4413      	add	r3, r2
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	2b0d      	cmp	r3, #13
 8007520:	d005      	beq.n	800752e <ReformatString+0x46>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	4413      	add	r3, r2
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	2b0a      	cmp	r3, #10
 800752c:	d106      	bne.n	800753c <ReformatString+0x54>
		{
			temp[i] = '\0';
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	4413      	add	r3, r2
 8007534:	2200      	movs	r2, #0
 8007536:	701a      	strb	r2, [r3, #0]
			return temp;
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	e00d      	b.n	8007558 <ReformatString+0x70>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	da05      	bge.n	8007556 <ReformatString+0x6e>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	4413      	add	r3, r2
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1df      	bne.n	8007516 <ReformatString+0x2e>
		}
	}
	return temp;
 8007556:	68bb      	ldr	r3, [r7, #8]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <generateSubwordn>:

Subword* generateSubwordn(char* subcommand, int length, Class* class)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b088      	sub	sp, #32
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
	Subword* final = (Subword*)malloc(sizeof(Subword));
 800756c:	2014      	movs	r0, #20
 800756e:	f000 fba1 	bl	8007cb4 <malloc>
 8007572:	4603      	mov	r3, r0
 8007574:	617b      	str	r3, [r7, #20]
	final->type = params;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2201      	movs	r2, #1
 800757a:	701a      	strb	r2, [r3, #0]
	final->integerParam = 0;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	2200      	movs	r2, #0
 8007580:	60da      	str	r2, [r3, #12]
	final->otherParam = NULL;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	2200      	movs	r2, #0
 8007586:	611a      	str	r2, [r3, #16]
	final->paramType = 0;
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	2200      	movs	r2, #0
 800758c:	721a      	strb	r2, [r3, #8]

	for (int i = 0; i < class->functionsLength; i++)
 800758e:	2300      	movs	r3, #0
 8007590:	61fb      	str	r3, [r7, #28]
 8007592:	e018      	b.n	80075c6 <generateSubwordn+0x66>
	{
		if (!strncmp(subcommand, class->functions[i].name, length))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	00db      	lsls	r3, r3, #3
 800759c:	4413      	add	r3, r2
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68ba      	ldr	r2, [r7, #8]
 80075a2:	4619      	mov	r1, r3
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f001 fa86 	bl	8008ab6 <strncmp>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d107      	bne.n	80075c0 <generateSubwordn+0x60>
		{
			final->type = function;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2200      	movs	r2, #0
 80075b4:	701a      	strb	r2, [r3, #0]
			final->functionIndex = i;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	69fa      	ldr	r2, [r7, #28]
 80075ba:	605a      	str	r2, [r3, #4]
			return final;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	e04c      	b.n	800765a <generateSubwordn+0xfa>
	for (int i = 0; i < class->functionsLength; i++)
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	3301      	adds	r3, #1
 80075c4:	61fb      	str	r3, [r7, #28]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	69fa      	ldr	r2, [r7, #28]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	dbe1      	blt.n	8007594 <generateSubwordn+0x34>
		}
	}

	for (int i = 0; i < paramsLength; i++)
 80075d0:	2300      	movs	r3, #0
 80075d2:	61bb      	str	r3, [r7, #24]
 80075d4:	e014      	b.n	8007600 <generateSubwordn+0xa0>
	{
		if (!strncmp(subcommand, paramsList[i], length))
 80075d6:	4a23      	ldr	r2, [pc, #140]	@ (8007664 <generateSubwordn+0x104>)
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	4619      	mov	r1, r3
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f001 fa67 	bl	8008ab6 <strncmp>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d105      	bne.n	80075fa <generateSubwordn+0x9a>
		{
			final->paramType = (ParamTypes)i;
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	b2da      	uxtb	r2, r3
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	721a      	strb	r2, [r3, #8]
			return final;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	e02f      	b.n	800765a <generateSubwordn+0xfa>
	for (int i = 0; i < paramsLength; i++)
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	3301      	adds	r3, #1
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	4b19      	ldr	r3, [pc, #100]	@ (8007668 <generateSubwordn+0x108>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	429a      	cmp	r2, r3
 8007608:	dbe5      	blt.n	80075d6 <generateSubwordn+0x76>
		}
	}

	int n;
	if ((n = atoi(subcommand)))
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f000 fb32 	bl	8007c74 <atoi>
 8007610:	6138      	str	r0, [r7, #16]
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d007      	beq.n	8007628 <generateSubwordn+0xc8>
	{
		final->paramType = INT_P;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	2203      	movs	r2, #3
 800761c:	721a      	strb	r2, [r3, #8]
		final->integerParam = n;
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	60da      	str	r2, [r3, #12]
		return final;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	e018      	b.n	800765a <generateSubwordn+0xfa>
	}

	final->paramType = OTHER_P;
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	2204      	movs	r2, #4
 800762c:	721a      	strb	r2, [r3, #8]
	final->otherParam = (char*)calloc(length + 1, sizeof(char));
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	3301      	adds	r3, #1
 8007632:	2101      	movs	r1, #1
 8007634:	4618      	mov	r0, r3
 8007636:	f000 fb21 	bl	8007c7c <calloc>
 800763a:	4603      	mov	r3, r0
 800763c:	461a      	mov	r2, r3
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	611a      	str	r2, [r3, #16]
	if (final->otherParam != NULL) strncpy(final->otherParam, subcommand, length);
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d006      	beq.n	8007658 <generateSubwordn+0xf8>
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	68f9      	ldr	r1, [r7, #12]
 8007652:	4618      	mov	r0, r3
 8007654:	f001 fa41 	bl	8008ada <strncpy>
	return final;
 8007658:	697b      	ldr	r3, [r7, #20]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3720      	adds	r7, #32
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	2000000c 	.word	0x2000000c
 8007668:	20000018 	.word	0x20000018

0800766c <findClassIndex>:

int findClassIndex(char* subcommand, int length)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < classLength; i++)
 8007676:	2300      	movs	r3, #0
 8007678:	60fb      	str	r3, [r7, #12]
 800767a:	e015      	b.n	80076a8 <findClassIndex+0x3c>
	{
		if (!strncmp(subcommand, classList[i].name, length))
 800767c:	4b10      	ldr	r3, [pc, #64]	@ (80076c0 <findClassIndex+0x54>)
 800767e:	6819      	ldr	r1, [r3, #0]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	4613      	mov	r3, r2
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	4413      	add	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	440b      	add	r3, r1
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	4619      	mov	r1, r3
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f001 fa0f 	bl	8008ab6 <strncmp>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <findClassIndex+0x36>
		{
			return i;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	e009      	b.n	80076b6 <findClassIndex+0x4a>
	for (int i = 0; i < classLength; i++)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	3301      	adds	r3, #1
 80076a6:	60fb      	str	r3, [r7, #12]
 80076a8:	4b06      	ldr	r3, [pc, #24]	@ (80076c4 <findClassIndex+0x58>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	dbe4      	blt.n	800767c <findClassIndex+0x10>
		}
	}

	return defaultClassIndex;
 80076b2:	4b05      	ldr	r3, [pc, #20]	@ (80076c8 <findClassIndex+0x5c>)
 80076b4:	681b      	ldr	r3, [r3, #0]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	20000508 	.word	0x20000508
 80076c4:	2000050c 	.word	0x2000050c
 80076c8:	2000001c 	.word	0x2000001c

080076cc <generateWordDirect>:

Word* generateWordDirect(char* command)
{
 80076cc:	b590      	push	{r4, r7, lr}
 80076ce:	b08d      	sub	sp, #52	@ 0x34
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
	Word* final = (Word*)malloc(sizeof(Word));
 80076d4:	2010      	movs	r0, #16
 80076d6:	f000 faed 	bl	8007cb4 <malloc>
 80076da:	4603      	mov	r3, r0
 80076dc:	61bb      	str	r3, [r7, #24]
	final->address = -1;
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	f04f 32ff 	mov.w	r2, #4294967295
 80076e4:	601a      	str	r2, [r3, #0]
	final->subwords = NULL;
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	2200      	movs	r2, #0
 80076ea:	609a      	str	r2, [r3, #8]
	final->subwordsCount = 0;
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	2200      	movs	r2, #0
 80076f0:	60da      	str	r2, [r3, #12]

	char* currSymbol = command;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int intermediateLength = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	Class* currentClass = classList;
 80076fa:	4b62      	ldr	r3, [pc, #392]	@ (8007884 <generateWordDirect+0x1b8>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	627b      	str	r3, [r7, #36]	@ 0x24
	int currentClassIndex = defaultClassIndex;
 8007700:	4b61      	ldr	r3, [pc, #388]	@ (8007888 <generateWordDirect+0x1bc>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	617b      	str	r3, [r7, #20]

	int isLast = 0;
 8007706:	2300      	movs	r3, #0
 8007708:	623b      	str	r3, [r7, #32]
	int firstSubWord = 1;
 800770a:	2301      	movs	r3, #1
 800770c:	61fb      	str	r3, [r7, #28]

	while (!isLast)
 800770e:	e0af      	b.n	8007870 <generateWordDirect+0x1a4>
	{
		isLast = *currSymbol == '\0';
 8007710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007712:	781b      	ldrb	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	bf0c      	ite	eq
 8007718:	2301      	moveq	r3, #1
 800771a:	2300      	movne	r3, #0
 800771c:	b2db      	uxtb	r3, r3
 800771e:	623b      	str	r3, [r7, #32]
		switch (*currSymbol)
 8007720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	2b3f      	cmp	r3, #63	@ 0x3f
 8007726:	d005      	beq.n	8007734 <generateWordDirect+0x68>
 8007728:	2b3f      	cmp	r3, #63	@ 0x3f
 800772a:	dc65      	bgt.n	80077f8 <generateWordDirect+0x12c>
 800772c:	2b00      	cmp	r3, #0
 800772e:	d001      	beq.n	8007734 <generateWordDirect+0x68>
 8007730:	2b3a      	cmp	r3, #58	@ 0x3a
 8007732:	d161      	bne.n	80077f8 <generateWordDirect+0x12c>
		{
		case ':':
		case '\0':
		case '?':

			if (intermediateLength == 0) break;
 8007734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007736:	2b00      	cmp	r3, #0
 8007738:	d062      	beq.n	8007800 <generateWordDirect+0x134>
			if (final->address == -1)
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007742:	d10a      	bne.n	800775a <generateWordDirect+0x8e>
			{
				final->address = atoi(currSymbol - intermediateLength);
 8007744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007746:	425b      	negs	r3, r3
 8007748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800774a:	4413      	add	r3, r2
 800774c:	4618      	mov	r0, r3
 800774e:	f000 fa91 	bl	8007c74 <atoi>
 8007752:	4602      	mov	r2, r0
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	e04b      	b.n	80077f2 <generateWordDirect+0x126>
			}

			else
			{
				if (firstSubWord)
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d020      	beq.n	80077a2 <generateWordDirect+0xd6>
				{
					int index = findClassIndex(currSymbol - intermediateLength, intermediateLength);
 8007760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007762:	425b      	negs	r3, r3
 8007764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007766:	4413      	add	r3, r2
 8007768:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800776a:	4618      	mov	r0, r3
 800776c:	f7ff ff7e 	bl	800766c <findClassIndex>
 8007770:	6138      	str	r0, [r7, #16]
					currentClass = &classList[index];
 8007772:	4b44      	ldr	r3, [pc, #272]	@ (8007884 <generateWordDirect+0x1b8>)
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4613      	mov	r3, r2
 800777a:	005b      	lsls	r3, r3, #1
 800777c:	4413      	add	r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	440b      	add	r3, r1
 8007782:	627b      	str	r3, [r7, #36]	@ 0x24
					final->classIndex = index;
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	605a      	str	r2, [r3, #4]
					currentClassIndex = index;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	617b      	str	r3, [r7, #20]
					firstSubWord = 0;
 800778e:	2300      	movs	r3, #0
 8007790:	61fb      	str	r3, [r7, #28]
					if (currentClassIndex != defaultClassIndex)
 8007792:	4b3d      	ldr	r3, [pc, #244]	@ (8007888 <generateWordDirect+0x1bc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	697a      	ldr	r2, [r7, #20]
 8007798:	429a      	cmp	r2, r3
 800779a:	d002      	beq.n	80077a2 <generateWordDirect+0xd6>
					{
						intermediateLength = 0;
 800779c:	2300      	movs	r3, #0
 800779e:	62bb      	str	r3, [r7, #40]	@ 0x28
						break;
 80077a0:	e02f      	b.n	8007802 <generateWordDirect+0x136>
					}
				}

				final->subwordsCount++;
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	60da      	str	r2, [r3, #12]
				Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword*));
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	4619      	mov	r1, r3
 80077b8:	4610      	mov	r0, r2
 80077ba:	f000 fb39 	bl	8007e30 <realloc>
 80077be:	60f8      	str	r0, [r7, #12]
				if (intermediate != NULL)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d015      	beq.n	80077f2 <generateWordDirect+0x126>
				{
					final->subwords = intermediate;																				///??????
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	609a      	str	r2, [r3, #8]
					final->subwords[final->subwordsCount - 1] = generateSubwordn(currSymbol - intermediateLength, intermediateLength, currentClass);
 80077cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ce:	425b      	negs	r3, r3
 80077d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077d2:	18d0      	adds	r0, r2, r3
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80077e0:	3b01      	subs	r3, #1
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	18d4      	adds	r4, r2, r3
 80077e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077ea:	f7ff feb9 	bl	8007560 <generateSubwordn>
 80077ee:	4603      	mov	r3, r0
 80077f0:	6023      	str	r3, [r4, #0]
				}
			}

			intermediateLength = 0;
 80077f2:	2300      	movs	r3, #0
 80077f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			break;
 80077f6:	e004      	b.n	8007802 <generateWordDirect+0x136>

		default:
			intermediateLength++;
 80077f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fa:	3301      	adds	r3, #1
 80077fc:	62bb      	str	r3, [r7, #40]	@ 0x28
			break;
 80077fe:	e000      	b.n	8007802 <generateWordDirect+0x136>
			if (intermediateLength == 0) break;
 8007800:	bf00      	nop

		}

		if (*currSymbol == '?')
 8007802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	2b3f      	cmp	r3, #63	@ 0x3f
 8007808:	d128      	bne.n	800785c <generateWordDirect+0x190>
		{
			final->subwordsCount++;
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	1c5a      	adds	r2, r3, #1
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	60da      	str	r2, [r3, #12]
			Subword** intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	4619      	mov	r1, r3
 800781e:	460b      	mov	r3, r1
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	440b      	add	r3, r1
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4619      	mov	r1, r3
 8007828:	4610      	mov	r0, r2
 800782a:	f000 fb01 	bl	8007e30 <realloc>
 800782e:	60b8      	str	r0, [r7, #8]
			if (intermediate != NULL)
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d012      	beq.n	800785c <generateWordDirect+0x190>
			{
				final->subwords = intermediate;																						///??????
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	609a      	str	r2, [r3, #8]
				final->subwords[final->subwordsCount - 1] = generateSubwordn("?", 1, currentClass);
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007848:	3b01      	subs	r3, #1
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	18d4      	adds	r4, r2, r3
 800784e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007850:	2101      	movs	r1, #1
 8007852:	480e      	ldr	r0, [pc, #56]	@ (800788c <generateWordDirect+0x1c0>)
 8007854:	f7ff fe84 	bl	8007560 <generateSubwordn>
 8007858:	4603      	mov	r3, r0
 800785a:	6023      	str	r3, [r4, #0]
			}
		}

		currSymbol += !isLast;
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	2b00      	cmp	r3, #0
 8007860:	bf0c      	ite	eq
 8007862:	2301      	moveq	r3, #1
 8007864:	2300      	movne	r3, #0
 8007866:	b2db      	uxtb	r3, r3
 8007868:	461a      	mov	r2, r3
 800786a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800786c:	4413      	add	r3, r2
 800786e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (!isLast)
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	2b00      	cmp	r3, #0
 8007874:	f43f af4c 	beq.w	8007710 <generateWordDirect+0x44>
	}

	return final;
 8007878:	69bb      	ldr	r3, [r7, #24]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3734      	adds	r7, #52	@ 0x34
 800787e:	46bd      	mov	sp, r7
 8007880:	bd90      	pop	{r4, r7, pc}
 8007882:	bf00      	nop
 8007884:	20000508 	.word	0x20000508
 8007888:	2000001c 	.word	0x2000001c
 800788c:	0800b78c 	.word	0x0800b78c

08007890 <executeWord>:

void executeWord(Word* word)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	if (word->subwordsCount < 1) return;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	2b00      	cmp	r3, #0
 800789e:	dd27      	ble.n	80078f0 <executeWord+0x60>
	if (word->subwords == NULL) return;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d025      	beq.n	80078f4 <executeWord+0x64>
	if (word->subwords[0]->type != function) return;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d121      	bne.n	80078f8 <executeWord+0x68>
	int classIndex = word->classIndex;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	60fb      	str	r3, [r7, #12]
	int functionIndex = word->subwords[0]->functionIndex;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	60bb      	str	r3, [r7, #8]
	classList[classIndex].functions[functionIndex].run(word->subwords + 1, word->subwordsCount - 1);
 80078c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007900 <executeWord+0x70>)
 80078c6:	6819      	ldr	r1, [r3, #0]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	4613      	mov	r3, r2
 80078cc:	005b      	lsls	r3, r3, #1
 80078ce:	4413      	add	r3, r2
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	440b      	add	r3, r1
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	00db      	lsls	r3, r3, #3
 80078da:	4413      	add	r3, r2
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	6892      	ldr	r2, [r2, #8]
 80078e2:	1d10      	adds	r0, r2, #4
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	68d2      	ldr	r2, [r2, #12]
 80078e8:	3a01      	subs	r2, #1
 80078ea:	4611      	mov	r1, r2
 80078ec:	4798      	blx	r3
 80078ee:	e004      	b.n	80078fa <executeWord+0x6a>
	if (word->subwordsCount < 1) return;
 80078f0:	bf00      	nop
 80078f2:	e002      	b.n	80078fa <executeWord+0x6a>
	if (word->subwords == NULL) return;
 80078f4:	bf00      	nop
 80078f6:	e000      	b.n	80078fa <executeWord+0x6a>
	if (word->subwords[0]->type != function) return;
 80078f8:	bf00      	nop
}
 80078fa:	3710      	adds	r7, #16
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	20000508 	.word	0x20000508

08007904 <addClass>:
	if (isDefault) defaultClassIndex = classLength;
	classLength++;
}

void addClass(Class* class, int isDefault)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
	classList = (Class*)realloc(classList, (classLength + 1) * sizeof(Class));
 800790e:	4b17      	ldr	r3, [pc, #92]	@ (800796c <addClass+0x68>)
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	4b17      	ldr	r3, [pc, #92]	@ (8007970 <addClass+0x6c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3301      	adds	r3, #1
 8007918:	4619      	mov	r1, r3
 800791a:	460b      	mov	r3, r1
 800791c:	005b      	lsls	r3, r3, #1
 800791e:	440b      	add	r3, r1
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	4619      	mov	r1, r3
 8007924:	4610      	mov	r0, r2
 8007926:	f000 fa83 	bl	8007e30 <realloc>
 800792a:	4603      	mov	r3, r0
 800792c:	4a0f      	ldr	r2, [pc, #60]	@ (800796c <addClass+0x68>)
 800792e:	6013      	str	r3, [r2, #0]
	classList[classLength] = *class;
 8007930:	4b0e      	ldr	r3, [pc, #56]	@ (800796c <addClass+0x68>)
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	4b0e      	ldr	r3, [pc, #56]	@ (8007970 <addClass+0x6c>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4619      	mov	r1, r3
 800793a:	460b      	mov	r3, r1
 800793c:	005b      	lsls	r3, r3, #1
 800793e:	440b      	add	r3, r1
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4413      	add	r3, r2
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	ca07      	ldmia	r2, {r0, r1, r2}
 8007948:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (isDefault) defaultClassIndex = classLength;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <addClass+0x56>
 8007952:	4b07      	ldr	r3, [pc, #28]	@ (8007970 <addClass+0x6c>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a07      	ldr	r2, [pc, #28]	@ (8007974 <addClass+0x70>)
 8007958:	6013      	str	r3, [r2, #0]
	classLength++;
 800795a:	4b05      	ldr	r3, [pc, #20]	@ (8007970 <addClass+0x6c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3301      	adds	r3, #1
 8007960:	4a03      	ldr	r2, [pc, #12]	@ (8007970 <addClass+0x6c>)
 8007962:	6013      	str	r3, [r2, #0]
}
 8007964:	bf00      	nop
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	20000508 	.word	0x20000508
 8007970:	2000050c 	.word	0x2000050c
 8007974:	2000001c 	.word	0x2000001c

08007978 <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af04      	add	r7, sp, #16
 800797e:	4603      	mov	r3, r0
 8007980:	603a      	str	r2, [r7, #0]
 8007982:	80fb      	strh	r3, [r7, #6]
 8007984:	460b      	mov	r3, r1
 8007986:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 8007988:	88fb      	ldrh	r3, [r7, #6]
 800798a:	005b      	lsls	r3, r3, #1
 800798c:	b299      	uxth	r1, r3
 800798e:	88ba      	ldrh	r2, [r7, #4]
 8007990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007994:	9302      	str	r3, [sp, #8]
 8007996:	2301      	movs	r3, #1
 8007998:	9301      	str	r3, [sp, #4]
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	2301      	movs	r3, #1
 80079a0:	4803      	ldr	r0, [pc, #12]	@ (80079b0 <writeToRegister+0x38>)
 80079a2:	f7fb fbc7 	bl	8003134 <HAL_I2C_Mem_Write>
}
 80079a6:	bf00      	nop
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	20000514 	.word	0x20000514

080079b4 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 80079b4:	b084      	sub	sp, #16
 80079b6:	b590      	push	{r4, r7, lr}
 80079b8:	b083      	sub	sp, #12
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	4604      	mov	r4, r0
 80079be:	f107 001c 	add.w	r0, r7, #28
 80079c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80079c6:	4623      	mov	r3, r4
 80079c8:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 80079ca:	4a0a      	ldr	r2, [pc, #40]	@ (80079f4 <TCA_Init+0x40>)
 80079cc:	79fb      	ldrb	r3, [r7, #7]
 80079ce:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 80079d0:	4b09      	ldr	r3, [pc, #36]	@ (80079f8 <TCA_Init+0x44>)
 80079d2:	4618      	mov	r0, r3
 80079d4:	f107 031c 	add.w	r3, r7, #28
 80079d8:	2254      	movs	r2, #84	@ 0x54
 80079da:	4619      	mov	r1, r3
 80079dc:	f001 f92d 	bl	8008c3a <memcpy>
	is_initialised = 1;
 80079e0:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <TCA_Init+0x48>)
 80079e2:	2201      	movs	r2, #1
 80079e4:	701a      	strb	r2, [r3, #0]
}
 80079e6:	bf00      	nop
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80079f0:	b004      	add	sp, #16
 80079f2:	4770      	bx	lr
 80079f4:	20000024 	.word	0x20000024
 80079f8:	20000514 	.word	0x20000514
 80079fc:	20000510 	.word	0x20000510

08007a00 <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8007a0a:	4b25      	ldr	r3, [pc, #148]	@ (8007aa0 <TCA_PinMode+0xa0>)
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d03d      	beq.n	8007a8e <TCA_PinMode+0x8e>
	if(pin > 15) return;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b0f      	cmp	r3, #15
 8007a16:	d83c      	bhi.n	8007a92 <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <TCA_PinMode+0x24>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d138      	bne.n	8007a96 <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f003 0307 	and.w	r3, r3, #7
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a30:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b07      	cmp	r3, #7
 8007a36:	d801      	bhi.n	8007a3c <TCA_PinMode+0x3c>
 8007a38:	2306      	movs	r3, #6
 8007a3a:	e000      	b.n	8007a3e <TCA_PinMode+0x3e>
 8007a3c:	2307      	movs	r3, #7
 8007a3e:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b07      	cmp	r3, #7
 8007a44:	d801      	bhi.n	8007a4a <TCA_PinMode+0x4a>
 8007a46:	4b17      	ldr	r3, [pc, #92]	@ (8007aa4 <TCA_PinMode+0xa4>)
 8007a48:	e000      	b.n	8007a4c <TCA_PinMode+0x4c>
 8007a4a:	4b17      	ldr	r3, [pc, #92]	@ (8007aa8 <TCA_PinMode+0xa8>)
 8007a4c:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d007      	beq.n	8007a64 <TCA_PinMode+0x64>
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	781a      	ldrb	r2, [r3, #0]
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	b2da      	uxtb	r2, r3
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	701a      	strb	r2, [r3, #0]
 8007a62:	e00b      	b.n	8007a7c <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	b25a      	sxtb	r2, r3
 8007a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a6e:	43db      	mvns	r3, r3
 8007a70:	b25b      	sxtb	r3, r3
 8007a72:	4013      	ands	r3, r2
 8007a74:	b25b      	sxtb	r3, r3
 8007a76:	b2da      	uxtb	r2, r3
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8007a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007aac <TCA_PinMode+0xac>)
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	4618      	mov	r0, r3
 8007a82:	89bb      	ldrh	r3, [r7, #12]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	4619      	mov	r1, r3
 8007a88:	f7ff ff76 	bl	8007978 <writeToRegister>
 8007a8c:	e004      	b.n	8007a98 <TCA_PinMode+0x98>
	if(!is_initialised) return;
 8007a8e:	bf00      	nop
 8007a90:	e002      	b.n	8007a98 <TCA_PinMode+0x98>
	if(pin > 15) return;
 8007a92:	bf00      	nop
 8007a94:	e000      	b.n	8007a98 <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 8007a96:	bf00      	nop
}
 8007a98:	3710      	adds	r7, #16
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000510 	.word	0x20000510
 8007aa4:	20000022 	.word	0x20000022
 8007aa8:	20000023 	.word	0x20000023
 8007aac:	20000024 	.word	0x20000024

08007ab0 <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8007aba:	4b25      	ldr	r3, [pc, #148]	@ (8007b50 <TCA_WritePin+0xa0>)
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d03d      	beq.n	8007b3e <TCA_WritePin+0x8e>
	if(pin > 15) return;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b0f      	cmp	r3, #15
 8007ac6:	d83c      	bhi.n	8007b42 <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <TCA_WritePin+0x24>
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d138      	bne.n	8007b46 <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f003 0307 	and.w	r3, r3, #7
 8007ada:	2201      	movs	r2, #1
 8007adc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae0:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2b07      	cmp	r3, #7
 8007ae6:	d801      	bhi.n	8007aec <TCA_WritePin+0x3c>
 8007ae8:	2302      	movs	r3, #2
 8007aea:	e000      	b.n	8007aee <TCA_WritePin+0x3e>
 8007aec:	2303      	movs	r3, #3
 8007aee:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2b07      	cmp	r3, #7
 8007af4:	d801      	bhi.n	8007afa <TCA_WritePin+0x4a>
 8007af6:	4b17      	ldr	r3, [pc, #92]	@ (8007b54 <TCA_WritePin+0xa4>)
 8007af8:	e000      	b.n	8007afc <TCA_WritePin+0x4c>
 8007afa:	4b17      	ldr	r3, [pc, #92]	@ (8007b58 <TCA_WritePin+0xa8>)
 8007afc:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d007      	beq.n	8007b14 <TCA_WritePin+0x64>
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	781a      	ldrb	r2, [r3, #0]
 8007b08:	7bfb      	ldrb	r3, [r7, #15]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	701a      	strb	r2, [r3, #0]
 8007b12:	e00b      	b.n	8007b2c <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	b25a      	sxtb	r2, r3
 8007b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b1e:	43db      	mvns	r3, r3
 8007b20:	b25b      	sxtb	r3, r3
 8007b22:	4013      	ands	r3, r2
 8007b24:	b25b      	sxtb	r3, r3
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8007b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b5c <TCA_WritePin+0xac>)
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	4618      	mov	r0, r3
 8007b32:	89bb      	ldrh	r3, [r7, #12]
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	4619      	mov	r1, r3
 8007b38:	f7ff ff1e 	bl	8007978 <writeToRegister>
 8007b3c:	e004      	b.n	8007b48 <TCA_WritePin+0x98>
	if(!is_initialised) return;
 8007b3e:	bf00      	nop
 8007b40:	e002      	b.n	8007b48 <TCA_WritePin+0x98>
	if(pin > 15) return;
 8007b42:	bf00      	nop
 8007b44:	e000      	b.n	8007b48 <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 8007b46:	bf00      	nop
}
 8007b48:	3710      	adds	r7, #16
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	20000510 	.word	0x20000510
 8007b54:	20000020 	.word	0x20000020
 8007b58:	20000021 	.word	0x20000021
 8007b5c:	20000024 	.word	0x20000024

08007b60 <process_init>:
#include "process.h"
#include <stdint.h>
#include <string.h>

void process_init(ProcessList_struct* PROCESSLIST)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
	memset(PROCESSLIST->processQuery, 0, MAX_PROCESS-1 * sizeof(uint8_t));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2213      	movs	r2, #19
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 ff99 	bl	8008aa6 <memset>
	PROCESSLIST->processSize = 0;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	751a      	strb	r2, [r3, #20]
}
 8007b7a:	bf00      	nop
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <process_finish>:
	PROCESSLIST->processSize += 1;
	return 1;
}

void process_finish(ProcessList_struct* PROCESSLIST)
{
 8007b82:	b480      	push	{r7}
 8007b84:	b085      	sub	sp, #20
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
	if(PROCESSLIST->processSize != 0) return;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	7d1b      	ldrb	r3, [r3, #20]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d119      	bne.n	8007bc6 <process_finish+0x44>

	for(uint8_t i = 0; i < MAX_PROCESS-1; i++) PROCESSLIST->processQuery[i] = PROCESSLIST->processQuery[i+1];
 8007b92:	2300      	movs	r3, #0
 8007b94:	73fb      	strb	r3, [r7, #15]
 8007b96:	e009      	b.n	8007bac <process_finish+0x2a>
 8007b98:	7bfb      	ldrb	r3, [r7, #15]
 8007b9a:	1c5a      	adds	r2, r3, #1
 8007b9c:	7bfb      	ldrb	r3, [r7, #15]
 8007b9e:	6879      	ldr	r1, [r7, #4]
 8007ba0:	5c89      	ldrb	r1, [r1, r2]
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	54d1      	strb	r1, [r2, r3]
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	73fb      	strb	r3, [r7, #15]
 8007bac:	7bfb      	ldrb	r3, [r7, #15]
 8007bae:	2b12      	cmp	r3, #18
 8007bb0:	d9f2      	bls.n	8007b98 <process_finish+0x16>
	PROCESSLIST->processQuery[MAX_PROCESS-1] = 0;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	74da      	strb	r2, [r3, #19]
	PROCESSLIST->processSize -= 1;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	7d1b      	ldrb	r3, [r3, #20]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	751a      	strb	r2, [r3, #20]
 8007bc4:	e000      	b.n	8007bc8 <process_finish+0x46>
	if(PROCESSLIST->processSize != 0) return;
 8007bc6:	bf00      	nop
}
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bc80      	pop	{r7}
 8007bce:	4770      	bx	lr

08007bd0 <to_signed_12bit>:
 */

#include "stdint.h"

int16_t to_signed_12bit(uint16_t value)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	80fb      	strh	r3, [r7, #6]
    // Mask to get the lower 12 bits
    value &= 0x0FFF;
 8007bda:	88fb      	ldrh	r3, [r7, #6]
 8007bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007be0:	80fb      	strh	r3, [r7, #6]

    // Check if the sign bit (bit 11) is set
    if (value & 0x0800) {
 8007be2:	88fb      	ldrh	r3, [r7, #6]
 8007be4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d005      	beq.n	8007bf8 <to_signed_12bit+0x28>
        // If sign bit is set, make it negative
        value |= 0xF000; // Set the upper 4 bits to 1 to preserve the sign in 16-bit signed int
 8007bec:	88fb      	ldrh	r3, [r7, #6]
 8007bee:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8007bf2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8007bf6:	80fb      	strh	r3, [r7, #6]
    }

    return (int16_t)value;
 8007bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bc80      	pop	{r7}
 8007c04:	4770      	bx	lr

08007c06 <trimInt>:

int trimInt(int integer, int min, int max)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b085      	sub	sp, #20
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	60f8      	str	r0, [r7, #12]
 8007c0e:	60b9      	str	r1, [r7, #8]
 8007c10:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	dd02      	ble.n	8007c20 <trimInt+0x1a>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	60fb      	str	r3, [r7, #12]
 8007c1e:	e005      	b.n	8007c2c <trimInt+0x26>
	else if(integer<min) integer = min;
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	da01      	bge.n	8007c2c <trimInt+0x26>
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	60fb      	str	r3, [r7, #12]
	return integer;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3714      	adds	r7, #20
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bc80      	pop	{r7}
 8007c36:	4770      	bx	lr

08007c38 <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 8007c44:	6879      	ldr	r1, [r7, #4]
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f7f9 fa58 	bl	80010fc <__aeabi_fcmpgt>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <trimFloat+0x20>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	60fb      	str	r3, [r7, #12]
 8007c56:	e008      	b.n	8007c6a <trimFloat+0x32>
	else if(floating<min) floating = min;
 8007c58:	68b9      	ldr	r1, [r7, #8]
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f7f9 fa30 	bl	80010c0 <__aeabi_fcmplt>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <trimFloat+0x32>
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	60fb      	str	r3, [r7, #12]
	return floating;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <atoi>:
 8007c74:	220a      	movs	r2, #10
 8007c76:	2100      	movs	r1, #0
 8007c78:	f000 b98a 	b.w	8007f90 <strtol>

08007c7c <calloc>:
 8007c7c:	4b02      	ldr	r3, [pc, #8]	@ (8007c88 <calloc+0xc>)
 8007c7e:	460a      	mov	r2, r1
 8007c80:	4601      	mov	r1, r0
 8007c82:	6818      	ldr	r0, [r3, #0]
 8007c84:	f000 b802 	b.w	8007c8c <_calloc_r>
 8007c88:	20000034 	.word	0x20000034

08007c8c <_calloc_r>:
 8007c8c:	b570      	push	{r4, r5, r6, lr}
 8007c8e:	fba1 5402 	umull	r5, r4, r1, r2
 8007c92:	b93c      	cbnz	r4, 8007ca4 <_calloc_r+0x18>
 8007c94:	4629      	mov	r1, r5
 8007c96:	f000 f83f 	bl	8007d18 <_malloc_r>
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	b928      	cbnz	r0, 8007caa <_calloc_r+0x1e>
 8007c9e:	2600      	movs	r6, #0
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	bd70      	pop	{r4, r5, r6, pc}
 8007ca4:	220c      	movs	r2, #12
 8007ca6:	6002      	str	r2, [r0, #0]
 8007ca8:	e7f9      	b.n	8007c9e <_calloc_r+0x12>
 8007caa:	462a      	mov	r2, r5
 8007cac:	4621      	mov	r1, r4
 8007cae:	f000 fefa 	bl	8008aa6 <memset>
 8007cb2:	e7f5      	b.n	8007ca0 <_calloc_r+0x14>

08007cb4 <malloc>:
 8007cb4:	4b02      	ldr	r3, [pc, #8]	@ (8007cc0 <malloc+0xc>)
 8007cb6:	4601      	mov	r1, r0
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	f000 b82d 	b.w	8007d18 <_malloc_r>
 8007cbe:	bf00      	nop
 8007cc0:	20000034 	.word	0x20000034

08007cc4 <free>:
 8007cc4:	4b02      	ldr	r3, [pc, #8]	@ (8007cd0 <free+0xc>)
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	6818      	ldr	r0, [r3, #0]
 8007cca:	f001 be15 	b.w	80098f8 <_free_r>
 8007cce:	bf00      	nop
 8007cd0:	20000034 	.word	0x20000034

08007cd4 <sbrk_aligned>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007d14 <sbrk_aligned+0x40>)
 8007cd8:	460c      	mov	r4, r1
 8007cda:	6831      	ldr	r1, [r6, #0]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	b911      	cbnz	r1, 8007ce6 <sbrk_aligned+0x12>
 8007ce0:	f000 ff46 	bl	8008b70 <_sbrk_r>
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 ff41 	bl	8008b70 <_sbrk_r>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d103      	bne.n	8007cfa <sbrk_aligned+0x26>
 8007cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	bd70      	pop	{r4, r5, r6, pc}
 8007cfa:	1cc4      	adds	r4, r0, #3
 8007cfc:	f024 0403 	bic.w	r4, r4, #3
 8007d00:	42a0      	cmp	r0, r4
 8007d02:	d0f8      	beq.n	8007cf6 <sbrk_aligned+0x22>
 8007d04:	1a21      	subs	r1, r4, r0
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 ff32 	bl	8008b70 <_sbrk_r>
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	d1f2      	bne.n	8007cf6 <sbrk_aligned+0x22>
 8007d10:	e7ef      	b.n	8007cf2 <sbrk_aligned+0x1e>
 8007d12:	bf00      	nop
 8007d14:	20000568 	.word	0x20000568

08007d18 <_malloc_r>:
 8007d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d1c:	1ccd      	adds	r5, r1, #3
 8007d1e:	f025 0503 	bic.w	r5, r5, #3
 8007d22:	3508      	adds	r5, #8
 8007d24:	2d0c      	cmp	r5, #12
 8007d26:	bf38      	it	cc
 8007d28:	250c      	movcc	r5, #12
 8007d2a:	2d00      	cmp	r5, #0
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	db01      	blt.n	8007d34 <_malloc_r+0x1c>
 8007d30:	42a9      	cmp	r1, r5
 8007d32:	d904      	bls.n	8007d3e <_malloc_r+0x26>
 8007d34:	230c      	movs	r3, #12
 8007d36:	6033      	str	r3, [r6, #0]
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e14 <_malloc_r+0xfc>
 8007d42:	f000 f869 	bl	8007e18 <__malloc_lock>
 8007d46:	f8d8 3000 	ldr.w	r3, [r8]
 8007d4a:	461c      	mov	r4, r3
 8007d4c:	bb44      	cbnz	r4, 8007da0 <_malloc_r+0x88>
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7ff ffbf 	bl	8007cd4 <sbrk_aligned>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	4604      	mov	r4, r0
 8007d5a:	d158      	bne.n	8007e0e <_malloc_r+0xf6>
 8007d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d60:	4627      	mov	r7, r4
 8007d62:	2f00      	cmp	r7, #0
 8007d64:	d143      	bne.n	8007dee <_malloc_r+0xd6>
 8007d66:	2c00      	cmp	r4, #0
 8007d68:	d04b      	beq.n	8007e02 <_malloc_r+0xea>
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	4630      	mov	r0, r6
 8007d70:	eb04 0903 	add.w	r9, r4, r3
 8007d74:	f000 fefc 	bl	8008b70 <_sbrk_r>
 8007d78:	4581      	cmp	r9, r0
 8007d7a:	d142      	bne.n	8007e02 <_malloc_r+0xea>
 8007d7c:	6821      	ldr	r1, [r4, #0]
 8007d7e:	4630      	mov	r0, r6
 8007d80:	1a6d      	subs	r5, r5, r1
 8007d82:	4629      	mov	r1, r5
 8007d84:	f7ff ffa6 	bl	8007cd4 <sbrk_aligned>
 8007d88:	3001      	adds	r0, #1
 8007d8a:	d03a      	beq.n	8007e02 <_malloc_r+0xea>
 8007d8c:	6823      	ldr	r3, [r4, #0]
 8007d8e:	442b      	add	r3, r5
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	f8d8 3000 	ldr.w	r3, [r8]
 8007d96:	685a      	ldr	r2, [r3, #4]
 8007d98:	bb62      	cbnz	r2, 8007df4 <_malloc_r+0xdc>
 8007d9a:	f8c8 7000 	str.w	r7, [r8]
 8007d9e:	e00f      	b.n	8007dc0 <_malloc_r+0xa8>
 8007da0:	6822      	ldr	r2, [r4, #0]
 8007da2:	1b52      	subs	r2, r2, r5
 8007da4:	d420      	bmi.n	8007de8 <_malloc_r+0xd0>
 8007da6:	2a0b      	cmp	r2, #11
 8007da8:	d917      	bls.n	8007dda <_malloc_r+0xc2>
 8007daa:	1961      	adds	r1, r4, r5
 8007dac:	42a3      	cmp	r3, r4
 8007dae:	6025      	str	r5, [r4, #0]
 8007db0:	bf18      	it	ne
 8007db2:	6059      	strne	r1, [r3, #4]
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	bf08      	it	eq
 8007db8:	f8c8 1000 	streq.w	r1, [r8]
 8007dbc:	5162      	str	r2, [r4, r5]
 8007dbe:	604b      	str	r3, [r1, #4]
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	f000 f82f 	bl	8007e24 <__malloc_unlock>
 8007dc6:	f104 000b 	add.w	r0, r4, #11
 8007dca:	1d23      	adds	r3, r4, #4
 8007dcc:	f020 0007 	bic.w	r0, r0, #7
 8007dd0:	1ac2      	subs	r2, r0, r3
 8007dd2:	bf1c      	itt	ne
 8007dd4:	1a1b      	subne	r3, r3, r0
 8007dd6:	50a3      	strne	r3, [r4, r2]
 8007dd8:	e7af      	b.n	8007d3a <_malloc_r+0x22>
 8007dda:	6862      	ldr	r2, [r4, #4]
 8007ddc:	42a3      	cmp	r3, r4
 8007dde:	bf0c      	ite	eq
 8007de0:	f8c8 2000 	streq.w	r2, [r8]
 8007de4:	605a      	strne	r2, [r3, #4]
 8007de6:	e7eb      	b.n	8007dc0 <_malloc_r+0xa8>
 8007de8:	4623      	mov	r3, r4
 8007dea:	6864      	ldr	r4, [r4, #4]
 8007dec:	e7ae      	b.n	8007d4c <_malloc_r+0x34>
 8007dee:	463c      	mov	r4, r7
 8007df0:	687f      	ldr	r7, [r7, #4]
 8007df2:	e7b6      	b.n	8007d62 <_malloc_r+0x4a>
 8007df4:	461a      	mov	r2, r3
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d1fb      	bne.n	8007df4 <_malloc_r+0xdc>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6053      	str	r3, [r2, #4]
 8007e00:	e7de      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e02:	230c      	movs	r3, #12
 8007e04:	4630      	mov	r0, r6
 8007e06:	6033      	str	r3, [r6, #0]
 8007e08:	f000 f80c 	bl	8007e24 <__malloc_unlock>
 8007e0c:	e794      	b.n	8007d38 <_malloc_r+0x20>
 8007e0e:	6005      	str	r5, [r0, #0]
 8007e10:	e7d6      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e12:	bf00      	nop
 8007e14:	2000056c 	.word	0x2000056c

08007e18 <__malloc_lock>:
 8007e18:	4801      	ldr	r0, [pc, #4]	@ (8007e20 <__malloc_lock+0x8>)
 8007e1a:	f000 bef6 	b.w	8008c0a <__retarget_lock_acquire_recursive>
 8007e1e:	bf00      	nop
 8007e20:	200006b0 	.word	0x200006b0

08007e24 <__malloc_unlock>:
 8007e24:	4801      	ldr	r0, [pc, #4]	@ (8007e2c <__malloc_unlock+0x8>)
 8007e26:	f000 bef1 	b.w	8008c0c <__retarget_lock_release_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	200006b0 	.word	0x200006b0

08007e30 <realloc>:
 8007e30:	4b02      	ldr	r3, [pc, #8]	@ (8007e3c <realloc+0xc>)
 8007e32:	460a      	mov	r2, r1
 8007e34:	4601      	mov	r1, r0
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	f000 b802 	b.w	8007e40 <_realloc_r>
 8007e3c:	20000034 	.word	0x20000034

08007e40 <_realloc_r>:
 8007e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e44:	4680      	mov	r8, r0
 8007e46:	4615      	mov	r5, r2
 8007e48:	460c      	mov	r4, r1
 8007e4a:	b921      	cbnz	r1, 8007e56 <_realloc_r+0x16>
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e52:	f7ff bf61 	b.w	8007d18 <_malloc_r>
 8007e56:	b92a      	cbnz	r2, 8007e64 <_realloc_r+0x24>
 8007e58:	f001 fd4e 	bl	80098f8 <_free_r>
 8007e5c:	2400      	movs	r4, #0
 8007e5e:	4620      	mov	r0, r4
 8007e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e64:	f002 f910 	bl	800a088 <_malloc_usable_size_r>
 8007e68:	4285      	cmp	r5, r0
 8007e6a:	4606      	mov	r6, r0
 8007e6c:	d802      	bhi.n	8007e74 <_realloc_r+0x34>
 8007e6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e72:	d8f4      	bhi.n	8007e5e <_realloc_r+0x1e>
 8007e74:	4629      	mov	r1, r5
 8007e76:	4640      	mov	r0, r8
 8007e78:	f7ff ff4e 	bl	8007d18 <_malloc_r>
 8007e7c:	4607      	mov	r7, r0
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	d0ec      	beq.n	8007e5c <_realloc_r+0x1c>
 8007e82:	42b5      	cmp	r5, r6
 8007e84:	462a      	mov	r2, r5
 8007e86:	4621      	mov	r1, r4
 8007e88:	bf28      	it	cs
 8007e8a:	4632      	movcs	r2, r6
 8007e8c:	f000 fed5 	bl	8008c3a <memcpy>
 8007e90:	4621      	mov	r1, r4
 8007e92:	4640      	mov	r0, r8
 8007e94:	f001 fd30 	bl	80098f8 <_free_r>
 8007e98:	463c      	mov	r4, r7
 8007e9a:	e7e0      	b.n	8007e5e <_realloc_r+0x1e>

08007e9c <_strtol_l.constprop.0>:
 8007e9c:	2b24      	cmp	r3, #36	@ 0x24
 8007e9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea2:	4686      	mov	lr, r0
 8007ea4:	4690      	mov	r8, r2
 8007ea6:	d801      	bhi.n	8007eac <_strtol_l.constprop.0+0x10>
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d106      	bne.n	8007eba <_strtol_l.constprop.0+0x1e>
 8007eac:	f000 fe82 	bl	8008bb4 <__errno>
 8007eb0:	2316      	movs	r3, #22
 8007eb2:	6003      	str	r3, [r0, #0]
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eba:	460d      	mov	r5, r1
 8007ebc:	4833      	ldr	r0, [pc, #204]	@ (8007f8c <_strtol_l.constprop.0+0xf0>)
 8007ebe:	462a      	mov	r2, r5
 8007ec0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ec4:	5d06      	ldrb	r6, [r0, r4]
 8007ec6:	f016 0608 	ands.w	r6, r6, #8
 8007eca:	d1f8      	bne.n	8007ebe <_strtol_l.constprop.0+0x22>
 8007ecc:	2c2d      	cmp	r4, #45	@ 0x2d
 8007ece:	d12d      	bne.n	8007f2c <_strtol_l.constprop.0+0x90>
 8007ed0:	2601      	movs	r6, #1
 8007ed2:	782c      	ldrb	r4, [r5, #0]
 8007ed4:	1c95      	adds	r5, r2, #2
 8007ed6:	f033 0210 	bics.w	r2, r3, #16
 8007eda:	d109      	bne.n	8007ef0 <_strtol_l.constprop.0+0x54>
 8007edc:	2c30      	cmp	r4, #48	@ 0x30
 8007ede:	d12a      	bne.n	8007f36 <_strtol_l.constprop.0+0x9a>
 8007ee0:	782a      	ldrb	r2, [r5, #0]
 8007ee2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007ee6:	2a58      	cmp	r2, #88	@ 0x58
 8007ee8:	d125      	bne.n	8007f36 <_strtol_l.constprop.0+0x9a>
 8007eea:	2310      	movs	r3, #16
 8007eec:	786c      	ldrb	r4, [r5, #1]
 8007eee:	3502      	adds	r5, #2
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007ef6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007efa:	fbbc f9f3 	udiv	r9, ip, r3
 8007efe:	4610      	mov	r0, r2
 8007f00:	fb03 ca19 	mls	sl, r3, r9, ip
 8007f04:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007f08:	2f09      	cmp	r7, #9
 8007f0a:	d81b      	bhi.n	8007f44 <_strtol_l.constprop.0+0xa8>
 8007f0c:	463c      	mov	r4, r7
 8007f0e:	42a3      	cmp	r3, r4
 8007f10:	dd27      	ble.n	8007f62 <_strtol_l.constprop.0+0xc6>
 8007f12:	1c57      	adds	r7, r2, #1
 8007f14:	d007      	beq.n	8007f26 <_strtol_l.constprop.0+0x8a>
 8007f16:	4581      	cmp	r9, r0
 8007f18:	d320      	bcc.n	8007f5c <_strtol_l.constprop.0+0xc0>
 8007f1a:	d101      	bne.n	8007f20 <_strtol_l.constprop.0+0x84>
 8007f1c:	45a2      	cmp	sl, r4
 8007f1e:	db1d      	blt.n	8007f5c <_strtol_l.constprop.0+0xc0>
 8007f20:	2201      	movs	r2, #1
 8007f22:	fb00 4003 	mla	r0, r0, r3, r4
 8007f26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f2a:	e7eb      	b.n	8007f04 <_strtol_l.constprop.0+0x68>
 8007f2c:	2c2b      	cmp	r4, #43	@ 0x2b
 8007f2e:	bf04      	itt	eq
 8007f30:	782c      	ldrbeq	r4, [r5, #0]
 8007f32:	1c95      	addeq	r5, r2, #2
 8007f34:	e7cf      	b.n	8007ed6 <_strtol_l.constprop.0+0x3a>
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1da      	bne.n	8007ef0 <_strtol_l.constprop.0+0x54>
 8007f3a:	2c30      	cmp	r4, #48	@ 0x30
 8007f3c:	bf0c      	ite	eq
 8007f3e:	2308      	moveq	r3, #8
 8007f40:	230a      	movne	r3, #10
 8007f42:	e7d5      	b.n	8007ef0 <_strtol_l.constprop.0+0x54>
 8007f44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007f48:	2f19      	cmp	r7, #25
 8007f4a:	d801      	bhi.n	8007f50 <_strtol_l.constprop.0+0xb4>
 8007f4c:	3c37      	subs	r4, #55	@ 0x37
 8007f4e:	e7de      	b.n	8007f0e <_strtol_l.constprop.0+0x72>
 8007f50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007f54:	2f19      	cmp	r7, #25
 8007f56:	d804      	bhi.n	8007f62 <_strtol_l.constprop.0+0xc6>
 8007f58:	3c57      	subs	r4, #87	@ 0x57
 8007f5a:	e7d8      	b.n	8007f0e <_strtol_l.constprop.0+0x72>
 8007f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f60:	e7e1      	b.n	8007f26 <_strtol_l.constprop.0+0x8a>
 8007f62:	1c53      	adds	r3, r2, #1
 8007f64:	d108      	bne.n	8007f78 <_strtol_l.constprop.0+0xdc>
 8007f66:	2322      	movs	r3, #34	@ 0x22
 8007f68:	4660      	mov	r0, ip
 8007f6a:	f8ce 3000 	str.w	r3, [lr]
 8007f6e:	f1b8 0f00 	cmp.w	r8, #0
 8007f72:	d0a0      	beq.n	8007eb6 <_strtol_l.constprop.0+0x1a>
 8007f74:	1e69      	subs	r1, r5, #1
 8007f76:	e006      	b.n	8007f86 <_strtol_l.constprop.0+0xea>
 8007f78:	b106      	cbz	r6, 8007f7c <_strtol_l.constprop.0+0xe0>
 8007f7a:	4240      	negs	r0, r0
 8007f7c:	f1b8 0f00 	cmp.w	r8, #0
 8007f80:	d099      	beq.n	8007eb6 <_strtol_l.constprop.0+0x1a>
 8007f82:	2a00      	cmp	r2, #0
 8007f84:	d1f6      	bne.n	8007f74 <_strtol_l.constprop.0+0xd8>
 8007f86:	f8c8 1000 	str.w	r1, [r8]
 8007f8a:	e794      	b.n	8007eb6 <_strtol_l.constprop.0+0x1a>
 8007f8c:	0800b7c3 	.word	0x0800b7c3

08007f90 <strtol>:
 8007f90:	4613      	mov	r3, r2
 8007f92:	460a      	mov	r2, r1
 8007f94:	4601      	mov	r1, r0
 8007f96:	4802      	ldr	r0, [pc, #8]	@ (8007fa0 <strtol+0x10>)
 8007f98:	6800      	ldr	r0, [r0, #0]
 8007f9a:	f7ff bf7f 	b.w	8007e9c <_strtol_l.constprop.0>
 8007f9e:	bf00      	nop
 8007fa0:	20000034 	.word	0x20000034

08007fa4 <__cvt>:
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007faa:	461d      	mov	r5, r3
 8007fac:	bfbb      	ittet	lt
 8007fae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007fb2:	461d      	movlt	r5, r3
 8007fb4:	2300      	movge	r3, #0
 8007fb6:	232d      	movlt	r3, #45	@ 0x2d
 8007fb8:	b088      	sub	sp, #32
 8007fba:	4614      	mov	r4, r2
 8007fbc:	bfb8      	it	lt
 8007fbe:	4614      	movlt	r4, r2
 8007fc0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007fc2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007fc4:	7013      	strb	r3, [r2, #0]
 8007fc6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fc8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007fcc:	f023 0820 	bic.w	r8, r3, #32
 8007fd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fd4:	d005      	beq.n	8007fe2 <__cvt+0x3e>
 8007fd6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007fda:	d100      	bne.n	8007fde <__cvt+0x3a>
 8007fdc:	3601      	adds	r6, #1
 8007fde:	2302      	movs	r3, #2
 8007fe0:	e000      	b.n	8007fe4 <__cvt+0x40>
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	aa07      	add	r2, sp, #28
 8007fe6:	9204      	str	r2, [sp, #16]
 8007fe8:	aa06      	add	r2, sp, #24
 8007fea:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007fee:	e9cd 3600 	strd	r3, r6, [sp]
 8007ff2:	4622      	mov	r2, r4
 8007ff4:	462b      	mov	r3, r5
 8007ff6:	f000 feb7 	bl	8008d68 <_dtoa_r>
 8007ffa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007ffe:	4607      	mov	r7, r0
 8008000:	d119      	bne.n	8008036 <__cvt+0x92>
 8008002:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008004:	07db      	lsls	r3, r3, #31
 8008006:	d50e      	bpl.n	8008026 <__cvt+0x82>
 8008008:	eb00 0906 	add.w	r9, r0, r6
 800800c:	2200      	movs	r2, #0
 800800e:	2300      	movs	r3, #0
 8008010:	4620      	mov	r0, r4
 8008012:	4629      	mov	r1, r5
 8008014:	f7f8 fcc8 	bl	80009a8 <__aeabi_dcmpeq>
 8008018:	b108      	cbz	r0, 800801e <__cvt+0x7a>
 800801a:	f8cd 901c 	str.w	r9, [sp, #28]
 800801e:	2230      	movs	r2, #48	@ 0x30
 8008020:	9b07      	ldr	r3, [sp, #28]
 8008022:	454b      	cmp	r3, r9
 8008024:	d31e      	bcc.n	8008064 <__cvt+0xc0>
 8008026:	4638      	mov	r0, r7
 8008028:	9b07      	ldr	r3, [sp, #28]
 800802a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800802c:	1bdb      	subs	r3, r3, r7
 800802e:	6013      	str	r3, [r2, #0]
 8008030:	b008      	add	sp, #32
 8008032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008036:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800803a:	eb00 0906 	add.w	r9, r0, r6
 800803e:	d1e5      	bne.n	800800c <__cvt+0x68>
 8008040:	7803      	ldrb	r3, [r0, #0]
 8008042:	2b30      	cmp	r3, #48	@ 0x30
 8008044:	d10a      	bne.n	800805c <__cvt+0xb8>
 8008046:	2200      	movs	r2, #0
 8008048:	2300      	movs	r3, #0
 800804a:	4620      	mov	r0, r4
 800804c:	4629      	mov	r1, r5
 800804e:	f7f8 fcab 	bl	80009a8 <__aeabi_dcmpeq>
 8008052:	b918      	cbnz	r0, 800805c <__cvt+0xb8>
 8008054:	f1c6 0601 	rsb	r6, r6, #1
 8008058:	f8ca 6000 	str.w	r6, [sl]
 800805c:	f8da 3000 	ldr.w	r3, [sl]
 8008060:	4499      	add	r9, r3
 8008062:	e7d3      	b.n	800800c <__cvt+0x68>
 8008064:	1c59      	adds	r1, r3, #1
 8008066:	9107      	str	r1, [sp, #28]
 8008068:	701a      	strb	r2, [r3, #0]
 800806a:	e7d9      	b.n	8008020 <__cvt+0x7c>

0800806c <__exponent>:
 800806c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800806e:	2900      	cmp	r1, #0
 8008070:	bfb6      	itet	lt
 8008072:	232d      	movlt	r3, #45	@ 0x2d
 8008074:	232b      	movge	r3, #43	@ 0x2b
 8008076:	4249      	neglt	r1, r1
 8008078:	2909      	cmp	r1, #9
 800807a:	7002      	strb	r2, [r0, #0]
 800807c:	7043      	strb	r3, [r0, #1]
 800807e:	dd29      	ble.n	80080d4 <__exponent+0x68>
 8008080:	f10d 0307 	add.w	r3, sp, #7
 8008084:	461d      	mov	r5, r3
 8008086:	270a      	movs	r7, #10
 8008088:	fbb1 f6f7 	udiv	r6, r1, r7
 800808c:	461a      	mov	r2, r3
 800808e:	fb07 1416 	mls	r4, r7, r6, r1
 8008092:	3430      	adds	r4, #48	@ 0x30
 8008094:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008098:	460c      	mov	r4, r1
 800809a:	2c63      	cmp	r4, #99	@ 0x63
 800809c:	4631      	mov	r1, r6
 800809e:	f103 33ff 	add.w	r3, r3, #4294967295
 80080a2:	dcf1      	bgt.n	8008088 <__exponent+0x1c>
 80080a4:	3130      	adds	r1, #48	@ 0x30
 80080a6:	1e94      	subs	r4, r2, #2
 80080a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80080ac:	4623      	mov	r3, r4
 80080ae:	1c41      	adds	r1, r0, #1
 80080b0:	42ab      	cmp	r3, r5
 80080b2:	d30a      	bcc.n	80080ca <__exponent+0x5e>
 80080b4:	f10d 0309 	add.w	r3, sp, #9
 80080b8:	1a9b      	subs	r3, r3, r2
 80080ba:	42ac      	cmp	r4, r5
 80080bc:	bf88      	it	hi
 80080be:	2300      	movhi	r3, #0
 80080c0:	3302      	adds	r3, #2
 80080c2:	4403      	add	r3, r0
 80080c4:	1a18      	subs	r0, r3, r0
 80080c6:	b003      	add	sp, #12
 80080c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080d2:	e7ed      	b.n	80080b0 <__exponent+0x44>
 80080d4:	2330      	movs	r3, #48	@ 0x30
 80080d6:	3130      	adds	r1, #48	@ 0x30
 80080d8:	7083      	strb	r3, [r0, #2]
 80080da:	70c1      	strb	r1, [r0, #3]
 80080dc:	1d03      	adds	r3, r0, #4
 80080de:	e7f1      	b.n	80080c4 <__exponent+0x58>

080080e0 <_printf_float>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	b091      	sub	sp, #68	@ 0x44
 80080e6:	460c      	mov	r4, r1
 80080e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80080ec:	4616      	mov	r6, r2
 80080ee:	461f      	mov	r7, r3
 80080f0:	4605      	mov	r5, r0
 80080f2:	f000 fd05 	bl	8008b00 <_localeconv_r>
 80080f6:	6803      	ldr	r3, [r0, #0]
 80080f8:	4618      	mov	r0, r3
 80080fa:	9308      	str	r3, [sp, #32]
 80080fc:	f7f8 f828 	bl	8000150 <strlen>
 8008100:	2300      	movs	r3, #0
 8008102:	930e      	str	r3, [sp, #56]	@ 0x38
 8008104:	f8d8 3000 	ldr.w	r3, [r8]
 8008108:	9009      	str	r0, [sp, #36]	@ 0x24
 800810a:	3307      	adds	r3, #7
 800810c:	f023 0307 	bic.w	r3, r3, #7
 8008110:	f103 0208 	add.w	r2, r3, #8
 8008114:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008118:	f8d4 b000 	ldr.w	fp, [r4]
 800811c:	f8c8 2000 	str.w	r2, [r8]
 8008120:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008124:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008128:	930b      	str	r3, [sp, #44]	@ 0x2c
 800812a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800812e:	f04f 32ff 	mov.w	r2, #4294967295
 8008132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008136:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800813a:	4b9c      	ldr	r3, [pc, #624]	@ (80083ac <_printf_float+0x2cc>)
 800813c:	f7f8 fc66 	bl	8000a0c <__aeabi_dcmpun>
 8008140:	bb70      	cbnz	r0, 80081a0 <_printf_float+0xc0>
 8008142:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008146:	f04f 32ff 	mov.w	r2, #4294967295
 800814a:	4b98      	ldr	r3, [pc, #608]	@ (80083ac <_printf_float+0x2cc>)
 800814c:	f7f8 fc40 	bl	80009d0 <__aeabi_dcmple>
 8008150:	bb30      	cbnz	r0, 80081a0 <_printf_float+0xc0>
 8008152:	2200      	movs	r2, #0
 8008154:	2300      	movs	r3, #0
 8008156:	4640      	mov	r0, r8
 8008158:	4649      	mov	r1, r9
 800815a:	f7f8 fc2f 	bl	80009bc <__aeabi_dcmplt>
 800815e:	b110      	cbz	r0, 8008166 <_printf_float+0x86>
 8008160:	232d      	movs	r3, #45	@ 0x2d
 8008162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008166:	4a92      	ldr	r2, [pc, #584]	@ (80083b0 <_printf_float+0x2d0>)
 8008168:	4b92      	ldr	r3, [pc, #584]	@ (80083b4 <_printf_float+0x2d4>)
 800816a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800816e:	bf94      	ite	ls
 8008170:	4690      	movls	r8, r2
 8008172:	4698      	movhi	r8, r3
 8008174:	2303      	movs	r3, #3
 8008176:	f04f 0900 	mov.w	r9, #0
 800817a:	6123      	str	r3, [r4, #16]
 800817c:	f02b 0304 	bic.w	r3, fp, #4
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	4633      	mov	r3, r6
 8008184:	4621      	mov	r1, r4
 8008186:	4628      	mov	r0, r5
 8008188:	9700      	str	r7, [sp, #0]
 800818a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800818c:	f000 f9d4 	bl	8008538 <_printf_common>
 8008190:	3001      	adds	r0, #1
 8008192:	f040 8090 	bne.w	80082b6 <_printf_float+0x1d6>
 8008196:	f04f 30ff 	mov.w	r0, #4294967295
 800819a:	b011      	add	sp, #68	@ 0x44
 800819c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a0:	4642      	mov	r2, r8
 80081a2:	464b      	mov	r3, r9
 80081a4:	4640      	mov	r0, r8
 80081a6:	4649      	mov	r1, r9
 80081a8:	f7f8 fc30 	bl	8000a0c <__aeabi_dcmpun>
 80081ac:	b148      	cbz	r0, 80081c2 <_printf_float+0xe2>
 80081ae:	464b      	mov	r3, r9
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	bfb8      	it	lt
 80081b4:	232d      	movlt	r3, #45	@ 0x2d
 80081b6:	4a80      	ldr	r2, [pc, #512]	@ (80083b8 <_printf_float+0x2d8>)
 80081b8:	bfb8      	it	lt
 80081ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80081be:	4b7f      	ldr	r3, [pc, #508]	@ (80083bc <_printf_float+0x2dc>)
 80081c0:	e7d3      	b.n	800816a <_printf_float+0x8a>
 80081c2:	6863      	ldr	r3, [r4, #4]
 80081c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80081c8:	1c5a      	adds	r2, r3, #1
 80081ca:	d13f      	bne.n	800824c <_printf_float+0x16c>
 80081cc:	2306      	movs	r3, #6
 80081ce:	6063      	str	r3, [r4, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80081d6:	6023      	str	r3, [r4, #0]
 80081d8:	9206      	str	r2, [sp, #24]
 80081da:	aa0e      	add	r2, sp, #56	@ 0x38
 80081dc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80081e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80081e2:	9203      	str	r2, [sp, #12]
 80081e4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80081e8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	4642      	mov	r2, r8
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	4628      	mov	r0, r5
 80081f4:	464b      	mov	r3, r9
 80081f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80081f8:	f7ff fed4 	bl	8007fa4 <__cvt>
 80081fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80081fe:	4680      	mov	r8, r0
 8008200:	2947      	cmp	r1, #71	@ 0x47
 8008202:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008204:	d128      	bne.n	8008258 <_printf_float+0x178>
 8008206:	1cc8      	adds	r0, r1, #3
 8008208:	db02      	blt.n	8008210 <_printf_float+0x130>
 800820a:	6863      	ldr	r3, [r4, #4]
 800820c:	4299      	cmp	r1, r3
 800820e:	dd40      	ble.n	8008292 <_printf_float+0x1b2>
 8008210:	f1aa 0a02 	sub.w	sl, sl, #2
 8008214:	fa5f fa8a 	uxtb.w	sl, sl
 8008218:	4652      	mov	r2, sl
 800821a:	3901      	subs	r1, #1
 800821c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008220:	910d      	str	r1, [sp, #52]	@ 0x34
 8008222:	f7ff ff23 	bl	800806c <__exponent>
 8008226:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008228:	4681      	mov	r9, r0
 800822a:	1813      	adds	r3, r2, r0
 800822c:	2a01      	cmp	r2, #1
 800822e:	6123      	str	r3, [r4, #16]
 8008230:	dc02      	bgt.n	8008238 <_printf_float+0x158>
 8008232:	6822      	ldr	r2, [r4, #0]
 8008234:	07d2      	lsls	r2, r2, #31
 8008236:	d501      	bpl.n	800823c <_printf_float+0x15c>
 8008238:	3301      	adds	r3, #1
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008240:	2b00      	cmp	r3, #0
 8008242:	d09e      	beq.n	8008182 <_printf_float+0xa2>
 8008244:	232d      	movs	r3, #45	@ 0x2d
 8008246:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800824a:	e79a      	b.n	8008182 <_printf_float+0xa2>
 800824c:	2947      	cmp	r1, #71	@ 0x47
 800824e:	d1bf      	bne.n	80081d0 <_printf_float+0xf0>
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1bd      	bne.n	80081d0 <_printf_float+0xf0>
 8008254:	2301      	movs	r3, #1
 8008256:	e7ba      	b.n	80081ce <_printf_float+0xee>
 8008258:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800825c:	d9dc      	bls.n	8008218 <_printf_float+0x138>
 800825e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008262:	d118      	bne.n	8008296 <_printf_float+0x1b6>
 8008264:	2900      	cmp	r1, #0
 8008266:	6863      	ldr	r3, [r4, #4]
 8008268:	dd0b      	ble.n	8008282 <_printf_float+0x1a2>
 800826a:	6121      	str	r1, [r4, #16]
 800826c:	b913      	cbnz	r3, 8008274 <_printf_float+0x194>
 800826e:	6822      	ldr	r2, [r4, #0]
 8008270:	07d0      	lsls	r0, r2, #31
 8008272:	d502      	bpl.n	800827a <_printf_float+0x19a>
 8008274:	3301      	adds	r3, #1
 8008276:	440b      	add	r3, r1
 8008278:	6123      	str	r3, [r4, #16]
 800827a:	f04f 0900 	mov.w	r9, #0
 800827e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008280:	e7dc      	b.n	800823c <_printf_float+0x15c>
 8008282:	b913      	cbnz	r3, 800828a <_printf_float+0x1aa>
 8008284:	6822      	ldr	r2, [r4, #0]
 8008286:	07d2      	lsls	r2, r2, #31
 8008288:	d501      	bpl.n	800828e <_printf_float+0x1ae>
 800828a:	3302      	adds	r3, #2
 800828c:	e7f4      	b.n	8008278 <_printf_float+0x198>
 800828e:	2301      	movs	r3, #1
 8008290:	e7f2      	b.n	8008278 <_printf_float+0x198>
 8008292:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008296:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008298:	4299      	cmp	r1, r3
 800829a:	db05      	blt.n	80082a8 <_printf_float+0x1c8>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	6121      	str	r1, [r4, #16]
 80082a0:	07d8      	lsls	r0, r3, #31
 80082a2:	d5ea      	bpl.n	800827a <_printf_float+0x19a>
 80082a4:	1c4b      	adds	r3, r1, #1
 80082a6:	e7e7      	b.n	8008278 <_printf_float+0x198>
 80082a8:	2900      	cmp	r1, #0
 80082aa:	bfcc      	ite	gt
 80082ac:	2201      	movgt	r2, #1
 80082ae:	f1c1 0202 	rsble	r2, r1, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	e7e0      	b.n	8008278 <_printf_float+0x198>
 80082b6:	6823      	ldr	r3, [r4, #0]
 80082b8:	055a      	lsls	r2, r3, #21
 80082ba:	d407      	bmi.n	80082cc <_printf_float+0x1ec>
 80082bc:	6923      	ldr	r3, [r4, #16]
 80082be:	4642      	mov	r2, r8
 80082c0:	4631      	mov	r1, r6
 80082c2:	4628      	mov	r0, r5
 80082c4:	47b8      	blx	r7
 80082c6:	3001      	adds	r0, #1
 80082c8:	d12b      	bne.n	8008322 <_printf_float+0x242>
 80082ca:	e764      	b.n	8008196 <_printf_float+0xb6>
 80082cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082d0:	f240 80dc 	bls.w	800848c <_printf_float+0x3ac>
 80082d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082d8:	2200      	movs	r2, #0
 80082da:	2300      	movs	r3, #0
 80082dc:	f7f8 fb64 	bl	80009a8 <__aeabi_dcmpeq>
 80082e0:	2800      	cmp	r0, #0
 80082e2:	d033      	beq.n	800834c <_printf_float+0x26c>
 80082e4:	2301      	movs	r3, #1
 80082e6:	4631      	mov	r1, r6
 80082e8:	4628      	mov	r0, r5
 80082ea:	4a35      	ldr	r2, [pc, #212]	@ (80083c0 <_printf_float+0x2e0>)
 80082ec:	47b8      	blx	r7
 80082ee:	3001      	adds	r0, #1
 80082f0:	f43f af51 	beq.w	8008196 <_printf_float+0xb6>
 80082f4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80082f8:	4543      	cmp	r3, r8
 80082fa:	db02      	blt.n	8008302 <_printf_float+0x222>
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	07d8      	lsls	r0, r3, #31
 8008300:	d50f      	bpl.n	8008322 <_printf_float+0x242>
 8008302:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008306:	4631      	mov	r1, r6
 8008308:	4628      	mov	r0, r5
 800830a:	47b8      	blx	r7
 800830c:	3001      	adds	r0, #1
 800830e:	f43f af42 	beq.w	8008196 <_printf_float+0xb6>
 8008312:	f04f 0900 	mov.w	r9, #0
 8008316:	f108 38ff 	add.w	r8, r8, #4294967295
 800831a:	f104 0a1a 	add.w	sl, r4, #26
 800831e:	45c8      	cmp	r8, r9
 8008320:	dc09      	bgt.n	8008336 <_printf_float+0x256>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	079b      	lsls	r3, r3, #30
 8008326:	f100 8102 	bmi.w	800852e <_printf_float+0x44e>
 800832a:	68e0      	ldr	r0, [r4, #12]
 800832c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800832e:	4298      	cmp	r0, r3
 8008330:	bfb8      	it	lt
 8008332:	4618      	movlt	r0, r3
 8008334:	e731      	b.n	800819a <_printf_float+0xba>
 8008336:	2301      	movs	r3, #1
 8008338:	4652      	mov	r2, sl
 800833a:	4631      	mov	r1, r6
 800833c:	4628      	mov	r0, r5
 800833e:	47b8      	blx	r7
 8008340:	3001      	adds	r0, #1
 8008342:	f43f af28 	beq.w	8008196 <_printf_float+0xb6>
 8008346:	f109 0901 	add.w	r9, r9, #1
 800834a:	e7e8      	b.n	800831e <_printf_float+0x23e>
 800834c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800834e:	2b00      	cmp	r3, #0
 8008350:	dc38      	bgt.n	80083c4 <_printf_float+0x2e4>
 8008352:	2301      	movs	r3, #1
 8008354:	4631      	mov	r1, r6
 8008356:	4628      	mov	r0, r5
 8008358:	4a19      	ldr	r2, [pc, #100]	@ (80083c0 <_printf_float+0x2e0>)
 800835a:	47b8      	blx	r7
 800835c:	3001      	adds	r0, #1
 800835e:	f43f af1a 	beq.w	8008196 <_printf_float+0xb6>
 8008362:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8008366:	ea59 0303 	orrs.w	r3, r9, r3
 800836a:	d102      	bne.n	8008372 <_printf_float+0x292>
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	07d9      	lsls	r1, r3, #31
 8008370:	d5d7      	bpl.n	8008322 <_printf_float+0x242>
 8008372:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008376:	4631      	mov	r1, r6
 8008378:	4628      	mov	r0, r5
 800837a:	47b8      	blx	r7
 800837c:	3001      	adds	r0, #1
 800837e:	f43f af0a 	beq.w	8008196 <_printf_float+0xb6>
 8008382:	f04f 0a00 	mov.w	sl, #0
 8008386:	f104 0b1a 	add.w	fp, r4, #26
 800838a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800838c:	425b      	negs	r3, r3
 800838e:	4553      	cmp	r3, sl
 8008390:	dc01      	bgt.n	8008396 <_printf_float+0x2b6>
 8008392:	464b      	mov	r3, r9
 8008394:	e793      	b.n	80082be <_printf_float+0x1de>
 8008396:	2301      	movs	r3, #1
 8008398:	465a      	mov	r2, fp
 800839a:	4631      	mov	r1, r6
 800839c:	4628      	mov	r0, r5
 800839e:	47b8      	blx	r7
 80083a0:	3001      	adds	r0, #1
 80083a2:	f43f aef8 	beq.w	8008196 <_printf_float+0xb6>
 80083a6:	f10a 0a01 	add.w	sl, sl, #1
 80083aa:	e7ee      	b.n	800838a <_printf_float+0x2aa>
 80083ac:	7fefffff 	.word	0x7fefffff
 80083b0:	0800b8c3 	.word	0x0800b8c3
 80083b4:	0800b8c7 	.word	0x0800b8c7
 80083b8:	0800b8cb 	.word	0x0800b8cb
 80083bc:	0800b8cf 	.word	0x0800b8cf
 80083c0:	0800b8d3 	.word	0x0800b8d3
 80083c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80083ca:	4553      	cmp	r3, sl
 80083cc:	bfa8      	it	ge
 80083ce:	4653      	movge	r3, sl
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	4699      	mov	r9, r3
 80083d4:	dc36      	bgt.n	8008444 <_printf_float+0x364>
 80083d6:	f04f 0b00 	mov.w	fp, #0
 80083da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083de:	f104 021a 	add.w	r2, r4, #26
 80083e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80083e6:	eba3 0309 	sub.w	r3, r3, r9
 80083ea:	455b      	cmp	r3, fp
 80083ec:	dc31      	bgt.n	8008452 <_printf_float+0x372>
 80083ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083f0:	459a      	cmp	sl, r3
 80083f2:	dc3a      	bgt.n	800846a <_printf_float+0x38a>
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	07da      	lsls	r2, r3, #31
 80083f8:	d437      	bmi.n	800846a <_printf_float+0x38a>
 80083fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083fc:	ebaa 0903 	sub.w	r9, sl, r3
 8008400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008402:	ebaa 0303 	sub.w	r3, sl, r3
 8008406:	4599      	cmp	r9, r3
 8008408:	bfa8      	it	ge
 800840a:	4699      	movge	r9, r3
 800840c:	f1b9 0f00 	cmp.w	r9, #0
 8008410:	dc33      	bgt.n	800847a <_printf_float+0x39a>
 8008412:	f04f 0800 	mov.w	r8, #0
 8008416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800841a:	f104 0b1a 	add.w	fp, r4, #26
 800841e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008420:	ebaa 0303 	sub.w	r3, sl, r3
 8008424:	eba3 0309 	sub.w	r3, r3, r9
 8008428:	4543      	cmp	r3, r8
 800842a:	f77f af7a 	ble.w	8008322 <_printf_float+0x242>
 800842e:	2301      	movs	r3, #1
 8008430:	465a      	mov	r2, fp
 8008432:	4631      	mov	r1, r6
 8008434:	4628      	mov	r0, r5
 8008436:	47b8      	blx	r7
 8008438:	3001      	adds	r0, #1
 800843a:	f43f aeac 	beq.w	8008196 <_printf_float+0xb6>
 800843e:	f108 0801 	add.w	r8, r8, #1
 8008442:	e7ec      	b.n	800841e <_printf_float+0x33e>
 8008444:	4642      	mov	r2, r8
 8008446:	4631      	mov	r1, r6
 8008448:	4628      	mov	r0, r5
 800844a:	47b8      	blx	r7
 800844c:	3001      	adds	r0, #1
 800844e:	d1c2      	bne.n	80083d6 <_printf_float+0x2f6>
 8008450:	e6a1      	b.n	8008196 <_printf_float+0xb6>
 8008452:	2301      	movs	r3, #1
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	920a      	str	r2, [sp, #40]	@ 0x28
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	f43f ae9a 	beq.w	8008196 <_printf_float+0xb6>
 8008462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008464:	f10b 0b01 	add.w	fp, fp, #1
 8008468:	e7bb      	b.n	80083e2 <_printf_float+0x302>
 800846a:	4631      	mov	r1, r6
 800846c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008470:	4628      	mov	r0, r5
 8008472:	47b8      	blx	r7
 8008474:	3001      	adds	r0, #1
 8008476:	d1c0      	bne.n	80083fa <_printf_float+0x31a>
 8008478:	e68d      	b.n	8008196 <_printf_float+0xb6>
 800847a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800847c:	464b      	mov	r3, r9
 800847e:	4631      	mov	r1, r6
 8008480:	4628      	mov	r0, r5
 8008482:	4442      	add	r2, r8
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	d1c3      	bne.n	8008412 <_printf_float+0x332>
 800848a:	e684      	b.n	8008196 <_printf_float+0xb6>
 800848c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008490:	f1ba 0f01 	cmp.w	sl, #1
 8008494:	dc01      	bgt.n	800849a <_printf_float+0x3ba>
 8008496:	07db      	lsls	r3, r3, #31
 8008498:	d536      	bpl.n	8008508 <_printf_float+0x428>
 800849a:	2301      	movs	r3, #1
 800849c:	4642      	mov	r2, r8
 800849e:	4631      	mov	r1, r6
 80084a0:	4628      	mov	r0, r5
 80084a2:	47b8      	blx	r7
 80084a4:	3001      	adds	r0, #1
 80084a6:	f43f ae76 	beq.w	8008196 <_printf_float+0xb6>
 80084aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80084ae:	4631      	mov	r1, r6
 80084b0:	4628      	mov	r0, r5
 80084b2:	47b8      	blx	r7
 80084b4:	3001      	adds	r0, #1
 80084b6:	f43f ae6e 	beq.w	8008196 <_printf_float+0xb6>
 80084ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084be:	2200      	movs	r2, #0
 80084c0:	2300      	movs	r3, #0
 80084c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084c6:	f7f8 fa6f 	bl	80009a8 <__aeabi_dcmpeq>
 80084ca:	b9c0      	cbnz	r0, 80084fe <_printf_float+0x41e>
 80084cc:	4653      	mov	r3, sl
 80084ce:	f108 0201 	add.w	r2, r8, #1
 80084d2:	4631      	mov	r1, r6
 80084d4:	4628      	mov	r0, r5
 80084d6:	47b8      	blx	r7
 80084d8:	3001      	adds	r0, #1
 80084da:	d10c      	bne.n	80084f6 <_printf_float+0x416>
 80084dc:	e65b      	b.n	8008196 <_printf_float+0xb6>
 80084de:	2301      	movs	r3, #1
 80084e0:	465a      	mov	r2, fp
 80084e2:	4631      	mov	r1, r6
 80084e4:	4628      	mov	r0, r5
 80084e6:	47b8      	blx	r7
 80084e8:	3001      	adds	r0, #1
 80084ea:	f43f ae54 	beq.w	8008196 <_printf_float+0xb6>
 80084ee:	f108 0801 	add.w	r8, r8, #1
 80084f2:	45d0      	cmp	r8, sl
 80084f4:	dbf3      	blt.n	80084de <_printf_float+0x3fe>
 80084f6:	464b      	mov	r3, r9
 80084f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80084fc:	e6e0      	b.n	80082c0 <_printf_float+0x1e0>
 80084fe:	f04f 0800 	mov.w	r8, #0
 8008502:	f104 0b1a 	add.w	fp, r4, #26
 8008506:	e7f4      	b.n	80084f2 <_printf_float+0x412>
 8008508:	2301      	movs	r3, #1
 800850a:	4642      	mov	r2, r8
 800850c:	e7e1      	b.n	80084d2 <_printf_float+0x3f2>
 800850e:	2301      	movs	r3, #1
 8008510:	464a      	mov	r2, r9
 8008512:	4631      	mov	r1, r6
 8008514:	4628      	mov	r0, r5
 8008516:	47b8      	blx	r7
 8008518:	3001      	adds	r0, #1
 800851a:	f43f ae3c 	beq.w	8008196 <_printf_float+0xb6>
 800851e:	f108 0801 	add.w	r8, r8, #1
 8008522:	68e3      	ldr	r3, [r4, #12]
 8008524:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008526:	1a5b      	subs	r3, r3, r1
 8008528:	4543      	cmp	r3, r8
 800852a:	dcf0      	bgt.n	800850e <_printf_float+0x42e>
 800852c:	e6fd      	b.n	800832a <_printf_float+0x24a>
 800852e:	f04f 0800 	mov.w	r8, #0
 8008532:	f104 0919 	add.w	r9, r4, #25
 8008536:	e7f4      	b.n	8008522 <_printf_float+0x442>

08008538 <_printf_common>:
 8008538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800853c:	4616      	mov	r6, r2
 800853e:	4698      	mov	r8, r3
 8008540:	688a      	ldr	r2, [r1, #8]
 8008542:	690b      	ldr	r3, [r1, #16]
 8008544:	4607      	mov	r7, r0
 8008546:	4293      	cmp	r3, r2
 8008548:	bfb8      	it	lt
 800854a:	4613      	movlt	r3, r2
 800854c:	6033      	str	r3, [r6, #0]
 800854e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008552:	460c      	mov	r4, r1
 8008554:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008558:	b10a      	cbz	r2, 800855e <_printf_common+0x26>
 800855a:	3301      	adds	r3, #1
 800855c:	6033      	str	r3, [r6, #0]
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	0699      	lsls	r1, r3, #26
 8008562:	bf42      	ittt	mi
 8008564:	6833      	ldrmi	r3, [r6, #0]
 8008566:	3302      	addmi	r3, #2
 8008568:	6033      	strmi	r3, [r6, #0]
 800856a:	6825      	ldr	r5, [r4, #0]
 800856c:	f015 0506 	ands.w	r5, r5, #6
 8008570:	d106      	bne.n	8008580 <_printf_common+0x48>
 8008572:	f104 0a19 	add.w	sl, r4, #25
 8008576:	68e3      	ldr	r3, [r4, #12]
 8008578:	6832      	ldr	r2, [r6, #0]
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	42ab      	cmp	r3, r5
 800857e:	dc2b      	bgt.n	80085d8 <_printf_common+0xa0>
 8008580:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008584:	6822      	ldr	r2, [r4, #0]
 8008586:	3b00      	subs	r3, #0
 8008588:	bf18      	it	ne
 800858a:	2301      	movne	r3, #1
 800858c:	0692      	lsls	r2, r2, #26
 800858e:	d430      	bmi.n	80085f2 <_printf_common+0xba>
 8008590:	4641      	mov	r1, r8
 8008592:	4638      	mov	r0, r7
 8008594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008598:	47c8      	blx	r9
 800859a:	3001      	adds	r0, #1
 800859c:	d023      	beq.n	80085e6 <_printf_common+0xae>
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	6922      	ldr	r2, [r4, #16]
 80085a2:	f003 0306 	and.w	r3, r3, #6
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	bf14      	ite	ne
 80085aa:	2500      	movne	r5, #0
 80085ac:	6833      	ldreq	r3, [r6, #0]
 80085ae:	f04f 0600 	mov.w	r6, #0
 80085b2:	bf08      	it	eq
 80085b4:	68e5      	ldreq	r5, [r4, #12]
 80085b6:	f104 041a 	add.w	r4, r4, #26
 80085ba:	bf08      	it	eq
 80085bc:	1aed      	subeq	r5, r5, r3
 80085be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80085c2:	bf08      	it	eq
 80085c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085c8:	4293      	cmp	r3, r2
 80085ca:	bfc4      	itt	gt
 80085cc:	1a9b      	subgt	r3, r3, r2
 80085ce:	18ed      	addgt	r5, r5, r3
 80085d0:	42b5      	cmp	r5, r6
 80085d2:	d11a      	bne.n	800860a <_printf_common+0xd2>
 80085d4:	2000      	movs	r0, #0
 80085d6:	e008      	b.n	80085ea <_printf_common+0xb2>
 80085d8:	2301      	movs	r3, #1
 80085da:	4652      	mov	r2, sl
 80085dc:	4641      	mov	r1, r8
 80085de:	4638      	mov	r0, r7
 80085e0:	47c8      	blx	r9
 80085e2:	3001      	adds	r0, #1
 80085e4:	d103      	bne.n	80085ee <_printf_common+0xb6>
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ee:	3501      	adds	r5, #1
 80085f0:	e7c1      	b.n	8008576 <_printf_common+0x3e>
 80085f2:	2030      	movs	r0, #48	@ 0x30
 80085f4:	18e1      	adds	r1, r4, r3
 80085f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085fa:	1c5a      	adds	r2, r3, #1
 80085fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008600:	4422      	add	r2, r4
 8008602:	3302      	adds	r3, #2
 8008604:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008608:	e7c2      	b.n	8008590 <_printf_common+0x58>
 800860a:	2301      	movs	r3, #1
 800860c:	4622      	mov	r2, r4
 800860e:	4641      	mov	r1, r8
 8008610:	4638      	mov	r0, r7
 8008612:	47c8      	blx	r9
 8008614:	3001      	adds	r0, #1
 8008616:	d0e6      	beq.n	80085e6 <_printf_common+0xae>
 8008618:	3601      	adds	r6, #1
 800861a:	e7d9      	b.n	80085d0 <_printf_common+0x98>

0800861c <_printf_i>:
 800861c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008620:	7e0f      	ldrb	r7, [r1, #24]
 8008622:	4691      	mov	r9, r2
 8008624:	2f78      	cmp	r7, #120	@ 0x78
 8008626:	4680      	mov	r8, r0
 8008628:	460c      	mov	r4, r1
 800862a:	469a      	mov	sl, r3
 800862c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800862e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008632:	d807      	bhi.n	8008644 <_printf_i+0x28>
 8008634:	2f62      	cmp	r7, #98	@ 0x62
 8008636:	d80a      	bhi.n	800864e <_printf_i+0x32>
 8008638:	2f00      	cmp	r7, #0
 800863a:	f000 80d3 	beq.w	80087e4 <_printf_i+0x1c8>
 800863e:	2f58      	cmp	r7, #88	@ 0x58
 8008640:	f000 80ba 	beq.w	80087b8 <_printf_i+0x19c>
 8008644:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008648:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800864c:	e03a      	b.n	80086c4 <_printf_i+0xa8>
 800864e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008652:	2b15      	cmp	r3, #21
 8008654:	d8f6      	bhi.n	8008644 <_printf_i+0x28>
 8008656:	a101      	add	r1, pc, #4	@ (adr r1, 800865c <_printf_i+0x40>)
 8008658:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800865c:	080086b5 	.word	0x080086b5
 8008660:	080086c9 	.word	0x080086c9
 8008664:	08008645 	.word	0x08008645
 8008668:	08008645 	.word	0x08008645
 800866c:	08008645 	.word	0x08008645
 8008670:	08008645 	.word	0x08008645
 8008674:	080086c9 	.word	0x080086c9
 8008678:	08008645 	.word	0x08008645
 800867c:	08008645 	.word	0x08008645
 8008680:	08008645 	.word	0x08008645
 8008684:	08008645 	.word	0x08008645
 8008688:	080087cb 	.word	0x080087cb
 800868c:	080086f3 	.word	0x080086f3
 8008690:	08008785 	.word	0x08008785
 8008694:	08008645 	.word	0x08008645
 8008698:	08008645 	.word	0x08008645
 800869c:	080087ed 	.word	0x080087ed
 80086a0:	08008645 	.word	0x08008645
 80086a4:	080086f3 	.word	0x080086f3
 80086a8:	08008645 	.word	0x08008645
 80086ac:	08008645 	.word	0x08008645
 80086b0:	0800878d 	.word	0x0800878d
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	1d1a      	adds	r2, r3, #4
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	6032      	str	r2, [r6, #0]
 80086bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086c4:	2301      	movs	r3, #1
 80086c6:	e09e      	b.n	8008806 <_printf_i+0x1ea>
 80086c8:	6833      	ldr	r3, [r6, #0]
 80086ca:	6820      	ldr	r0, [r4, #0]
 80086cc:	1d19      	adds	r1, r3, #4
 80086ce:	6031      	str	r1, [r6, #0]
 80086d0:	0606      	lsls	r6, r0, #24
 80086d2:	d501      	bpl.n	80086d8 <_printf_i+0xbc>
 80086d4:	681d      	ldr	r5, [r3, #0]
 80086d6:	e003      	b.n	80086e0 <_printf_i+0xc4>
 80086d8:	0645      	lsls	r5, r0, #25
 80086da:	d5fb      	bpl.n	80086d4 <_printf_i+0xb8>
 80086dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086e0:	2d00      	cmp	r5, #0
 80086e2:	da03      	bge.n	80086ec <_printf_i+0xd0>
 80086e4:	232d      	movs	r3, #45	@ 0x2d
 80086e6:	426d      	negs	r5, r5
 80086e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086ec:	230a      	movs	r3, #10
 80086ee:	4859      	ldr	r0, [pc, #356]	@ (8008854 <_printf_i+0x238>)
 80086f0:	e011      	b.n	8008716 <_printf_i+0xfa>
 80086f2:	6821      	ldr	r1, [r4, #0]
 80086f4:	6833      	ldr	r3, [r6, #0]
 80086f6:	0608      	lsls	r0, r1, #24
 80086f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80086fc:	d402      	bmi.n	8008704 <_printf_i+0xe8>
 80086fe:	0649      	lsls	r1, r1, #25
 8008700:	bf48      	it	mi
 8008702:	b2ad      	uxthmi	r5, r5
 8008704:	2f6f      	cmp	r7, #111	@ 0x6f
 8008706:	6033      	str	r3, [r6, #0]
 8008708:	bf14      	ite	ne
 800870a:	230a      	movne	r3, #10
 800870c:	2308      	moveq	r3, #8
 800870e:	4851      	ldr	r0, [pc, #324]	@ (8008854 <_printf_i+0x238>)
 8008710:	2100      	movs	r1, #0
 8008712:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008716:	6866      	ldr	r6, [r4, #4]
 8008718:	2e00      	cmp	r6, #0
 800871a:	bfa8      	it	ge
 800871c:	6821      	ldrge	r1, [r4, #0]
 800871e:	60a6      	str	r6, [r4, #8]
 8008720:	bfa4      	itt	ge
 8008722:	f021 0104 	bicge.w	r1, r1, #4
 8008726:	6021      	strge	r1, [r4, #0]
 8008728:	b90d      	cbnz	r5, 800872e <_printf_i+0x112>
 800872a:	2e00      	cmp	r6, #0
 800872c:	d04b      	beq.n	80087c6 <_printf_i+0x1aa>
 800872e:	4616      	mov	r6, r2
 8008730:	fbb5 f1f3 	udiv	r1, r5, r3
 8008734:	fb03 5711 	mls	r7, r3, r1, r5
 8008738:	5dc7      	ldrb	r7, [r0, r7]
 800873a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800873e:	462f      	mov	r7, r5
 8008740:	42bb      	cmp	r3, r7
 8008742:	460d      	mov	r5, r1
 8008744:	d9f4      	bls.n	8008730 <_printf_i+0x114>
 8008746:	2b08      	cmp	r3, #8
 8008748:	d10b      	bne.n	8008762 <_printf_i+0x146>
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	07df      	lsls	r7, r3, #31
 800874e:	d508      	bpl.n	8008762 <_printf_i+0x146>
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	6861      	ldr	r1, [r4, #4]
 8008754:	4299      	cmp	r1, r3
 8008756:	bfde      	ittt	le
 8008758:	2330      	movle	r3, #48	@ 0x30
 800875a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800875e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008762:	1b92      	subs	r2, r2, r6
 8008764:	6122      	str	r2, [r4, #16]
 8008766:	464b      	mov	r3, r9
 8008768:	4621      	mov	r1, r4
 800876a:	4640      	mov	r0, r8
 800876c:	f8cd a000 	str.w	sl, [sp]
 8008770:	aa03      	add	r2, sp, #12
 8008772:	f7ff fee1 	bl	8008538 <_printf_common>
 8008776:	3001      	adds	r0, #1
 8008778:	d14a      	bne.n	8008810 <_printf_i+0x1f4>
 800877a:	f04f 30ff 	mov.w	r0, #4294967295
 800877e:	b004      	add	sp, #16
 8008780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	f043 0320 	orr.w	r3, r3, #32
 800878a:	6023      	str	r3, [r4, #0]
 800878c:	2778      	movs	r7, #120	@ 0x78
 800878e:	4832      	ldr	r0, [pc, #200]	@ (8008858 <_printf_i+0x23c>)
 8008790:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	6831      	ldr	r1, [r6, #0]
 8008798:	061f      	lsls	r7, r3, #24
 800879a:	f851 5b04 	ldr.w	r5, [r1], #4
 800879e:	d402      	bmi.n	80087a6 <_printf_i+0x18a>
 80087a0:	065f      	lsls	r7, r3, #25
 80087a2:	bf48      	it	mi
 80087a4:	b2ad      	uxthmi	r5, r5
 80087a6:	6031      	str	r1, [r6, #0]
 80087a8:	07d9      	lsls	r1, r3, #31
 80087aa:	bf44      	itt	mi
 80087ac:	f043 0320 	orrmi.w	r3, r3, #32
 80087b0:	6023      	strmi	r3, [r4, #0]
 80087b2:	b11d      	cbz	r5, 80087bc <_printf_i+0x1a0>
 80087b4:	2310      	movs	r3, #16
 80087b6:	e7ab      	b.n	8008710 <_printf_i+0xf4>
 80087b8:	4826      	ldr	r0, [pc, #152]	@ (8008854 <_printf_i+0x238>)
 80087ba:	e7e9      	b.n	8008790 <_printf_i+0x174>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	f023 0320 	bic.w	r3, r3, #32
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	e7f6      	b.n	80087b4 <_printf_i+0x198>
 80087c6:	4616      	mov	r6, r2
 80087c8:	e7bd      	b.n	8008746 <_printf_i+0x12a>
 80087ca:	6833      	ldr	r3, [r6, #0]
 80087cc:	6825      	ldr	r5, [r4, #0]
 80087ce:	1d18      	adds	r0, r3, #4
 80087d0:	6961      	ldr	r1, [r4, #20]
 80087d2:	6030      	str	r0, [r6, #0]
 80087d4:	062e      	lsls	r6, r5, #24
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	d501      	bpl.n	80087de <_printf_i+0x1c2>
 80087da:	6019      	str	r1, [r3, #0]
 80087dc:	e002      	b.n	80087e4 <_printf_i+0x1c8>
 80087de:	0668      	lsls	r0, r5, #25
 80087e0:	d5fb      	bpl.n	80087da <_printf_i+0x1be>
 80087e2:	8019      	strh	r1, [r3, #0]
 80087e4:	2300      	movs	r3, #0
 80087e6:	4616      	mov	r6, r2
 80087e8:	6123      	str	r3, [r4, #16]
 80087ea:	e7bc      	b.n	8008766 <_printf_i+0x14a>
 80087ec:	6833      	ldr	r3, [r6, #0]
 80087ee:	2100      	movs	r1, #0
 80087f0:	1d1a      	adds	r2, r3, #4
 80087f2:	6032      	str	r2, [r6, #0]
 80087f4:	681e      	ldr	r6, [r3, #0]
 80087f6:	6862      	ldr	r2, [r4, #4]
 80087f8:	4630      	mov	r0, r6
 80087fa:	f000 fa10 	bl	8008c1e <memchr>
 80087fe:	b108      	cbz	r0, 8008804 <_printf_i+0x1e8>
 8008800:	1b80      	subs	r0, r0, r6
 8008802:	6060      	str	r0, [r4, #4]
 8008804:	6863      	ldr	r3, [r4, #4]
 8008806:	6123      	str	r3, [r4, #16]
 8008808:	2300      	movs	r3, #0
 800880a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800880e:	e7aa      	b.n	8008766 <_printf_i+0x14a>
 8008810:	4632      	mov	r2, r6
 8008812:	4649      	mov	r1, r9
 8008814:	4640      	mov	r0, r8
 8008816:	6923      	ldr	r3, [r4, #16]
 8008818:	47d0      	blx	sl
 800881a:	3001      	adds	r0, #1
 800881c:	d0ad      	beq.n	800877a <_printf_i+0x15e>
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	079b      	lsls	r3, r3, #30
 8008822:	d413      	bmi.n	800884c <_printf_i+0x230>
 8008824:	68e0      	ldr	r0, [r4, #12]
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	4298      	cmp	r0, r3
 800882a:	bfb8      	it	lt
 800882c:	4618      	movlt	r0, r3
 800882e:	e7a6      	b.n	800877e <_printf_i+0x162>
 8008830:	2301      	movs	r3, #1
 8008832:	4632      	mov	r2, r6
 8008834:	4649      	mov	r1, r9
 8008836:	4640      	mov	r0, r8
 8008838:	47d0      	blx	sl
 800883a:	3001      	adds	r0, #1
 800883c:	d09d      	beq.n	800877a <_printf_i+0x15e>
 800883e:	3501      	adds	r5, #1
 8008840:	68e3      	ldr	r3, [r4, #12]
 8008842:	9903      	ldr	r1, [sp, #12]
 8008844:	1a5b      	subs	r3, r3, r1
 8008846:	42ab      	cmp	r3, r5
 8008848:	dcf2      	bgt.n	8008830 <_printf_i+0x214>
 800884a:	e7eb      	b.n	8008824 <_printf_i+0x208>
 800884c:	2500      	movs	r5, #0
 800884e:	f104 0619 	add.w	r6, r4, #25
 8008852:	e7f5      	b.n	8008840 <_printf_i+0x224>
 8008854:	0800b8d5 	.word	0x0800b8d5
 8008858:	0800b8e6 	.word	0x0800b8e6

0800885c <std>:
 800885c:	2300      	movs	r3, #0
 800885e:	b510      	push	{r4, lr}
 8008860:	4604      	mov	r4, r0
 8008862:	e9c0 3300 	strd	r3, r3, [r0]
 8008866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800886a:	6083      	str	r3, [r0, #8]
 800886c:	8181      	strh	r1, [r0, #12]
 800886e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008870:	81c2      	strh	r2, [r0, #14]
 8008872:	6183      	str	r3, [r0, #24]
 8008874:	4619      	mov	r1, r3
 8008876:	2208      	movs	r2, #8
 8008878:	305c      	adds	r0, #92	@ 0x5c
 800887a:	f000 f914 	bl	8008aa6 <memset>
 800887e:	4b0d      	ldr	r3, [pc, #52]	@ (80088b4 <std+0x58>)
 8008880:	6224      	str	r4, [r4, #32]
 8008882:	6263      	str	r3, [r4, #36]	@ 0x24
 8008884:	4b0c      	ldr	r3, [pc, #48]	@ (80088b8 <std+0x5c>)
 8008886:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008888:	4b0c      	ldr	r3, [pc, #48]	@ (80088bc <std+0x60>)
 800888a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800888c:	4b0c      	ldr	r3, [pc, #48]	@ (80088c0 <std+0x64>)
 800888e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008890:	4b0c      	ldr	r3, [pc, #48]	@ (80088c4 <std+0x68>)
 8008892:	429c      	cmp	r4, r3
 8008894:	d006      	beq.n	80088a4 <std+0x48>
 8008896:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800889a:	4294      	cmp	r4, r2
 800889c:	d002      	beq.n	80088a4 <std+0x48>
 800889e:	33d0      	adds	r3, #208	@ 0xd0
 80088a0:	429c      	cmp	r4, r3
 80088a2:	d105      	bne.n	80088b0 <std+0x54>
 80088a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80088a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088ac:	f000 b9ac 	b.w	8008c08 <__retarget_lock_init_recursive>
 80088b0:	bd10      	pop	{r4, pc}
 80088b2:	bf00      	nop
 80088b4:	08008a21 	.word	0x08008a21
 80088b8:	08008a43 	.word	0x08008a43
 80088bc:	08008a7b 	.word	0x08008a7b
 80088c0:	08008a9f 	.word	0x08008a9f
 80088c4:	20000570 	.word	0x20000570

080088c8 <stdio_exit_handler>:
 80088c8:	4a02      	ldr	r2, [pc, #8]	@ (80088d4 <stdio_exit_handler+0xc>)
 80088ca:	4903      	ldr	r1, [pc, #12]	@ (80088d8 <stdio_exit_handler+0x10>)
 80088cc:	4803      	ldr	r0, [pc, #12]	@ (80088dc <stdio_exit_handler+0x14>)
 80088ce:	f000 b869 	b.w	80089a4 <_fwalk_sglue>
 80088d2:	bf00      	nop
 80088d4:	20000028 	.word	0x20000028
 80088d8:	0800a449 	.word	0x0800a449
 80088dc:	20000038 	.word	0x20000038

080088e0 <cleanup_stdio>:
 80088e0:	6841      	ldr	r1, [r0, #4]
 80088e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008914 <cleanup_stdio+0x34>)
 80088e4:	b510      	push	{r4, lr}
 80088e6:	4299      	cmp	r1, r3
 80088e8:	4604      	mov	r4, r0
 80088ea:	d001      	beq.n	80088f0 <cleanup_stdio+0x10>
 80088ec:	f001 fdac 	bl	800a448 <_fflush_r>
 80088f0:	68a1      	ldr	r1, [r4, #8]
 80088f2:	4b09      	ldr	r3, [pc, #36]	@ (8008918 <cleanup_stdio+0x38>)
 80088f4:	4299      	cmp	r1, r3
 80088f6:	d002      	beq.n	80088fe <cleanup_stdio+0x1e>
 80088f8:	4620      	mov	r0, r4
 80088fa:	f001 fda5 	bl	800a448 <_fflush_r>
 80088fe:	68e1      	ldr	r1, [r4, #12]
 8008900:	4b06      	ldr	r3, [pc, #24]	@ (800891c <cleanup_stdio+0x3c>)
 8008902:	4299      	cmp	r1, r3
 8008904:	d004      	beq.n	8008910 <cleanup_stdio+0x30>
 8008906:	4620      	mov	r0, r4
 8008908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800890c:	f001 bd9c 	b.w	800a448 <_fflush_r>
 8008910:	bd10      	pop	{r4, pc}
 8008912:	bf00      	nop
 8008914:	20000570 	.word	0x20000570
 8008918:	200005d8 	.word	0x200005d8
 800891c:	20000640 	.word	0x20000640

08008920 <global_stdio_init.part.0>:
 8008920:	b510      	push	{r4, lr}
 8008922:	4b0b      	ldr	r3, [pc, #44]	@ (8008950 <global_stdio_init.part.0+0x30>)
 8008924:	4c0b      	ldr	r4, [pc, #44]	@ (8008954 <global_stdio_init.part.0+0x34>)
 8008926:	4a0c      	ldr	r2, [pc, #48]	@ (8008958 <global_stdio_init.part.0+0x38>)
 8008928:	4620      	mov	r0, r4
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	2104      	movs	r1, #4
 800892e:	2200      	movs	r2, #0
 8008930:	f7ff ff94 	bl	800885c <std>
 8008934:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008938:	2201      	movs	r2, #1
 800893a:	2109      	movs	r1, #9
 800893c:	f7ff ff8e 	bl	800885c <std>
 8008940:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008944:	2202      	movs	r2, #2
 8008946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894a:	2112      	movs	r1, #18
 800894c:	f7ff bf86 	b.w	800885c <std>
 8008950:	200006a8 	.word	0x200006a8
 8008954:	20000570 	.word	0x20000570
 8008958:	080088c9 	.word	0x080088c9

0800895c <__sfp_lock_acquire>:
 800895c:	4801      	ldr	r0, [pc, #4]	@ (8008964 <__sfp_lock_acquire+0x8>)
 800895e:	f000 b954 	b.w	8008c0a <__retarget_lock_acquire_recursive>
 8008962:	bf00      	nop
 8008964:	200006b1 	.word	0x200006b1

08008968 <__sfp_lock_release>:
 8008968:	4801      	ldr	r0, [pc, #4]	@ (8008970 <__sfp_lock_release+0x8>)
 800896a:	f000 b94f 	b.w	8008c0c <__retarget_lock_release_recursive>
 800896e:	bf00      	nop
 8008970:	200006b1 	.word	0x200006b1

08008974 <__sinit>:
 8008974:	b510      	push	{r4, lr}
 8008976:	4604      	mov	r4, r0
 8008978:	f7ff fff0 	bl	800895c <__sfp_lock_acquire>
 800897c:	6a23      	ldr	r3, [r4, #32]
 800897e:	b11b      	cbz	r3, 8008988 <__sinit+0x14>
 8008980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008984:	f7ff bff0 	b.w	8008968 <__sfp_lock_release>
 8008988:	4b04      	ldr	r3, [pc, #16]	@ (800899c <__sinit+0x28>)
 800898a:	6223      	str	r3, [r4, #32]
 800898c:	4b04      	ldr	r3, [pc, #16]	@ (80089a0 <__sinit+0x2c>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1f5      	bne.n	8008980 <__sinit+0xc>
 8008994:	f7ff ffc4 	bl	8008920 <global_stdio_init.part.0>
 8008998:	e7f2      	b.n	8008980 <__sinit+0xc>
 800899a:	bf00      	nop
 800899c:	080088e1 	.word	0x080088e1
 80089a0:	200006a8 	.word	0x200006a8

080089a4 <_fwalk_sglue>:
 80089a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a8:	4607      	mov	r7, r0
 80089aa:	4688      	mov	r8, r1
 80089ac:	4614      	mov	r4, r2
 80089ae:	2600      	movs	r6, #0
 80089b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089b4:	f1b9 0901 	subs.w	r9, r9, #1
 80089b8:	d505      	bpl.n	80089c6 <_fwalk_sglue+0x22>
 80089ba:	6824      	ldr	r4, [r4, #0]
 80089bc:	2c00      	cmp	r4, #0
 80089be:	d1f7      	bne.n	80089b0 <_fwalk_sglue+0xc>
 80089c0:	4630      	mov	r0, r6
 80089c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089c6:	89ab      	ldrh	r3, [r5, #12]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d907      	bls.n	80089dc <_fwalk_sglue+0x38>
 80089cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089d0:	3301      	adds	r3, #1
 80089d2:	d003      	beq.n	80089dc <_fwalk_sglue+0x38>
 80089d4:	4629      	mov	r1, r5
 80089d6:	4638      	mov	r0, r7
 80089d8:	47c0      	blx	r8
 80089da:	4306      	orrs	r6, r0
 80089dc:	3568      	adds	r5, #104	@ 0x68
 80089de:	e7e9      	b.n	80089b4 <_fwalk_sglue+0x10>

080089e0 <siprintf>:
 80089e0:	b40e      	push	{r1, r2, r3}
 80089e2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80089e6:	b500      	push	{lr}
 80089e8:	b09c      	sub	sp, #112	@ 0x70
 80089ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80089ec:	9002      	str	r0, [sp, #8]
 80089ee:	9006      	str	r0, [sp, #24]
 80089f0:	9107      	str	r1, [sp, #28]
 80089f2:	9104      	str	r1, [sp, #16]
 80089f4:	4808      	ldr	r0, [pc, #32]	@ (8008a18 <siprintf+0x38>)
 80089f6:	4909      	ldr	r1, [pc, #36]	@ (8008a1c <siprintf+0x3c>)
 80089f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80089fc:	9105      	str	r1, [sp, #20]
 80089fe:	6800      	ldr	r0, [r0, #0]
 8008a00:	a902      	add	r1, sp, #8
 8008a02:	9301      	str	r3, [sp, #4]
 8008a04:	f001 fba4 	bl	800a150 <_svfiprintf_r>
 8008a08:	2200      	movs	r2, #0
 8008a0a:	9b02      	ldr	r3, [sp, #8]
 8008a0c:	701a      	strb	r2, [r3, #0]
 8008a0e:	b01c      	add	sp, #112	@ 0x70
 8008a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a14:	b003      	add	sp, #12
 8008a16:	4770      	bx	lr
 8008a18:	20000034 	.word	0x20000034
 8008a1c:	ffff0208 	.word	0xffff0208

08008a20 <__sread>:
 8008a20:	b510      	push	{r4, lr}
 8008a22:	460c      	mov	r4, r1
 8008a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a28:	f000 f890 	bl	8008b4c <_read_r>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	bfab      	itete	ge
 8008a30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a32:	89a3      	ldrhlt	r3, [r4, #12]
 8008a34:	181b      	addge	r3, r3, r0
 8008a36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a3a:	bfac      	ite	ge
 8008a3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a3e:	81a3      	strhlt	r3, [r4, #12]
 8008a40:	bd10      	pop	{r4, pc}

08008a42 <__swrite>:
 8008a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a46:	461f      	mov	r7, r3
 8008a48:	898b      	ldrh	r3, [r1, #12]
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	05db      	lsls	r3, r3, #23
 8008a4e:	460c      	mov	r4, r1
 8008a50:	4616      	mov	r6, r2
 8008a52:	d505      	bpl.n	8008a60 <__swrite+0x1e>
 8008a54:	2302      	movs	r3, #2
 8008a56:	2200      	movs	r2, #0
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	f000 f864 	bl	8008b28 <_lseek_r>
 8008a60:	89a3      	ldrh	r3, [r4, #12]
 8008a62:	4632      	mov	r2, r6
 8008a64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a68:	81a3      	strh	r3, [r4, #12]
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	463b      	mov	r3, r7
 8008a6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a76:	f000 b88b 	b.w	8008b90 <_write_r>

08008a7a <__sseek>:
 8008a7a:	b510      	push	{r4, lr}
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a82:	f000 f851 	bl	8008b28 <_lseek_r>
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	89a3      	ldrh	r3, [r4, #12]
 8008a8a:	bf15      	itete	ne
 8008a8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a96:	81a3      	strheq	r3, [r4, #12]
 8008a98:	bf18      	it	ne
 8008a9a:	81a3      	strhne	r3, [r4, #12]
 8008a9c:	bd10      	pop	{r4, pc}

08008a9e <__sclose>:
 8008a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aa2:	f000 b831 	b.w	8008b08 <_close_r>

08008aa6 <memset>:
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	4402      	add	r2, r0
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d100      	bne.n	8008ab0 <memset+0xa>
 8008aae:	4770      	bx	lr
 8008ab0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ab4:	e7f9      	b.n	8008aaa <memset+0x4>

08008ab6 <strncmp>:
 8008ab6:	b510      	push	{r4, lr}
 8008ab8:	b16a      	cbz	r2, 8008ad6 <strncmp+0x20>
 8008aba:	3901      	subs	r1, #1
 8008abc:	1884      	adds	r4, r0, r2
 8008abe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ac2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d103      	bne.n	8008ad2 <strncmp+0x1c>
 8008aca:	42a0      	cmp	r0, r4
 8008acc:	d001      	beq.n	8008ad2 <strncmp+0x1c>
 8008ace:	2a00      	cmp	r2, #0
 8008ad0:	d1f5      	bne.n	8008abe <strncmp+0x8>
 8008ad2:	1ad0      	subs	r0, r2, r3
 8008ad4:	bd10      	pop	{r4, pc}
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	e7fc      	b.n	8008ad4 <strncmp+0x1e>

08008ada <strncpy>:
 8008ada:	4603      	mov	r3, r0
 8008adc:	b510      	push	{r4, lr}
 8008ade:	3901      	subs	r1, #1
 8008ae0:	b132      	cbz	r2, 8008af0 <strncpy+0x16>
 8008ae2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008ae6:	3a01      	subs	r2, #1
 8008ae8:	f803 4b01 	strb.w	r4, [r3], #1
 8008aec:	2c00      	cmp	r4, #0
 8008aee:	d1f7      	bne.n	8008ae0 <strncpy+0x6>
 8008af0:	2100      	movs	r1, #0
 8008af2:	441a      	add	r2, r3
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d100      	bne.n	8008afa <strncpy+0x20>
 8008af8:	bd10      	pop	{r4, pc}
 8008afa:	f803 1b01 	strb.w	r1, [r3], #1
 8008afe:	e7f9      	b.n	8008af4 <strncpy+0x1a>

08008b00 <_localeconv_r>:
 8008b00:	4800      	ldr	r0, [pc, #0]	@ (8008b04 <_localeconv_r+0x4>)
 8008b02:	4770      	bx	lr
 8008b04:	20000174 	.word	0x20000174

08008b08 <_close_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	4d05      	ldr	r5, [pc, #20]	@ (8008b24 <_close_r+0x1c>)
 8008b0e:	4604      	mov	r4, r0
 8008b10:	4608      	mov	r0, r1
 8008b12:	602b      	str	r3, [r5, #0]
 8008b14:	f7f9 fb2b 	bl	800216e <_close>
 8008b18:	1c43      	adds	r3, r0, #1
 8008b1a:	d102      	bne.n	8008b22 <_close_r+0x1a>
 8008b1c:	682b      	ldr	r3, [r5, #0]
 8008b1e:	b103      	cbz	r3, 8008b22 <_close_r+0x1a>
 8008b20:	6023      	str	r3, [r4, #0]
 8008b22:	bd38      	pop	{r3, r4, r5, pc}
 8008b24:	200006ac 	.word	0x200006ac

08008b28 <_lseek_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	4608      	mov	r0, r1
 8008b2e:	4611      	mov	r1, r2
 8008b30:	2200      	movs	r2, #0
 8008b32:	4d05      	ldr	r5, [pc, #20]	@ (8008b48 <_lseek_r+0x20>)
 8008b34:	602a      	str	r2, [r5, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	f7f9 fb3d 	bl	80021b6 <_lseek>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_lseek_r+0x1e>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_lseek_r+0x1e>
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	200006ac 	.word	0x200006ac

08008b4c <_read_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4604      	mov	r4, r0
 8008b50:	4608      	mov	r0, r1
 8008b52:	4611      	mov	r1, r2
 8008b54:	2200      	movs	r2, #0
 8008b56:	4d05      	ldr	r5, [pc, #20]	@ (8008b6c <_read_r+0x20>)
 8008b58:	602a      	str	r2, [r5, #0]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	f7f9 face 	bl	80020fc <_read>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_read_r+0x1e>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_read_r+0x1e>
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	200006ac 	.word	0x200006ac

08008b70 <_sbrk_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	2300      	movs	r3, #0
 8008b74:	4d05      	ldr	r5, [pc, #20]	@ (8008b8c <_sbrk_r+0x1c>)
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	602b      	str	r3, [r5, #0]
 8008b7c:	f7f9 fb28 	bl	80021d0 <_sbrk>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_sbrk_r+0x1a>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_sbrk_r+0x1a>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	200006ac 	.word	0x200006ac

08008b90 <_write_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	4611      	mov	r1, r2
 8008b98:	2200      	movs	r2, #0
 8008b9a:	4d05      	ldr	r5, [pc, #20]	@ (8008bb0 <_write_r+0x20>)
 8008b9c:	602a      	str	r2, [r5, #0]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	f7f9 fac9 	bl	8002136 <_write>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d102      	bne.n	8008bae <_write_r+0x1e>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	b103      	cbz	r3, 8008bae <_write_r+0x1e>
 8008bac:	6023      	str	r3, [r4, #0]
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	200006ac 	.word	0x200006ac

08008bb4 <__errno>:
 8008bb4:	4b01      	ldr	r3, [pc, #4]	@ (8008bbc <__errno+0x8>)
 8008bb6:	6818      	ldr	r0, [r3, #0]
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	20000034 	.word	0x20000034

08008bc0 <__libc_init_array>:
 8008bc0:	b570      	push	{r4, r5, r6, lr}
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	4d0c      	ldr	r5, [pc, #48]	@ (8008bf8 <__libc_init_array+0x38>)
 8008bc6:	4c0d      	ldr	r4, [pc, #52]	@ (8008bfc <__libc_init_array+0x3c>)
 8008bc8:	1b64      	subs	r4, r4, r5
 8008bca:	10a4      	asrs	r4, r4, #2
 8008bcc:	42a6      	cmp	r6, r4
 8008bce:	d109      	bne.n	8008be4 <__libc_init_array+0x24>
 8008bd0:	f002 fd7c 	bl	800b6cc <_init>
 8008bd4:	2600      	movs	r6, #0
 8008bd6:	4d0a      	ldr	r5, [pc, #40]	@ (8008c00 <__libc_init_array+0x40>)
 8008bd8:	4c0a      	ldr	r4, [pc, #40]	@ (8008c04 <__libc_init_array+0x44>)
 8008bda:	1b64      	subs	r4, r4, r5
 8008bdc:	10a4      	asrs	r4, r4, #2
 8008bde:	42a6      	cmp	r6, r4
 8008be0:	d105      	bne.n	8008bee <__libc_init_array+0x2e>
 8008be2:	bd70      	pop	{r4, r5, r6, pc}
 8008be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be8:	4798      	blx	r3
 8008bea:	3601      	adds	r6, #1
 8008bec:	e7ee      	b.n	8008bcc <__libc_init_array+0xc>
 8008bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bf2:	4798      	blx	r3
 8008bf4:	3601      	adds	r6, #1
 8008bf6:	e7f2      	b.n	8008bde <__libc_init_array+0x1e>
 8008bf8:	0800bf10 	.word	0x0800bf10
 8008bfc:	0800bf10 	.word	0x0800bf10
 8008c00:	0800bf10 	.word	0x0800bf10
 8008c04:	0800bf14 	.word	0x0800bf14

08008c08 <__retarget_lock_init_recursive>:
 8008c08:	4770      	bx	lr

08008c0a <__retarget_lock_acquire_recursive>:
 8008c0a:	4770      	bx	lr

08008c0c <__retarget_lock_release_recursive>:
 8008c0c:	4770      	bx	lr

08008c0e <strcpy>:
 8008c0e:	4603      	mov	r3, r0
 8008c10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c14:	f803 2b01 	strb.w	r2, [r3], #1
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	d1f9      	bne.n	8008c10 <strcpy+0x2>
 8008c1c:	4770      	bx	lr

08008c1e <memchr>:
 8008c1e:	4603      	mov	r3, r0
 8008c20:	b510      	push	{r4, lr}
 8008c22:	b2c9      	uxtb	r1, r1
 8008c24:	4402      	add	r2, r0
 8008c26:	4293      	cmp	r3, r2
 8008c28:	4618      	mov	r0, r3
 8008c2a:	d101      	bne.n	8008c30 <memchr+0x12>
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	e003      	b.n	8008c38 <memchr+0x1a>
 8008c30:	7804      	ldrb	r4, [r0, #0]
 8008c32:	3301      	adds	r3, #1
 8008c34:	428c      	cmp	r4, r1
 8008c36:	d1f6      	bne.n	8008c26 <memchr+0x8>
 8008c38:	bd10      	pop	{r4, pc}

08008c3a <memcpy>:
 8008c3a:	440a      	add	r2, r1
 8008c3c:	4291      	cmp	r1, r2
 8008c3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c42:	d100      	bne.n	8008c46 <memcpy+0xc>
 8008c44:	4770      	bx	lr
 8008c46:	b510      	push	{r4, lr}
 8008c48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c4c:	4291      	cmp	r1, r2
 8008c4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c52:	d1f9      	bne.n	8008c48 <memcpy+0xe>
 8008c54:	bd10      	pop	{r4, pc}

08008c56 <quorem>:
 8008c56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5a:	6903      	ldr	r3, [r0, #16]
 8008c5c:	690c      	ldr	r4, [r1, #16]
 8008c5e:	4607      	mov	r7, r0
 8008c60:	42a3      	cmp	r3, r4
 8008c62:	db7e      	blt.n	8008d62 <quorem+0x10c>
 8008c64:	3c01      	subs	r4, #1
 8008c66:	00a3      	lsls	r3, r4, #2
 8008c68:	f100 0514 	add.w	r5, r0, #20
 8008c6c:	f101 0814 	add.w	r8, r1, #20
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c76:	9301      	str	r3, [sp, #4]
 8008c78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c80:	3301      	adds	r3, #1
 8008c82:	429a      	cmp	r2, r3
 8008c84:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c8c:	d32e      	bcc.n	8008cec <quorem+0x96>
 8008c8e:	f04f 0a00 	mov.w	sl, #0
 8008c92:	46c4      	mov	ip, r8
 8008c94:	46ae      	mov	lr, r5
 8008c96:	46d3      	mov	fp, sl
 8008c98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c9c:	b298      	uxth	r0, r3
 8008c9e:	fb06 a000 	mla	r0, r6, r0, sl
 8008ca2:	0c1b      	lsrs	r3, r3, #16
 8008ca4:	0c02      	lsrs	r2, r0, #16
 8008ca6:	fb06 2303 	mla	r3, r6, r3, r2
 8008caa:	f8de 2000 	ldr.w	r2, [lr]
 8008cae:	b280      	uxth	r0, r0
 8008cb0:	b292      	uxth	r2, r2
 8008cb2:	1a12      	subs	r2, r2, r0
 8008cb4:	445a      	add	r2, fp
 8008cb6:	f8de 0000 	ldr.w	r0, [lr]
 8008cba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008cc4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008cc8:	b292      	uxth	r2, r2
 8008cca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008cce:	45e1      	cmp	r9, ip
 8008cd0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008cd4:	f84e 2b04 	str.w	r2, [lr], #4
 8008cd8:	d2de      	bcs.n	8008c98 <quorem+0x42>
 8008cda:	9b00      	ldr	r3, [sp, #0]
 8008cdc:	58eb      	ldr	r3, [r5, r3]
 8008cde:	b92b      	cbnz	r3, 8008cec <quorem+0x96>
 8008ce0:	9b01      	ldr	r3, [sp, #4]
 8008ce2:	3b04      	subs	r3, #4
 8008ce4:	429d      	cmp	r5, r3
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	d32f      	bcc.n	8008d4a <quorem+0xf4>
 8008cea:	613c      	str	r4, [r7, #16]
 8008cec:	4638      	mov	r0, r7
 8008cee:	f001 f8c3 	bl	8009e78 <__mcmp>
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	db25      	blt.n	8008d42 <quorem+0xec>
 8008cf6:	4629      	mov	r1, r5
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	f858 2b04 	ldr.w	r2, [r8], #4
 8008cfe:	f8d1 c000 	ldr.w	ip, [r1]
 8008d02:	fa1f fe82 	uxth.w	lr, r2
 8008d06:	fa1f f38c 	uxth.w	r3, ip
 8008d0a:	eba3 030e 	sub.w	r3, r3, lr
 8008d0e:	4403      	add	r3, r0
 8008d10:	0c12      	lsrs	r2, r2, #16
 8008d12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d20:	45c1      	cmp	r9, r8
 8008d22:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d26:	f841 3b04 	str.w	r3, [r1], #4
 8008d2a:	d2e6      	bcs.n	8008cfa <quorem+0xa4>
 8008d2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d34:	b922      	cbnz	r2, 8008d40 <quorem+0xea>
 8008d36:	3b04      	subs	r3, #4
 8008d38:	429d      	cmp	r5, r3
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	d30b      	bcc.n	8008d56 <quorem+0x100>
 8008d3e:	613c      	str	r4, [r7, #16]
 8008d40:	3601      	adds	r6, #1
 8008d42:	4630      	mov	r0, r6
 8008d44:	b003      	add	sp, #12
 8008d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d4a:	6812      	ldr	r2, [r2, #0]
 8008d4c:	3b04      	subs	r3, #4
 8008d4e:	2a00      	cmp	r2, #0
 8008d50:	d1cb      	bne.n	8008cea <quorem+0x94>
 8008d52:	3c01      	subs	r4, #1
 8008d54:	e7c6      	b.n	8008ce4 <quorem+0x8e>
 8008d56:	6812      	ldr	r2, [r2, #0]
 8008d58:	3b04      	subs	r3, #4
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	d1ef      	bne.n	8008d3e <quorem+0xe8>
 8008d5e:	3c01      	subs	r4, #1
 8008d60:	e7ea      	b.n	8008d38 <quorem+0xe2>
 8008d62:	2000      	movs	r0, #0
 8008d64:	e7ee      	b.n	8008d44 <quorem+0xee>
	...

08008d68 <_dtoa_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	4614      	mov	r4, r2
 8008d6e:	461d      	mov	r5, r3
 8008d70:	69c7      	ldr	r7, [r0, #28]
 8008d72:	b097      	sub	sp, #92	@ 0x5c
 8008d74:	4683      	mov	fp, r0
 8008d76:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008d7a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008d7c:	b97f      	cbnz	r7, 8008d9e <_dtoa_r+0x36>
 8008d7e:	2010      	movs	r0, #16
 8008d80:	f7fe ff98 	bl	8007cb4 <malloc>
 8008d84:	4602      	mov	r2, r0
 8008d86:	f8cb 001c 	str.w	r0, [fp, #28]
 8008d8a:	b920      	cbnz	r0, 8008d96 <_dtoa_r+0x2e>
 8008d8c:	21ef      	movs	r1, #239	@ 0xef
 8008d8e:	4ba8      	ldr	r3, [pc, #672]	@ (8009030 <_dtoa_r+0x2c8>)
 8008d90:	48a8      	ldr	r0, [pc, #672]	@ (8009034 <_dtoa_r+0x2cc>)
 8008d92:	f001 fb9b 	bl	800a4cc <__assert_func>
 8008d96:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008d9a:	6007      	str	r7, [r0, #0]
 8008d9c:	60c7      	str	r7, [r0, #12]
 8008d9e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008da2:	6819      	ldr	r1, [r3, #0]
 8008da4:	b159      	cbz	r1, 8008dbe <_dtoa_r+0x56>
 8008da6:	685a      	ldr	r2, [r3, #4]
 8008da8:	2301      	movs	r3, #1
 8008daa:	4093      	lsls	r3, r2
 8008dac:	604a      	str	r2, [r1, #4]
 8008dae:	608b      	str	r3, [r1, #8]
 8008db0:	4658      	mov	r0, fp
 8008db2:	f000 fe29 	bl	8009a08 <_Bfree>
 8008db6:	2200      	movs	r2, #0
 8008db8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	1e2b      	subs	r3, r5, #0
 8008dc0:	bfaf      	iteee	ge
 8008dc2:	2300      	movge	r3, #0
 8008dc4:	2201      	movlt	r2, #1
 8008dc6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008dca:	9303      	strlt	r3, [sp, #12]
 8008dcc:	bfa8      	it	ge
 8008dce:	6033      	strge	r3, [r6, #0]
 8008dd0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008dd4:	4b98      	ldr	r3, [pc, #608]	@ (8009038 <_dtoa_r+0x2d0>)
 8008dd6:	bfb8      	it	lt
 8008dd8:	6032      	strlt	r2, [r6, #0]
 8008dda:	ea33 0308 	bics.w	r3, r3, r8
 8008dde:	d112      	bne.n	8008e06 <_dtoa_r+0x9e>
 8008de0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008de4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008dec:	4323      	orrs	r3, r4
 8008dee:	f000 8550 	beq.w	8009892 <_dtoa_r+0xb2a>
 8008df2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008df4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800903c <_dtoa_r+0x2d4>
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8552 	beq.w	80098a2 <_dtoa_r+0xb3a>
 8008dfe:	f10a 0303 	add.w	r3, sl, #3
 8008e02:	f000 bd4c 	b.w	800989e <_dtoa_r+0xb36>
 8008e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e12:	2200      	movs	r2, #0
 8008e14:	2300      	movs	r3, #0
 8008e16:	f7f7 fdc7 	bl	80009a8 <__aeabi_dcmpeq>
 8008e1a:	4607      	mov	r7, r0
 8008e1c:	b158      	cbz	r0, 8008e36 <_dtoa_r+0xce>
 8008e1e:	2301      	movs	r3, #1
 8008e20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e26:	b113      	cbz	r3, 8008e2e <_dtoa_r+0xc6>
 8008e28:	4b85      	ldr	r3, [pc, #532]	@ (8009040 <_dtoa_r+0x2d8>)
 8008e2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008e2c:	6013      	str	r3, [r2, #0]
 8008e2e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8009044 <_dtoa_r+0x2dc>
 8008e32:	f000 bd36 	b.w	80098a2 <_dtoa_r+0xb3a>
 8008e36:	ab14      	add	r3, sp, #80	@ 0x50
 8008e38:	9301      	str	r3, [sp, #4]
 8008e3a:	ab15      	add	r3, sp, #84	@ 0x54
 8008e3c:	9300      	str	r3, [sp, #0]
 8008e3e:	4658      	mov	r0, fp
 8008e40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e44:	f001 f8c8 	bl	8009fd8 <__d2b>
 8008e48:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008e4c:	4681      	mov	r9, r0
 8008e4e:	2e00      	cmp	r6, #0
 8008e50:	d077      	beq.n	8008f42 <_dtoa_r+0x1da>
 8008e52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e58:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e60:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008e64:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008e68:	9712      	str	r7, [sp, #72]	@ 0x48
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	4b76      	ldr	r3, [pc, #472]	@ (8009048 <_dtoa_r+0x2e0>)
 8008e70:	f7f7 f97a 	bl	8000168 <__aeabi_dsub>
 8008e74:	a368      	add	r3, pc, #416	@ (adr r3, 8009018 <_dtoa_r+0x2b0>)
 8008e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7a:	f7f7 fb2d 	bl	80004d8 <__aeabi_dmul>
 8008e7e:	a368      	add	r3, pc, #416	@ (adr r3, 8009020 <_dtoa_r+0x2b8>)
 8008e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e84:	f7f7 f972 	bl	800016c <__adddf3>
 8008e88:	4604      	mov	r4, r0
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	460d      	mov	r5, r1
 8008e8e:	f7f7 fab9 	bl	8000404 <__aeabi_i2d>
 8008e92:	a365      	add	r3, pc, #404	@ (adr r3, 8009028 <_dtoa_r+0x2c0>)
 8008e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e98:	f7f7 fb1e 	bl	80004d8 <__aeabi_dmul>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	460b      	mov	r3, r1
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	4629      	mov	r1, r5
 8008ea4:	f7f7 f962 	bl	800016c <__adddf3>
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	460d      	mov	r5, r1
 8008eac:	f7f7 fdc4 	bl	8000a38 <__aeabi_d2iz>
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	f7f7 fd7f 	bl	80009bc <__aeabi_dcmplt>
 8008ebe:	b140      	cbz	r0, 8008ed2 <_dtoa_r+0x16a>
 8008ec0:	4638      	mov	r0, r7
 8008ec2:	f7f7 fa9f 	bl	8000404 <__aeabi_i2d>
 8008ec6:	4622      	mov	r2, r4
 8008ec8:	462b      	mov	r3, r5
 8008eca:	f7f7 fd6d 	bl	80009a8 <__aeabi_dcmpeq>
 8008ece:	b900      	cbnz	r0, 8008ed2 <_dtoa_r+0x16a>
 8008ed0:	3f01      	subs	r7, #1
 8008ed2:	2f16      	cmp	r7, #22
 8008ed4:	d853      	bhi.n	8008f7e <_dtoa_r+0x216>
 8008ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008eda:	4b5c      	ldr	r3, [pc, #368]	@ (800904c <_dtoa_r+0x2e4>)
 8008edc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee4:	f7f7 fd6a 	bl	80009bc <__aeabi_dcmplt>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d04a      	beq.n	8008f82 <_dtoa_r+0x21a>
 8008eec:	2300      	movs	r3, #0
 8008eee:	3f01      	subs	r7, #1
 8008ef0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ef2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ef4:	1b9b      	subs	r3, r3, r6
 8008ef6:	1e5a      	subs	r2, r3, #1
 8008ef8:	bf46      	itte	mi
 8008efa:	f1c3 0801 	rsbmi	r8, r3, #1
 8008efe:	2300      	movmi	r3, #0
 8008f00:	f04f 0800 	movpl.w	r8, #0
 8008f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f06:	bf48      	it	mi
 8008f08:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008f0a:	2f00      	cmp	r7, #0
 8008f0c:	db3b      	blt.n	8008f86 <_dtoa_r+0x21e>
 8008f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f10:	970e      	str	r7, [sp, #56]	@ 0x38
 8008f12:	443b      	add	r3, r7
 8008f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f16:	2300      	movs	r3, #0
 8008f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d866      	bhi.n	8008fee <_dtoa_r+0x286>
 8008f20:	2b05      	cmp	r3, #5
 8008f22:	bfc4      	itt	gt
 8008f24:	3b04      	subgt	r3, #4
 8008f26:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008f28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f2a:	bfc8      	it	gt
 8008f2c:	2400      	movgt	r4, #0
 8008f2e:	f1a3 0302 	sub.w	r3, r3, #2
 8008f32:	bfd8      	it	le
 8008f34:	2401      	movle	r4, #1
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d864      	bhi.n	8009004 <_dtoa_r+0x29c>
 8008f3a:	e8df f003 	tbb	[pc, r3]
 8008f3e:	382b      	.short	0x382b
 8008f40:	5636      	.short	0x5636
 8008f42:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008f46:	441e      	add	r6, r3
 8008f48:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f4c:	2b20      	cmp	r3, #32
 8008f4e:	bfc1      	itttt	gt
 8008f50:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f54:	fa08 f803 	lslgt.w	r8, r8, r3
 8008f58:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008f5c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008f60:	bfd6      	itet	le
 8008f62:	f1c3 0320 	rsble	r3, r3, #32
 8008f66:	ea48 0003 	orrgt.w	r0, r8, r3
 8008f6a:	fa04 f003 	lslle.w	r0, r4, r3
 8008f6e:	f7f7 fa39 	bl	80003e4 <__aeabi_ui2d>
 8008f72:	2201      	movs	r2, #1
 8008f74:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008f78:	3e01      	subs	r6, #1
 8008f7a:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f7c:	e775      	b.n	8008e6a <_dtoa_r+0x102>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e7b6      	b.n	8008ef0 <_dtoa_r+0x188>
 8008f82:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008f84:	e7b5      	b.n	8008ef2 <_dtoa_r+0x18a>
 8008f86:	427b      	negs	r3, r7
 8008f88:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	eba8 0807 	sub.w	r8, r8, r7
 8008f90:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f92:	e7c2      	b.n	8008f1a <_dtoa_r+0x1b2>
 8008f94:	2300      	movs	r3, #0
 8008f96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	dc35      	bgt.n	800900a <_dtoa_r+0x2a2>
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008fa6:	9221      	str	r2, [sp, #132]	@ 0x84
 8008fa8:	e00b      	b.n	8008fc2 <_dtoa_r+0x25a>
 8008faa:	2301      	movs	r3, #1
 8008fac:	e7f3      	b.n	8008f96 <_dtoa_r+0x22e>
 8008fae:	2300      	movs	r3, #0
 8008fb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fb4:	18fb      	adds	r3, r7, r3
 8008fb6:	9308      	str	r3, [sp, #32]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	9307      	str	r3, [sp, #28]
 8008fbe:	bfb8      	it	lt
 8008fc0:	2301      	movlt	r3, #1
 8008fc2:	2100      	movs	r1, #0
 8008fc4:	2204      	movs	r2, #4
 8008fc6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008fca:	f102 0514 	add.w	r5, r2, #20
 8008fce:	429d      	cmp	r5, r3
 8008fd0:	d91f      	bls.n	8009012 <_dtoa_r+0x2aa>
 8008fd2:	6041      	str	r1, [r0, #4]
 8008fd4:	4658      	mov	r0, fp
 8008fd6:	f000 fcd7 	bl	8009988 <_Balloc>
 8008fda:	4682      	mov	sl, r0
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d139      	bne.n	8009054 <_dtoa_r+0x2ec>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	f240 11af 	movw	r1, #431	@ 0x1af
 8008fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8009050 <_dtoa_r+0x2e8>)
 8008fe8:	e6d2      	b.n	8008d90 <_dtoa_r+0x28>
 8008fea:	2301      	movs	r3, #1
 8008fec:	e7e0      	b.n	8008fb0 <_dtoa_r+0x248>
 8008fee:	2401      	movs	r4, #1
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ff4:	9320      	str	r3, [sp, #128]	@ 0x80
 8008ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009000:	2312      	movs	r3, #18
 8009002:	e7d0      	b.n	8008fa6 <_dtoa_r+0x23e>
 8009004:	2301      	movs	r3, #1
 8009006:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009008:	e7f5      	b.n	8008ff6 <_dtoa_r+0x28e>
 800900a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800900c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009010:	e7d7      	b.n	8008fc2 <_dtoa_r+0x25a>
 8009012:	3101      	adds	r1, #1
 8009014:	0052      	lsls	r2, r2, #1
 8009016:	e7d8      	b.n	8008fca <_dtoa_r+0x262>
 8009018:	636f4361 	.word	0x636f4361
 800901c:	3fd287a7 	.word	0x3fd287a7
 8009020:	8b60c8b3 	.word	0x8b60c8b3
 8009024:	3fc68a28 	.word	0x3fc68a28
 8009028:	509f79fb 	.word	0x509f79fb
 800902c:	3fd34413 	.word	0x3fd34413
 8009030:	0800b904 	.word	0x0800b904
 8009034:	0800b91b 	.word	0x0800b91b
 8009038:	7ff00000 	.word	0x7ff00000
 800903c:	0800b900 	.word	0x0800b900
 8009040:	0800b8d4 	.word	0x0800b8d4
 8009044:	0800b8d3 	.word	0x0800b8d3
 8009048:	3ff80000 	.word	0x3ff80000
 800904c:	0800ba18 	.word	0x0800ba18
 8009050:	0800b973 	.word	0x0800b973
 8009054:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009058:	6018      	str	r0, [r3, #0]
 800905a:	9b07      	ldr	r3, [sp, #28]
 800905c:	2b0e      	cmp	r3, #14
 800905e:	f200 80a4 	bhi.w	80091aa <_dtoa_r+0x442>
 8009062:	2c00      	cmp	r4, #0
 8009064:	f000 80a1 	beq.w	80091aa <_dtoa_r+0x442>
 8009068:	2f00      	cmp	r7, #0
 800906a:	dd33      	ble.n	80090d4 <_dtoa_r+0x36c>
 800906c:	4b86      	ldr	r3, [pc, #536]	@ (8009288 <_dtoa_r+0x520>)
 800906e:	f007 020f 	and.w	r2, r7, #15
 8009072:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009076:	05f8      	lsls	r0, r7, #23
 8009078:	e9d3 3400 	ldrd	r3, r4, [r3]
 800907c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009080:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009084:	d516      	bpl.n	80090b4 <_dtoa_r+0x34c>
 8009086:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800908a:	4b80      	ldr	r3, [pc, #512]	@ (800928c <_dtoa_r+0x524>)
 800908c:	2603      	movs	r6, #3
 800908e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009092:	f7f7 fb4b 	bl	800072c <__aeabi_ddiv>
 8009096:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800909a:	f004 040f 	and.w	r4, r4, #15
 800909e:	4d7b      	ldr	r5, [pc, #492]	@ (800928c <_dtoa_r+0x524>)
 80090a0:	b954      	cbnz	r4, 80090b8 <_dtoa_r+0x350>
 80090a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090aa:	f7f7 fb3f 	bl	800072c <__aeabi_ddiv>
 80090ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090b2:	e028      	b.n	8009106 <_dtoa_r+0x39e>
 80090b4:	2602      	movs	r6, #2
 80090b6:	e7f2      	b.n	800909e <_dtoa_r+0x336>
 80090b8:	07e1      	lsls	r1, r4, #31
 80090ba:	d508      	bpl.n	80090ce <_dtoa_r+0x366>
 80090bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090c4:	f7f7 fa08 	bl	80004d8 <__aeabi_dmul>
 80090c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090cc:	3601      	adds	r6, #1
 80090ce:	1064      	asrs	r4, r4, #1
 80090d0:	3508      	adds	r5, #8
 80090d2:	e7e5      	b.n	80090a0 <_dtoa_r+0x338>
 80090d4:	f000 80d2 	beq.w	800927c <_dtoa_r+0x514>
 80090d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090dc:	427c      	negs	r4, r7
 80090de:	4b6a      	ldr	r3, [pc, #424]	@ (8009288 <_dtoa_r+0x520>)
 80090e0:	f004 020f 	and.w	r2, r4, #15
 80090e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ec:	f7f7 f9f4 	bl	80004d8 <__aeabi_dmul>
 80090f0:	2602      	movs	r6, #2
 80090f2:	2300      	movs	r3, #0
 80090f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090f8:	4d64      	ldr	r5, [pc, #400]	@ (800928c <_dtoa_r+0x524>)
 80090fa:	1124      	asrs	r4, r4, #4
 80090fc:	2c00      	cmp	r4, #0
 80090fe:	f040 80b2 	bne.w	8009266 <_dtoa_r+0x4fe>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1d3      	bne.n	80090ae <_dtoa_r+0x346>
 8009106:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800910a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 80b7 	beq.w	8009280 <_dtoa_r+0x518>
 8009112:	2200      	movs	r2, #0
 8009114:	4620      	mov	r0, r4
 8009116:	4629      	mov	r1, r5
 8009118:	4b5d      	ldr	r3, [pc, #372]	@ (8009290 <_dtoa_r+0x528>)
 800911a:	f7f7 fc4f 	bl	80009bc <__aeabi_dcmplt>
 800911e:	2800      	cmp	r0, #0
 8009120:	f000 80ae 	beq.w	8009280 <_dtoa_r+0x518>
 8009124:	9b07      	ldr	r3, [sp, #28]
 8009126:	2b00      	cmp	r3, #0
 8009128:	f000 80aa 	beq.w	8009280 <_dtoa_r+0x518>
 800912c:	9b08      	ldr	r3, [sp, #32]
 800912e:	2b00      	cmp	r3, #0
 8009130:	dd37      	ble.n	80091a2 <_dtoa_r+0x43a>
 8009132:	1e7b      	subs	r3, r7, #1
 8009134:	4620      	mov	r0, r4
 8009136:	9304      	str	r3, [sp, #16]
 8009138:	2200      	movs	r2, #0
 800913a:	4629      	mov	r1, r5
 800913c:	4b55      	ldr	r3, [pc, #340]	@ (8009294 <_dtoa_r+0x52c>)
 800913e:	f7f7 f9cb 	bl	80004d8 <__aeabi_dmul>
 8009142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009146:	9c08      	ldr	r4, [sp, #32]
 8009148:	3601      	adds	r6, #1
 800914a:	4630      	mov	r0, r6
 800914c:	f7f7 f95a 	bl	8000404 <__aeabi_i2d>
 8009150:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009154:	f7f7 f9c0 	bl	80004d8 <__aeabi_dmul>
 8009158:	2200      	movs	r2, #0
 800915a:	4b4f      	ldr	r3, [pc, #316]	@ (8009298 <_dtoa_r+0x530>)
 800915c:	f7f7 f806 	bl	800016c <__adddf3>
 8009160:	4605      	mov	r5, r0
 8009162:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009166:	2c00      	cmp	r4, #0
 8009168:	f040 809a 	bne.w	80092a0 <_dtoa_r+0x538>
 800916c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009170:	2200      	movs	r2, #0
 8009172:	4b4a      	ldr	r3, [pc, #296]	@ (800929c <_dtoa_r+0x534>)
 8009174:	f7f6 fff8 	bl	8000168 <__aeabi_dsub>
 8009178:	4602      	mov	r2, r0
 800917a:	460b      	mov	r3, r1
 800917c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009180:	462a      	mov	r2, r5
 8009182:	4633      	mov	r3, r6
 8009184:	f7f7 fc38 	bl	80009f8 <__aeabi_dcmpgt>
 8009188:	2800      	cmp	r0, #0
 800918a:	f040 828e 	bne.w	80096aa <_dtoa_r+0x942>
 800918e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009192:	462a      	mov	r2, r5
 8009194:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009198:	f7f7 fc10 	bl	80009bc <__aeabi_dcmplt>
 800919c:	2800      	cmp	r0, #0
 800919e:	f040 8127 	bne.w	80093f0 <_dtoa_r+0x688>
 80091a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80091a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f2c0 8163 	blt.w	8009478 <_dtoa_r+0x710>
 80091b2:	2f0e      	cmp	r7, #14
 80091b4:	f300 8160 	bgt.w	8009478 <_dtoa_r+0x710>
 80091b8:	4b33      	ldr	r3, [pc, #204]	@ (8009288 <_dtoa_r+0x520>)
 80091ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	da03      	bge.n	80091d4 <_dtoa_r+0x46c>
 80091cc:	9b07      	ldr	r3, [sp, #28]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f340 8100 	ble.w	80093d4 <_dtoa_r+0x66c>
 80091d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80091d8:	4656      	mov	r6, sl
 80091da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091de:	4620      	mov	r0, r4
 80091e0:	4629      	mov	r1, r5
 80091e2:	f7f7 faa3 	bl	800072c <__aeabi_ddiv>
 80091e6:	f7f7 fc27 	bl	8000a38 <__aeabi_d2iz>
 80091ea:	4680      	mov	r8, r0
 80091ec:	f7f7 f90a 	bl	8000404 <__aeabi_i2d>
 80091f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091f4:	f7f7 f970 	bl	80004d8 <__aeabi_dmul>
 80091f8:	4602      	mov	r2, r0
 80091fa:	460b      	mov	r3, r1
 80091fc:	4620      	mov	r0, r4
 80091fe:	4629      	mov	r1, r5
 8009200:	f7f6 ffb2 	bl	8000168 <__aeabi_dsub>
 8009204:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009208:	9d07      	ldr	r5, [sp, #28]
 800920a:	f806 4b01 	strb.w	r4, [r6], #1
 800920e:	eba6 040a 	sub.w	r4, r6, sl
 8009212:	42a5      	cmp	r5, r4
 8009214:	4602      	mov	r2, r0
 8009216:	460b      	mov	r3, r1
 8009218:	f040 8116 	bne.w	8009448 <_dtoa_r+0x6e0>
 800921c:	f7f6 ffa6 	bl	800016c <__adddf3>
 8009220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009224:	4604      	mov	r4, r0
 8009226:	460d      	mov	r5, r1
 8009228:	f7f7 fbe6 	bl	80009f8 <__aeabi_dcmpgt>
 800922c:	2800      	cmp	r0, #0
 800922e:	f040 80f8 	bne.w	8009422 <_dtoa_r+0x6ba>
 8009232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009236:	4620      	mov	r0, r4
 8009238:	4629      	mov	r1, r5
 800923a:	f7f7 fbb5 	bl	80009a8 <__aeabi_dcmpeq>
 800923e:	b118      	cbz	r0, 8009248 <_dtoa_r+0x4e0>
 8009240:	f018 0f01 	tst.w	r8, #1
 8009244:	f040 80ed 	bne.w	8009422 <_dtoa_r+0x6ba>
 8009248:	4649      	mov	r1, r9
 800924a:	4658      	mov	r0, fp
 800924c:	f000 fbdc 	bl	8009a08 <_Bfree>
 8009250:	2300      	movs	r3, #0
 8009252:	7033      	strb	r3, [r6, #0]
 8009254:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009256:	3701      	adds	r7, #1
 8009258:	601f      	str	r7, [r3, #0]
 800925a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800925c:	2b00      	cmp	r3, #0
 800925e:	f000 8320 	beq.w	80098a2 <_dtoa_r+0xb3a>
 8009262:	601e      	str	r6, [r3, #0]
 8009264:	e31d      	b.n	80098a2 <_dtoa_r+0xb3a>
 8009266:	07e2      	lsls	r2, r4, #31
 8009268:	d505      	bpl.n	8009276 <_dtoa_r+0x50e>
 800926a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800926e:	f7f7 f933 	bl	80004d8 <__aeabi_dmul>
 8009272:	2301      	movs	r3, #1
 8009274:	3601      	adds	r6, #1
 8009276:	1064      	asrs	r4, r4, #1
 8009278:	3508      	adds	r5, #8
 800927a:	e73f      	b.n	80090fc <_dtoa_r+0x394>
 800927c:	2602      	movs	r6, #2
 800927e:	e742      	b.n	8009106 <_dtoa_r+0x39e>
 8009280:	9c07      	ldr	r4, [sp, #28]
 8009282:	9704      	str	r7, [sp, #16]
 8009284:	e761      	b.n	800914a <_dtoa_r+0x3e2>
 8009286:	bf00      	nop
 8009288:	0800ba18 	.word	0x0800ba18
 800928c:	0800b9f0 	.word	0x0800b9f0
 8009290:	3ff00000 	.word	0x3ff00000
 8009294:	40240000 	.word	0x40240000
 8009298:	401c0000 	.word	0x401c0000
 800929c:	40140000 	.word	0x40140000
 80092a0:	4b70      	ldr	r3, [pc, #448]	@ (8009464 <_dtoa_r+0x6fc>)
 80092a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092ac:	4454      	add	r4, sl
 80092ae:	2900      	cmp	r1, #0
 80092b0:	d045      	beq.n	800933e <_dtoa_r+0x5d6>
 80092b2:	2000      	movs	r0, #0
 80092b4:	496c      	ldr	r1, [pc, #432]	@ (8009468 <_dtoa_r+0x700>)
 80092b6:	f7f7 fa39 	bl	800072c <__aeabi_ddiv>
 80092ba:	4633      	mov	r3, r6
 80092bc:	462a      	mov	r2, r5
 80092be:	f7f6 ff53 	bl	8000168 <__aeabi_dsub>
 80092c2:	4656      	mov	r6, sl
 80092c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80092c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092cc:	f7f7 fbb4 	bl	8000a38 <__aeabi_d2iz>
 80092d0:	4605      	mov	r5, r0
 80092d2:	f7f7 f897 	bl	8000404 <__aeabi_i2d>
 80092d6:	4602      	mov	r2, r0
 80092d8:	460b      	mov	r3, r1
 80092da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092de:	f7f6 ff43 	bl	8000168 <__aeabi_dsub>
 80092e2:	4602      	mov	r2, r0
 80092e4:	460b      	mov	r3, r1
 80092e6:	3530      	adds	r5, #48	@ 0x30
 80092e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80092ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80092f0:	f806 5b01 	strb.w	r5, [r6], #1
 80092f4:	f7f7 fb62 	bl	80009bc <__aeabi_dcmplt>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d163      	bne.n	80093c4 <_dtoa_r+0x65c>
 80092fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009300:	2000      	movs	r0, #0
 8009302:	495a      	ldr	r1, [pc, #360]	@ (800946c <_dtoa_r+0x704>)
 8009304:	f7f6 ff30 	bl	8000168 <__aeabi_dsub>
 8009308:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800930c:	f7f7 fb56 	bl	80009bc <__aeabi_dcmplt>
 8009310:	2800      	cmp	r0, #0
 8009312:	f040 8087 	bne.w	8009424 <_dtoa_r+0x6bc>
 8009316:	42a6      	cmp	r6, r4
 8009318:	f43f af43 	beq.w	80091a2 <_dtoa_r+0x43a>
 800931c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009320:	2200      	movs	r2, #0
 8009322:	4b53      	ldr	r3, [pc, #332]	@ (8009470 <_dtoa_r+0x708>)
 8009324:	f7f7 f8d8 	bl	80004d8 <__aeabi_dmul>
 8009328:	2200      	movs	r2, #0
 800932a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800932e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009332:	4b4f      	ldr	r3, [pc, #316]	@ (8009470 <_dtoa_r+0x708>)
 8009334:	f7f7 f8d0 	bl	80004d8 <__aeabi_dmul>
 8009338:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800933c:	e7c4      	b.n	80092c8 <_dtoa_r+0x560>
 800933e:	4631      	mov	r1, r6
 8009340:	4628      	mov	r0, r5
 8009342:	f7f7 f8c9 	bl	80004d8 <__aeabi_dmul>
 8009346:	4656      	mov	r6, sl
 8009348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800934c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800934e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009352:	f7f7 fb71 	bl	8000a38 <__aeabi_d2iz>
 8009356:	4605      	mov	r5, r0
 8009358:	f7f7 f854 	bl	8000404 <__aeabi_i2d>
 800935c:	4602      	mov	r2, r0
 800935e:	460b      	mov	r3, r1
 8009360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009364:	f7f6 ff00 	bl	8000168 <__aeabi_dsub>
 8009368:	4602      	mov	r2, r0
 800936a:	460b      	mov	r3, r1
 800936c:	3530      	adds	r5, #48	@ 0x30
 800936e:	f806 5b01 	strb.w	r5, [r6], #1
 8009372:	42a6      	cmp	r6, r4
 8009374:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009378:	f04f 0200 	mov.w	r2, #0
 800937c:	d124      	bne.n	80093c8 <_dtoa_r+0x660>
 800937e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009382:	4b39      	ldr	r3, [pc, #228]	@ (8009468 <_dtoa_r+0x700>)
 8009384:	f7f6 fef2 	bl	800016c <__adddf3>
 8009388:	4602      	mov	r2, r0
 800938a:	460b      	mov	r3, r1
 800938c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009390:	f7f7 fb32 	bl	80009f8 <__aeabi_dcmpgt>
 8009394:	2800      	cmp	r0, #0
 8009396:	d145      	bne.n	8009424 <_dtoa_r+0x6bc>
 8009398:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800939c:	2000      	movs	r0, #0
 800939e:	4932      	ldr	r1, [pc, #200]	@ (8009468 <_dtoa_r+0x700>)
 80093a0:	f7f6 fee2 	bl	8000168 <__aeabi_dsub>
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ac:	f7f7 fb06 	bl	80009bc <__aeabi_dcmplt>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	f43f aef6 	beq.w	80091a2 <_dtoa_r+0x43a>
 80093b6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80093b8:	1e73      	subs	r3, r6, #1
 80093ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80093c0:	2b30      	cmp	r3, #48	@ 0x30
 80093c2:	d0f8      	beq.n	80093b6 <_dtoa_r+0x64e>
 80093c4:	9f04      	ldr	r7, [sp, #16]
 80093c6:	e73f      	b.n	8009248 <_dtoa_r+0x4e0>
 80093c8:	4b29      	ldr	r3, [pc, #164]	@ (8009470 <_dtoa_r+0x708>)
 80093ca:	f7f7 f885 	bl	80004d8 <__aeabi_dmul>
 80093ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093d2:	e7bc      	b.n	800934e <_dtoa_r+0x5e6>
 80093d4:	d10c      	bne.n	80093f0 <_dtoa_r+0x688>
 80093d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093da:	2200      	movs	r2, #0
 80093dc:	4b25      	ldr	r3, [pc, #148]	@ (8009474 <_dtoa_r+0x70c>)
 80093de:	f7f7 f87b 	bl	80004d8 <__aeabi_dmul>
 80093e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093e6:	f7f7 fafd 	bl	80009e4 <__aeabi_dcmpge>
 80093ea:	2800      	cmp	r0, #0
 80093ec:	f000 815b 	beq.w	80096a6 <_dtoa_r+0x93e>
 80093f0:	2400      	movs	r4, #0
 80093f2:	4625      	mov	r5, r4
 80093f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093f6:	4656      	mov	r6, sl
 80093f8:	43db      	mvns	r3, r3
 80093fa:	9304      	str	r3, [sp, #16]
 80093fc:	2700      	movs	r7, #0
 80093fe:	4621      	mov	r1, r4
 8009400:	4658      	mov	r0, fp
 8009402:	f000 fb01 	bl	8009a08 <_Bfree>
 8009406:	2d00      	cmp	r5, #0
 8009408:	d0dc      	beq.n	80093c4 <_dtoa_r+0x65c>
 800940a:	b12f      	cbz	r7, 8009418 <_dtoa_r+0x6b0>
 800940c:	42af      	cmp	r7, r5
 800940e:	d003      	beq.n	8009418 <_dtoa_r+0x6b0>
 8009410:	4639      	mov	r1, r7
 8009412:	4658      	mov	r0, fp
 8009414:	f000 faf8 	bl	8009a08 <_Bfree>
 8009418:	4629      	mov	r1, r5
 800941a:	4658      	mov	r0, fp
 800941c:	f000 faf4 	bl	8009a08 <_Bfree>
 8009420:	e7d0      	b.n	80093c4 <_dtoa_r+0x65c>
 8009422:	9704      	str	r7, [sp, #16]
 8009424:	4633      	mov	r3, r6
 8009426:	461e      	mov	r6, r3
 8009428:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800942c:	2a39      	cmp	r2, #57	@ 0x39
 800942e:	d107      	bne.n	8009440 <_dtoa_r+0x6d8>
 8009430:	459a      	cmp	sl, r3
 8009432:	d1f8      	bne.n	8009426 <_dtoa_r+0x6be>
 8009434:	9a04      	ldr	r2, [sp, #16]
 8009436:	3201      	adds	r2, #1
 8009438:	9204      	str	r2, [sp, #16]
 800943a:	2230      	movs	r2, #48	@ 0x30
 800943c:	f88a 2000 	strb.w	r2, [sl]
 8009440:	781a      	ldrb	r2, [r3, #0]
 8009442:	3201      	adds	r2, #1
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	e7bd      	b.n	80093c4 <_dtoa_r+0x65c>
 8009448:	2200      	movs	r2, #0
 800944a:	4b09      	ldr	r3, [pc, #36]	@ (8009470 <_dtoa_r+0x708>)
 800944c:	f7f7 f844 	bl	80004d8 <__aeabi_dmul>
 8009450:	2200      	movs	r2, #0
 8009452:	2300      	movs	r3, #0
 8009454:	4604      	mov	r4, r0
 8009456:	460d      	mov	r5, r1
 8009458:	f7f7 faa6 	bl	80009a8 <__aeabi_dcmpeq>
 800945c:	2800      	cmp	r0, #0
 800945e:	f43f aebc 	beq.w	80091da <_dtoa_r+0x472>
 8009462:	e6f1      	b.n	8009248 <_dtoa_r+0x4e0>
 8009464:	0800ba18 	.word	0x0800ba18
 8009468:	3fe00000 	.word	0x3fe00000
 800946c:	3ff00000 	.word	0x3ff00000
 8009470:	40240000 	.word	0x40240000
 8009474:	40140000 	.word	0x40140000
 8009478:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800947a:	2a00      	cmp	r2, #0
 800947c:	f000 80db 	beq.w	8009636 <_dtoa_r+0x8ce>
 8009480:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009482:	2a01      	cmp	r2, #1
 8009484:	f300 80bf 	bgt.w	8009606 <_dtoa_r+0x89e>
 8009488:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800948a:	2a00      	cmp	r2, #0
 800948c:	f000 80b7 	beq.w	80095fe <_dtoa_r+0x896>
 8009490:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009494:	4646      	mov	r6, r8
 8009496:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009498:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800949a:	2101      	movs	r1, #1
 800949c:	441a      	add	r2, r3
 800949e:	4658      	mov	r0, fp
 80094a0:	4498      	add	r8, r3
 80094a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80094a4:	f000 fb64 	bl	8009b70 <__i2b>
 80094a8:	4605      	mov	r5, r0
 80094aa:	b15e      	cbz	r6, 80094c4 <_dtoa_r+0x75c>
 80094ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	dd08      	ble.n	80094c4 <_dtoa_r+0x75c>
 80094b2:	42b3      	cmp	r3, r6
 80094b4:	bfa8      	it	ge
 80094b6:	4633      	movge	r3, r6
 80094b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ba:	eba8 0803 	sub.w	r8, r8, r3
 80094be:	1af6      	subs	r6, r6, r3
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094c6:	b1f3      	cbz	r3, 8009506 <_dtoa_r+0x79e>
 80094c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	f000 80b7 	beq.w	800963e <_dtoa_r+0x8d6>
 80094d0:	b18c      	cbz	r4, 80094f6 <_dtoa_r+0x78e>
 80094d2:	4629      	mov	r1, r5
 80094d4:	4622      	mov	r2, r4
 80094d6:	4658      	mov	r0, fp
 80094d8:	f000 fc08 	bl	8009cec <__pow5mult>
 80094dc:	464a      	mov	r2, r9
 80094de:	4601      	mov	r1, r0
 80094e0:	4605      	mov	r5, r0
 80094e2:	4658      	mov	r0, fp
 80094e4:	f000 fb5a 	bl	8009b9c <__multiply>
 80094e8:	4649      	mov	r1, r9
 80094ea:	9004      	str	r0, [sp, #16]
 80094ec:	4658      	mov	r0, fp
 80094ee:	f000 fa8b 	bl	8009a08 <_Bfree>
 80094f2:	9b04      	ldr	r3, [sp, #16]
 80094f4:	4699      	mov	r9, r3
 80094f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094f8:	1b1a      	subs	r2, r3, r4
 80094fa:	d004      	beq.n	8009506 <_dtoa_r+0x79e>
 80094fc:	4649      	mov	r1, r9
 80094fe:	4658      	mov	r0, fp
 8009500:	f000 fbf4 	bl	8009cec <__pow5mult>
 8009504:	4681      	mov	r9, r0
 8009506:	2101      	movs	r1, #1
 8009508:	4658      	mov	r0, fp
 800950a:	f000 fb31 	bl	8009b70 <__i2b>
 800950e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009510:	4604      	mov	r4, r0
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 81c9 	beq.w	80098aa <_dtoa_r+0xb42>
 8009518:	461a      	mov	r2, r3
 800951a:	4601      	mov	r1, r0
 800951c:	4658      	mov	r0, fp
 800951e:	f000 fbe5 	bl	8009cec <__pow5mult>
 8009522:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009524:	4604      	mov	r4, r0
 8009526:	2b01      	cmp	r3, #1
 8009528:	f300 808f 	bgt.w	800964a <_dtoa_r+0x8e2>
 800952c:	9b02      	ldr	r3, [sp, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	f040 8087 	bne.w	8009642 <_dtoa_r+0x8da>
 8009534:	9b03      	ldr	r3, [sp, #12]
 8009536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800953a:	2b00      	cmp	r3, #0
 800953c:	f040 8083 	bne.w	8009646 <_dtoa_r+0x8de>
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009546:	0d1b      	lsrs	r3, r3, #20
 8009548:	051b      	lsls	r3, r3, #20
 800954a:	b12b      	cbz	r3, 8009558 <_dtoa_r+0x7f0>
 800954c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800954e:	f108 0801 	add.w	r8, r8, #1
 8009552:	3301      	adds	r3, #1
 8009554:	9309      	str	r3, [sp, #36]	@ 0x24
 8009556:	2301      	movs	r3, #1
 8009558:	930a      	str	r3, [sp, #40]	@ 0x28
 800955a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 81aa 	beq.w	80098b6 <_dtoa_r+0xb4e>
 8009562:	6923      	ldr	r3, [r4, #16]
 8009564:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009568:	6918      	ldr	r0, [r3, #16]
 800956a:	f000 fab5 	bl	8009ad8 <__hi0bits>
 800956e:	f1c0 0020 	rsb	r0, r0, #32
 8009572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009574:	4418      	add	r0, r3
 8009576:	f010 001f 	ands.w	r0, r0, #31
 800957a:	d071      	beq.n	8009660 <_dtoa_r+0x8f8>
 800957c:	f1c0 0320 	rsb	r3, r0, #32
 8009580:	2b04      	cmp	r3, #4
 8009582:	dd65      	ble.n	8009650 <_dtoa_r+0x8e8>
 8009584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009586:	f1c0 001c 	rsb	r0, r0, #28
 800958a:	4403      	add	r3, r0
 800958c:	4480      	add	r8, r0
 800958e:	4406      	add	r6, r0
 8009590:	9309      	str	r3, [sp, #36]	@ 0x24
 8009592:	f1b8 0f00 	cmp.w	r8, #0
 8009596:	dd05      	ble.n	80095a4 <_dtoa_r+0x83c>
 8009598:	4649      	mov	r1, r9
 800959a:	4642      	mov	r2, r8
 800959c:	4658      	mov	r0, fp
 800959e:	f000 fbff 	bl	8009da0 <__lshift>
 80095a2:	4681      	mov	r9, r0
 80095a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	dd05      	ble.n	80095b6 <_dtoa_r+0x84e>
 80095aa:	4621      	mov	r1, r4
 80095ac:	461a      	mov	r2, r3
 80095ae:	4658      	mov	r0, fp
 80095b0:	f000 fbf6 	bl	8009da0 <__lshift>
 80095b4:	4604      	mov	r4, r0
 80095b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d053      	beq.n	8009664 <_dtoa_r+0x8fc>
 80095bc:	4621      	mov	r1, r4
 80095be:	4648      	mov	r0, r9
 80095c0:	f000 fc5a 	bl	8009e78 <__mcmp>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	da4d      	bge.n	8009664 <_dtoa_r+0x8fc>
 80095c8:	1e7b      	subs	r3, r7, #1
 80095ca:	4649      	mov	r1, r9
 80095cc:	9304      	str	r3, [sp, #16]
 80095ce:	220a      	movs	r2, #10
 80095d0:	2300      	movs	r3, #0
 80095d2:	4658      	mov	r0, fp
 80095d4:	f000 fa3a 	bl	8009a4c <__multadd>
 80095d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095da:	4681      	mov	r9, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 816c 	beq.w	80098ba <_dtoa_r+0xb52>
 80095e2:	2300      	movs	r3, #0
 80095e4:	4629      	mov	r1, r5
 80095e6:	220a      	movs	r2, #10
 80095e8:	4658      	mov	r0, fp
 80095ea:	f000 fa2f 	bl	8009a4c <__multadd>
 80095ee:	9b08      	ldr	r3, [sp, #32]
 80095f0:	4605      	mov	r5, r0
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	dc61      	bgt.n	80096ba <_dtoa_r+0x952>
 80095f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	dc3b      	bgt.n	8009674 <_dtoa_r+0x90c>
 80095fc:	e05d      	b.n	80096ba <_dtoa_r+0x952>
 80095fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009600:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009604:	e746      	b.n	8009494 <_dtoa_r+0x72c>
 8009606:	9b07      	ldr	r3, [sp, #28]
 8009608:	1e5c      	subs	r4, r3, #1
 800960a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800960c:	42a3      	cmp	r3, r4
 800960e:	bfbf      	itttt	lt
 8009610:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009612:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009614:	1ae3      	sublt	r3, r4, r3
 8009616:	18d2      	addlt	r2, r2, r3
 8009618:	bfa8      	it	ge
 800961a:	1b1c      	subge	r4, r3, r4
 800961c:	9b07      	ldr	r3, [sp, #28]
 800961e:	bfbe      	ittt	lt
 8009620:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009622:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8009624:	2400      	movlt	r4, #0
 8009626:	2b00      	cmp	r3, #0
 8009628:	bfb5      	itete	lt
 800962a:	eba8 0603 	sublt.w	r6, r8, r3
 800962e:	4646      	movge	r6, r8
 8009630:	2300      	movlt	r3, #0
 8009632:	9b07      	ldrge	r3, [sp, #28]
 8009634:	e730      	b.n	8009498 <_dtoa_r+0x730>
 8009636:	4646      	mov	r6, r8
 8009638:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800963a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800963c:	e735      	b.n	80094aa <_dtoa_r+0x742>
 800963e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009640:	e75c      	b.n	80094fc <_dtoa_r+0x794>
 8009642:	2300      	movs	r3, #0
 8009644:	e788      	b.n	8009558 <_dtoa_r+0x7f0>
 8009646:	9b02      	ldr	r3, [sp, #8]
 8009648:	e786      	b.n	8009558 <_dtoa_r+0x7f0>
 800964a:	2300      	movs	r3, #0
 800964c:	930a      	str	r3, [sp, #40]	@ 0x28
 800964e:	e788      	b.n	8009562 <_dtoa_r+0x7fa>
 8009650:	d09f      	beq.n	8009592 <_dtoa_r+0x82a>
 8009652:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009654:	331c      	adds	r3, #28
 8009656:	441a      	add	r2, r3
 8009658:	4498      	add	r8, r3
 800965a:	441e      	add	r6, r3
 800965c:	9209      	str	r2, [sp, #36]	@ 0x24
 800965e:	e798      	b.n	8009592 <_dtoa_r+0x82a>
 8009660:	4603      	mov	r3, r0
 8009662:	e7f6      	b.n	8009652 <_dtoa_r+0x8ea>
 8009664:	9b07      	ldr	r3, [sp, #28]
 8009666:	9704      	str	r7, [sp, #16]
 8009668:	2b00      	cmp	r3, #0
 800966a:	dc20      	bgt.n	80096ae <_dtoa_r+0x946>
 800966c:	9308      	str	r3, [sp, #32]
 800966e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009670:	2b02      	cmp	r3, #2
 8009672:	dd1e      	ble.n	80096b2 <_dtoa_r+0x94a>
 8009674:	9b08      	ldr	r3, [sp, #32]
 8009676:	2b00      	cmp	r3, #0
 8009678:	f47f aebc 	bne.w	80093f4 <_dtoa_r+0x68c>
 800967c:	4621      	mov	r1, r4
 800967e:	2205      	movs	r2, #5
 8009680:	4658      	mov	r0, fp
 8009682:	f000 f9e3 	bl	8009a4c <__multadd>
 8009686:	4601      	mov	r1, r0
 8009688:	4604      	mov	r4, r0
 800968a:	4648      	mov	r0, r9
 800968c:	f000 fbf4 	bl	8009e78 <__mcmp>
 8009690:	2800      	cmp	r0, #0
 8009692:	f77f aeaf 	ble.w	80093f4 <_dtoa_r+0x68c>
 8009696:	2331      	movs	r3, #49	@ 0x31
 8009698:	4656      	mov	r6, sl
 800969a:	f806 3b01 	strb.w	r3, [r6], #1
 800969e:	9b04      	ldr	r3, [sp, #16]
 80096a0:	3301      	adds	r3, #1
 80096a2:	9304      	str	r3, [sp, #16]
 80096a4:	e6aa      	b.n	80093fc <_dtoa_r+0x694>
 80096a6:	9c07      	ldr	r4, [sp, #28]
 80096a8:	9704      	str	r7, [sp, #16]
 80096aa:	4625      	mov	r5, r4
 80096ac:	e7f3      	b.n	8009696 <_dtoa_r+0x92e>
 80096ae:	9b07      	ldr	r3, [sp, #28]
 80096b0:	9308      	str	r3, [sp, #32]
 80096b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f000 8104 	beq.w	80098c2 <_dtoa_r+0xb5a>
 80096ba:	2e00      	cmp	r6, #0
 80096bc:	dd05      	ble.n	80096ca <_dtoa_r+0x962>
 80096be:	4629      	mov	r1, r5
 80096c0:	4632      	mov	r2, r6
 80096c2:	4658      	mov	r0, fp
 80096c4:	f000 fb6c 	bl	8009da0 <__lshift>
 80096c8:	4605      	mov	r5, r0
 80096ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d05a      	beq.n	8009786 <_dtoa_r+0xa1e>
 80096d0:	4658      	mov	r0, fp
 80096d2:	6869      	ldr	r1, [r5, #4]
 80096d4:	f000 f958 	bl	8009988 <_Balloc>
 80096d8:	4606      	mov	r6, r0
 80096da:	b928      	cbnz	r0, 80096e8 <_dtoa_r+0x980>
 80096dc:	4602      	mov	r2, r0
 80096de:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80096e2:	4b83      	ldr	r3, [pc, #524]	@ (80098f0 <_dtoa_r+0xb88>)
 80096e4:	f7ff bb54 	b.w	8008d90 <_dtoa_r+0x28>
 80096e8:	692a      	ldr	r2, [r5, #16]
 80096ea:	f105 010c 	add.w	r1, r5, #12
 80096ee:	3202      	adds	r2, #2
 80096f0:	0092      	lsls	r2, r2, #2
 80096f2:	300c      	adds	r0, #12
 80096f4:	f7ff faa1 	bl	8008c3a <memcpy>
 80096f8:	2201      	movs	r2, #1
 80096fa:	4631      	mov	r1, r6
 80096fc:	4658      	mov	r0, fp
 80096fe:	f000 fb4f 	bl	8009da0 <__lshift>
 8009702:	462f      	mov	r7, r5
 8009704:	4605      	mov	r5, r0
 8009706:	f10a 0301 	add.w	r3, sl, #1
 800970a:	9307      	str	r3, [sp, #28]
 800970c:	9b08      	ldr	r3, [sp, #32]
 800970e:	4453      	add	r3, sl
 8009710:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009712:	9b02      	ldr	r3, [sp, #8]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	930a      	str	r3, [sp, #40]	@ 0x28
 800971a:	9b07      	ldr	r3, [sp, #28]
 800971c:	4621      	mov	r1, r4
 800971e:	3b01      	subs	r3, #1
 8009720:	4648      	mov	r0, r9
 8009722:	9302      	str	r3, [sp, #8]
 8009724:	f7ff fa97 	bl	8008c56 <quorem>
 8009728:	4639      	mov	r1, r7
 800972a:	9008      	str	r0, [sp, #32]
 800972c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009730:	4648      	mov	r0, r9
 8009732:	f000 fba1 	bl	8009e78 <__mcmp>
 8009736:	462a      	mov	r2, r5
 8009738:	9009      	str	r0, [sp, #36]	@ 0x24
 800973a:	4621      	mov	r1, r4
 800973c:	4658      	mov	r0, fp
 800973e:	f000 fbb7 	bl	8009eb0 <__mdiff>
 8009742:	68c2      	ldr	r2, [r0, #12]
 8009744:	4606      	mov	r6, r0
 8009746:	bb02      	cbnz	r2, 800978a <_dtoa_r+0xa22>
 8009748:	4601      	mov	r1, r0
 800974a:	4648      	mov	r0, r9
 800974c:	f000 fb94 	bl	8009e78 <__mcmp>
 8009750:	4602      	mov	r2, r0
 8009752:	4631      	mov	r1, r6
 8009754:	4658      	mov	r0, fp
 8009756:	920c      	str	r2, [sp, #48]	@ 0x30
 8009758:	f000 f956 	bl	8009a08 <_Bfree>
 800975c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800975e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009760:	9e07      	ldr	r6, [sp, #28]
 8009762:	ea43 0102 	orr.w	r1, r3, r2
 8009766:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009768:	4319      	orrs	r1, r3
 800976a:	d110      	bne.n	800978e <_dtoa_r+0xa26>
 800976c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009770:	d029      	beq.n	80097c6 <_dtoa_r+0xa5e>
 8009772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009774:	2b00      	cmp	r3, #0
 8009776:	dd02      	ble.n	800977e <_dtoa_r+0xa16>
 8009778:	9b08      	ldr	r3, [sp, #32]
 800977a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800977e:	9b02      	ldr	r3, [sp, #8]
 8009780:	f883 8000 	strb.w	r8, [r3]
 8009784:	e63b      	b.n	80093fe <_dtoa_r+0x696>
 8009786:	4628      	mov	r0, r5
 8009788:	e7bb      	b.n	8009702 <_dtoa_r+0x99a>
 800978a:	2201      	movs	r2, #1
 800978c:	e7e1      	b.n	8009752 <_dtoa_r+0x9ea>
 800978e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009790:	2b00      	cmp	r3, #0
 8009792:	db04      	blt.n	800979e <_dtoa_r+0xa36>
 8009794:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009796:	430b      	orrs	r3, r1
 8009798:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800979a:	430b      	orrs	r3, r1
 800979c:	d120      	bne.n	80097e0 <_dtoa_r+0xa78>
 800979e:	2a00      	cmp	r2, #0
 80097a0:	dded      	ble.n	800977e <_dtoa_r+0xa16>
 80097a2:	4649      	mov	r1, r9
 80097a4:	2201      	movs	r2, #1
 80097a6:	4658      	mov	r0, fp
 80097a8:	f000 fafa 	bl	8009da0 <__lshift>
 80097ac:	4621      	mov	r1, r4
 80097ae:	4681      	mov	r9, r0
 80097b0:	f000 fb62 	bl	8009e78 <__mcmp>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	dc03      	bgt.n	80097c0 <_dtoa_r+0xa58>
 80097b8:	d1e1      	bne.n	800977e <_dtoa_r+0xa16>
 80097ba:	f018 0f01 	tst.w	r8, #1
 80097be:	d0de      	beq.n	800977e <_dtoa_r+0xa16>
 80097c0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097c4:	d1d8      	bne.n	8009778 <_dtoa_r+0xa10>
 80097c6:	2339      	movs	r3, #57	@ 0x39
 80097c8:	9a02      	ldr	r2, [sp, #8]
 80097ca:	7013      	strb	r3, [r2, #0]
 80097cc:	4633      	mov	r3, r6
 80097ce:	461e      	mov	r6, r3
 80097d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80097d4:	3b01      	subs	r3, #1
 80097d6:	2a39      	cmp	r2, #57	@ 0x39
 80097d8:	d052      	beq.n	8009880 <_dtoa_r+0xb18>
 80097da:	3201      	adds	r2, #1
 80097dc:	701a      	strb	r2, [r3, #0]
 80097de:	e60e      	b.n	80093fe <_dtoa_r+0x696>
 80097e0:	2a00      	cmp	r2, #0
 80097e2:	dd07      	ble.n	80097f4 <_dtoa_r+0xa8c>
 80097e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097e8:	d0ed      	beq.n	80097c6 <_dtoa_r+0xa5e>
 80097ea:	9a02      	ldr	r2, [sp, #8]
 80097ec:	f108 0301 	add.w	r3, r8, #1
 80097f0:	7013      	strb	r3, [r2, #0]
 80097f2:	e604      	b.n	80093fe <_dtoa_r+0x696>
 80097f4:	9b07      	ldr	r3, [sp, #28]
 80097f6:	9a07      	ldr	r2, [sp, #28]
 80097f8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80097fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097fe:	4293      	cmp	r3, r2
 8009800:	d028      	beq.n	8009854 <_dtoa_r+0xaec>
 8009802:	4649      	mov	r1, r9
 8009804:	2300      	movs	r3, #0
 8009806:	220a      	movs	r2, #10
 8009808:	4658      	mov	r0, fp
 800980a:	f000 f91f 	bl	8009a4c <__multadd>
 800980e:	42af      	cmp	r7, r5
 8009810:	4681      	mov	r9, r0
 8009812:	f04f 0300 	mov.w	r3, #0
 8009816:	f04f 020a 	mov.w	r2, #10
 800981a:	4639      	mov	r1, r7
 800981c:	4658      	mov	r0, fp
 800981e:	d107      	bne.n	8009830 <_dtoa_r+0xac8>
 8009820:	f000 f914 	bl	8009a4c <__multadd>
 8009824:	4607      	mov	r7, r0
 8009826:	4605      	mov	r5, r0
 8009828:	9b07      	ldr	r3, [sp, #28]
 800982a:	3301      	adds	r3, #1
 800982c:	9307      	str	r3, [sp, #28]
 800982e:	e774      	b.n	800971a <_dtoa_r+0x9b2>
 8009830:	f000 f90c 	bl	8009a4c <__multadd>
 8009834:	4629      	mov	r1, r5
 8009836:	4607      	mov	r7, r0
 8009838:	2300      	movs	r3, #0
 800983a:	220a      	movs	r2, #10
 800983c:	4658      	mov	r0, fp
 800983e:	f000 f905 	bl	8009a4c <__multadd>
 8009842:	4605      	mov	r5, r0
 8009844:	e7f0      	b.n	8009828 <_dtoa_r+0xac0>
 8009846:	9b08      	ldr	r3, [sp, #32]
 8009848:	2700      	movs	r7, #0
 800984a:	2b00      	cmp	r3, #0
 800984c:	bfcc      	ite	gt
 800984e:	461e      	movgt	r6, r3
 8009850:	2601      	movle	r6, #1
 8009852:	4456      	add	r6, sl
 8009854:	4649      	mov	r1, r9
 8009856:	2201      	movs	r2, #1
 8009858:	4658      	mov	r0, fp
 800985a:	f000 faa1 	bl	8009da0 <__lshift>
 800985e:	4621      	mov	r1, r4
 8009860:	4681      	mov	r9, r0
 8009862:	f000 fb09 	bl	8009e78 <__mcmp>
 8009866:	2800      	cmp	r0, #0
 8009868:	dcb0      	bgt.n	80097cc <_dtoa_r+0xa64>
 800986a:	d102      	bne.n	8009872 <_dtoa_r+0xb0a>
 800986c:	f018 0f01 	tst.w	r8, #1
 8009870:	d1ac      	bne.n	80097cc <_dtoa_r+0xa64>
 8009872:	4633      	mov	r3, r6
 8009874:	461e      	mov	r6, r3
 8009876:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800987a:	2a30      	cmp	r2, #48	@ 0x30
 800987c:	d0fa      	beq.n	8009874 <_dtoa_r+0xb0c>
 800987e:	e5be      	b.n	80093fe <_dtoa_r+0x696>
 8009880:	459a      	cmp	sl, r3
 8009882:	d1a4      	bne.n	80097ce <_dtoa_r+0xa66>
 8009884:	9b04      	ldr	r3, [sp, #16]
 8009886:	3301      	adds	r3, #1
 8009888:	9304      	str	r3, [sp, #16]
 800988a:	2331      	movs	r3, #49	@ 0x31
 800988c:	f88a 3000 	strb.w	r3, [sl]
 8009890:	e5b5      	b.n	80093fe <_dtoa_r+0x696>
 8009892:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009894:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80098f4 <_dtoa_r+0xb8c>
 8009898:	b11b      	cbz	r3, 80098a2 <_dtoa_r+0xb3a>
 800989a:	f10a 0308 	add.w	r3, sl, #8
 800989e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	4650      	mov	r0, sl
 80098a4:	b017      	add	sp, #92	@ 0x5c
 80098a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	f77f ae3d 	ble.w	800952c <_dtoa_r+0x7c4>
 80098b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80098b6:	2001      	movs	r0, #1
 80098b8:	e65b      	b.n	8009572 <_dtoa_r+0x80a>
 80098ba:	9b08      	ldr	r3, [sp, #32]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	f77f aed6 	ble.w	800966e <_dtoa_r+0x906>
 80098c2:	4656      	mov	r6, sl
 80098c4:	4621      	mov	r1, r4
 80098c6:	4648      	mov	r0, r9
 80098c8:	f7ff f9c5 	bl	8008c56 <quorem>
 80098cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80098d0:	9b08      	ldr	r3, [sp, #32]
 80098d2:	f806 8b01 	strb.w	r8, [r6], #1
 80098d6:	eba6 020a 	sub.w	r2, r6, sl
 80098da:	4293      	cmp	r3, r2
 80098dc:	ddb3      	ble.n	8009846 <_dtoa_r+0xade>
 80098de:	4649      	mov	r1, r9
 80098e0:	2300      	movs	r3, #0
 80098e2:	220a      	movs	r2, #10
 80098e4:	4658      	mov	r0, fp
 80098e6:	f000 f8b1 	bl	8009a4c <__multadd>
 80098ea:	4681      	mov	r9, r0
 80098ec:	e7ea      	b.n	80098c4 <_dtoa_r+0xb5c>
 80098ee:	bf00      	nop
 80098f0:	0800b973 	.word	0x0800b973
 80098f4:	0800b8f7 	.word	0x0800b8f7

080098f8 <_free_r>:
 80098f8:	b538      	push	{r3, r4, r5, lr}
 80098fa:	4605      	mov	r5, r0
 80098fc:	2900      	cmp	r1, #0
 80098fe:	d040      	beq.n	8009982 <_free_r+0x8a>
 8009900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009904:	1f0c      	subs	r4, r1, #4
 8009906:	2b00      	cmp	r3, #0
 8009908:	bfb8      	it	lt
 800990a:	18e4      	addlt	r4, r4, r3
 800990c:	f7fe fa84 	bl	8007e18 <__malloc_lock>
 8009910:	4a1c      	ldr	r2, [pc, #112]	@ (8009984 <_free_r+0x8c>)
 8009912:	6813      	ldr	r3, [r2, #0]
 8009914:	b933      	cbnz	r3, 8009924 <_free_r+0x2c>
 8009916:	6063      	str	r3, [r4, #4]
 8009918:	6014      	str	r4, [r2, #0]
 800991a:	4628      	mov	r0, r5
 800991c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009920:	f7fe ba80 	b.w	8007e24 <__malloc_unlock>
 8009924:	42a3      	cmp	r3, r4
 8009926:	d908      	bls.n	800993a <_free_r+0x42>
 8009928:	6820      	ldr	r0, [r4, #0]
 800992a:	1821      	adds	r1, r4, r0
 800992c:	428b      	cmp	r3, r1
 800992e:	bf01      	itttt	eq
 8009930:	6819      	ldreq	r1, [r3, #0]
 8009932:	685b      	ldreq	r3, [r3, #4]
 8009934:	1809      	addeq	r1, r1, r0
 8009936:	6021      	streq	r1, [r4, #0]
 8009938:	e7ed      	b.n	8009916 <_free_r+0x1e>
 800993a:	461a      	mov	r2, r3
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	b10b      	cbz	r3, 8009944 <_free_r+0x4c>
 8009940:	42a3      	cmp	r3, r4
 8009942:	d9fa      	bls.n	800993a <_free_r+0x42>
 8009944:	6811      	ldr	r1, [r2, #0]
 8009946:	1850      	adds	r0, r2, r1
 8009948:	42a0      	cmp	r0, r4
 800994a:	d10b      	bne.n	8009964 <_free_r+0x6c>
 800994c:	6820      	ldr	r0, [r4, #0]
 800994e:	4401      	add	r1, r0
 8009950:	1850      	adds	r0, r2, r1
 8009952:	4283      	cmp	r3, r0
 8009954:	6011      	str	r1, [r2, #0]
 8009956:	d1e0      	bne.n	800991a <_free_r+0x22>
 8009958:	6818      	ldr	r0, [r3, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	4408      	add	r0, r1
 800995e:	6010      	str	r0, [r2, #0]
 8009960:	6053      	str	r3, [r2, #4]
 8009962:	e7da      	b.n	800991a <_free_r+0x22>
 8009964:	d902      	bls.n	800996c <_free_r+0x74>
 8009966:	230c      	movs	r3, #12
 8009968:	602b      	str	r3, [r5, #0]
 800996a:	e7d6      	b.n	800991a <_free_r+0x22>
 800996c:	6820      	ldr	r0, [r4, #0]
 800996e:	1821      	adds	r1, r4, r0
 8009970:	428b      	cmp	r3, r1
 8009972:	bf01      	itttt	eq
 8009974:	6819      	ldreq	r1, [r3, #0]
 8009976:	685b      	ldreq	r3, [r3, #4]
 8009978:	1809      	addeq	r1, r1, r0
 800997a:	6021      	streq	r1, [r4, #0]
 800997c:	6063      	str	r3, [r4, #4]
 800997e:	6054      	str	r4, [r2, #4]
 8009980:	e7cb      	b.n	800991a <_free_r+0x22>
 8009982:	bd38      	pop	{r3, r4, r5, pc}
 8009984:	2000056c 	.word	0x2000056c

08009988 <_Balloc>:
 8009988:	b570      	push	{r4, r5, r6, lr}
 800998a:	69c6      	ldr	r6, [r0, #28]
 800998c:	4604      	mov	r4, r0
 800998e:	460d      	mov	r5, r1
 8009990:	b976      	cbnz	r6, 80099b0 <_Balloc+0x28>
 8009992:	2010      	movs	r0, #16
 8009994:	f7fe f98e 	bl	8007cb4 <malloc>
 8009998:	4602      	mov	r2, r0
 800999a:	61e0      	str	r0, [r4, #28]
 800999c:	b920      	cbnz	r0, 80099a8 <_Balloc+0x20>
 800999e:	216b      	movs	r1, #107	@ 0x6b
 80099a0:	4b17      	ldr	r3, [pc, #92]	@ (8009a00 <_Balloc+0x78>)
 80099a2:	4818      	ldr	r0, [pc, #96]	@ (8009a04 <_Balloc+0x7c>)
 80099a4:	f000 fd92 	bl	800a4cc <__assert_func>
 80099a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099ac:	6006      	str	r6, [r0, #0]
 80099ae:	60c6      	str	r6, [r0, #12]
 80099b0:	69e6      	ldr	r6, [r4, #28]
 80099b2:	68f3      	ldr	r3, [r6, #12]
 80099b4:	b183      	cbz	r3, 80099d8 <_Balloc+0x50>
 80099b6:	69e3      	ldr	r3, [r4, #28]
 80099b8:	68db      	ldr	r3, [r3, #12]
 80099ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099be:	b9b8      	cbnz	r0, 80099f0 <_Balloc+0x68>
 80099c0:	2101      	movs	r1, #1
 80099c2:	fa01 f605 	lsl.w	r6, r1, r5
 80099c6:	1d72      	adds	r2, r6, #5
 80099c8:	4620      	mov	r0, r4
 80099ca:	0092      	lsls	r2, r2, #2
 80099cc:	f7fe f95e 	bl	8007c8c <_calloc_r>
 80099d0:	b160      	cbz	r0, 80099ec <_Balloc+0x64>
 80099d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099d6:	e00e      	b.n	80099f6 <_Balloc+0x6e>
 80099d8:	2221      	movs	r2, #33	@ 0x21
 80099da:	2104      	movs	r1, #4
 80099dc:	4620      	mov	r0, r4
 80099de:	f7fe f955 	bl	8007c8c <_calloc_r>
 80099e2:	69e3      	ldr	r3, [r4, #28]
 80099e4:	60f0      	str	r0, [r6, #12]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d1e4      	bne.n	80099b6 <_Balloc+0x2e>
 80099ec:	2000      	movs	r0, #0
 80099ee:	bd70      	pop	{r4, r5, r6, pc}
 80099f0:	6802      	ldr	r2, [r0, #0]
 80099f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099f6:	2300      	movs	r3, #0
 80099f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099fc:	e7f7      	b.n	80099ee <_Balloc+0x66>
 80099fe:	bf00      	nop
 8009a00:	0800b904 	.word	0x0800b904
 8009a04:	0800b984 	.word	0x0800b984

08009a08 <_Bfree>:
 8009a08:	b570      	push	{r4, r5, r6, lr}
 8009a0a:	69c6      	ldr	r6, [r0, #28]
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	460c      	mov	r4, r1
 8009a10:	b976      	cbnz	r6, 8009a30 <_Bfree+0x28>
 8009a12:	2010      	movs	r0, #16
 8009a14:	f7fe f94e 	bl	8007cb4 <malloc>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	61e8      	str	r0, [r5, #28]
 8009a1c:	b920      	cbnz	r0, 8009a28 <_Bfree+0x20>
 8009a1e:	218f      	movs	r1, #143	@ 0x8f
 8009a20:	4b08      	ldr	r3, [pc, #32]	@ (8009a44 <_Bfree+0x3c>)
 8009a22:	4809      	ldr	r0, [pc, #36]	@ (8009a48 <_Bfree+0x40>)
 8009a24:	f000 fd52 	bl	800a4cc <__assert_func>
 8009a28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a2c:	6006      	str	r6, [r0, #0]
 8009a2e:	60c6      	str	r6, [r0, #12]
 8009a30:	b13c      	cbz	r4, 8009a42 <_Bfree+0x3a>
 8009a32:	69eb      	ldr	r3, [r5, #28]
 8009a34:	6862      	ldr	r2, [r4, #4]
 8009a36:	68db      	ldr	r3, [r3, #12]
 8009a38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a3c:	6021      	str	r1, [r4, #0]
 8009a3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a42:	bd70      	pop	{r4, r5, r6, pc}
 8009a44:	0800b904 	.word	0x0800b904
 8009a48:	0800b984 	.word	0x0800b984

08009a4c <__multadd>:
 8009a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a50:	4607      	mov	r7, r0
 8009a52:	460c      	mov	r4, r1
 8009a54:	461e      	mov	r6, r3
 8009a56:	2000      	movs	r0, #0
 8009a58:	690d      	ldr	r5, [r1, #16]
 8009a5a:	f101 0c14 	add.w	ip, r1, #20
 8009a5e:	f8dc 3000 	ldr.w	r3, [ip]
 8009a62:	3001      	adds	r0, #1
 8009a64:	b299      	uxth	r1, r3
 8009a66:	fb02 6101 	mla	r1, r2, r1, r6
 8009a6a:	0c1e      	lsrs	r6, r3, #16
 8009a6c:	0c0b      	lsrs	r3, r1, #16
 8009a6e:	fb02 3306 	mla	r3, r2, r6, r3
 8009a72:	b289      	uxth	r1, r1
 8009a74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a78:	4285      	cmp	r5, r0
 8009a7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a7e:	f84c 1b04 	str.w	r1, [ip], #4
 8009a82:	dcec      	bgt.n	8009a5e <__multadd+0x12>
 8009a84:	b30e      	cbz	r6, 8009aca <__multadd+0x7e>
 8009a86:	68a3      	ldr	r3, [r4, #8]
 8009a88:	42ab      	cmp	r3, r5
 8009a8a:	dc19      	bgt.n	8009ac0 <__multadd+0x74>
 8009a8c:	6861      	ldr	r1, [r4, #4]
 8009a8e:	4638      	mov	r0, r7
 8009a90:	3101      	adds	r1, #1
 8009a92:	f7ff ff79 	bl	8009988 <_Balloc>
 8009a96:	4680      	mov	r8, r0
 8009a98:	b928      	cbnz	r0, 8009aa6 <__multadd+0x5a>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	21ba      	movs	r1, #186	@ 0xba
 8009a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ad0 <__multadd+0x84>)
 8009aa0:	480c      	ldr	r0, [pc, #48]	@ (8009ad4 <__multadd+0x88>)
 8009aa2:	f000 fd13 	bl	800a4cc <__assert_func>
 8009aa6:	6922      	ldr	r2, [r4, #16]
 8009aa8:	f104 010c 	add.w	r1, r4, #12
 8009aac:	3202      	adds	r2, #2
 8009aae:	0092      	lsls	r2, r2, #2
 8009ab0:	300c      	adds	r0, #12
 8009ab2:	f7ff f8c2 	bl	8008c3a <memcpy>
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	4638      	mov	r0, r7
 8009aba:	f7ff ffa5 	bl	8009a08 <_Bfree>
 8009abe:	4644      	mov	r4, r8
 8009ac0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ac4:	3501      	adds	r5, #1
 8009ac6:	615e      	str	r6, [r3, #20]
 8009ac8:	6125      	str	r5, [r4, #16]
 8009aca:	4620      	mov	r0, r4
 8009acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ad0:	0800b973 	.word	0x0800b973
 8009ad4:	0800b984 	.word	0x0800b984

08009ad8 <__hi0bits>:
 8009ad8:	4603      	mov	r3, r0
 8009ada:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009ade:	bf3a      	itte	cc
 8009ae0:	0403      	lslcc	r3, r0, #16
 8009ae2:	2010      	movcc	r0, #16
 8009ae4:	2000      	movcs	r0, #0
 8009ae6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009aea:	bf3c      	itt	cc
 8009aec:	021b      	lslcc	r3, r3, #8
 8009aee:	3008      	addcc	r0, #8
 8009af0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009af4:	bf3c      	itt	cc
 8009af6:	011b      	lslcc	r3, r3, #4
 8009af8:	3004      	addcc	r0, #4
 8009afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009afe:	bf3c      	itt	cc
 8009b00:	009b      	lslcc	r3, r3, #2
 8009b02:	3002      	addcc	r0, #2
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	db05      	blt.n	8009b14 <__hi0bits+0x3c>
 8009b08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b0c:	f100 0001 	add.w	r0, r0, #1
 8009b10:	bf08      	it	eq
 8009b12:	2020      	moveq	r0, #32
 8009b14:	4770      	bx	lr

08009b16 <__lo0bits>:
 8009b16:	6803      	ldr	r3, [r0, #0]
 8009b18:	4602      	mov	r2, r0
 8009b1a:	f013 0007 	ands.w	r0, r3, #7
 8009b1e:	d00b      	beq.n	8009b38 <__lo0bits+0x22>
 8009b20:	07d9      	lsls	r1, r3, #31
 8009b22:	d421      	bmi.n	8009b68 <__lo0bits+0x52>
 8009b24:	0798      	lsls	r0, r3, #30
 8009b26:	bf49      	itett	mi
 8009b28:	085b      	lsrmi	r3, r3, #1
 8009b2a:	089b      	lsrpl	r3, r3, #2
 8009b2c:	2001      	movmi	r0, #1
 8009b2e:	6013      	strmi	r3, [r2, #0]
 8009b30:	bf5c      	itt	pl
 8009b32:	2002      	movpl	r0, #2
 8009b34:	6013      	strpl	r3, [r2, #0]
 8009b36:	4770      	bx	lr
 8009b38:	b299      	uxth	r1, r3
 8009b3a:	b909      	cbnz	r1, 8009b40 <__lo0bits+0x2a>
 8009b3c:	2010      	movs	r0, #16
 8009b3e:	0c1b      	lsrs	r3, r3, #16
 8009b40:	b2d9      	uxtb	r1, r3
 8009b42:	b909      	cbnz	r1, 8009b48 <__lo0bits+0x32>
 8009b44:	3008      	adds	r0, #8
 8009b46:	0a1b      	lsrs	r3, r3, #8
 8009b48:	0719      	lsls	r1, r3, #28
 8009b4a:	bf04      	itt	eq
 8009b4c:	091b      	lsreq	r3, r3, #4
 8009b4e:	3004      	addeq	r0, #4
 8009b50:	0799      	lsls	r1, r3, #30
 8009b52:	bf04      	itt	eq
 8009b54:	089b      	lsreq	r3, r3, #2
 8009b56:	3002      	addeq	r0, #2
 8009b58:	07d9      	lsls	r1, r3, #31
 8009b5a:	d403      	bmi.n	8009b64 <__lo0bits+0x4e>
 8009b5c:	085b      	lsrs	r3, r3, #1
 8009b5e:	f100 0001 	add.w	r0, r0, #1
 8009b62:	d003      	beq.n	8009b6c <__lo0bits+0x56>
 8009b64:	6013      	str	r3, [r2, #0]
 8009b66:	4770      	bx	lr
 8009b68:	2000      	movs	r0, #0
 8009b6a:	4770      	bx	lr
 8009b6c:	2020      	movs	r0, #32
 8009b6e:	4770      	bx	lr

08009b70 <__i2b>:
 8009b70:	b510      	push	{r4, lr}
 8009b72:	460c      	mov	r4, r1
 8009b74:	2101      	movs	r1, #1
 8009b76:	f7ff ff07 	bl	8009988 <_Balloc>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	b928      	cbnz	r0, 8009b8a <__i2b+0x1a>
 8009b7e:	f240 1145 	movw	r1, #325	@ 0x145
 8009b82:	4b04      	ldr	r3, [pc, #16]	@ (8009b94 <__i2b+0x24>)
 8009b84:	4804      	ldr	r0, [pc, #16]	@ (8009b98 <__i2b+0x28>)
 8009b86:	f000 fca1 	bl	800a4cc <__assert_func>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	6144      	str	r4, [r0, #20]
 8009b8e:	6103      	str	r3, [r0, #16]
 8009b90:	bd10      	pop	{r4, pc}
 8009b92:	bf00      	nop
 8009b94:	0800b973 	.word	0x0800b973
 8009b98:	0800b984 	.word	0x0800b984

08009b9c <__multiply>:
 8009b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba0:	4614      	mov	r4, r2
 8009ba2:	690a      	ldr	r2, [r1, #16]
 8009ba4:	6923      	ldr	r3, [r4, #16]
 8009ba6:	460f      	mov	r7, r1
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	bfa2      	ittt	ge
 8009bac:	4623      	movge	r3, r4
 8009bae:	460c      	movge	r4, r1
 8009bb0:	461f      	movge	r7, r3
 8009bb2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009bb6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009bba:	68a3      	ldr	r3, [r4, #8]
 8009bbc:	6861      	ldr	r1, [r4, #4]
 8009bbe:	eb0a 0609 	add.w	r6, sl, r9
 8009bc2:	42b3      	cmp	r3, r6
 8009bc4:	b085      	sub	sp, #20
 8009bc6:	bfb8      	it	lt
 8009bc8:	3101      	addlt	r1, #1
 8009bca:	f7ff fedd 	bl	8009988 <_Balloc>
 8009bce:	b930      	cbnz	r0, 8009bde <__multiply+0x42>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009bd6:	4b43      	ldr	r3, [pc, #268]	@ (8009ce4 <__multiply+0x148>)
 8009bd8:	4843      	ldr	r0, [pc, #268]	@ (8009ce8 <__multiply+0x14c>)
 8009bda:	f000 fc77 	bl	800a4cc <__assert_func>
 8009bde:	f100 0514 	add.w	r5, r0, #20
 8009be2:	462b      	mov	r3, r5
 8009be4:	2200      	movs	r2, #0
 8009be6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bea:	4543      	cmp	r3, r8
 8009bec:	d321      	bcc.n	8009c32 <__multiply+0x96>
 8009bee:	f107 0114 	add.w	r1, r7, #20
 8009bf2:	f104 0214 	add.w	r2, r4, #20
 8009bf6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009bfa:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009bfe:	9302      	str	r3, [sp, #8]
 8009c00:	1b13      	subs	r3, r2, r4
 8009c02:	3b15      	subs	r3, #21
 8009c04:	f023 0303 	bic.w	r3, r3, #3
 8009c08:	3304      	adds	r3, #4
 8009c0a:	f104 0715 	add.w	r7, r4, #21
 8009c0e:	42ba      	cmp	r2, r7
 8009c10:	bf38      	it	cc
 8009c12:	2304      	movcc	r3, #4
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	9b02      	ldr	r3, [sp, #8]
 8009c18:	9103      	str	r1, [sp, #12]
 8009c1a:	428b      	cmp	r3, r1
 8009c1c:	d80c      	bhi.n	8009c38 <__multiply+0x9c>
 8009c1e:	2e00      	cmp	r6, #0
 8009c20:	dd03      	ble.n	8009c2a <__multiply+0x8e>
 8009c22:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d05a      	beq.n	8009ce0 <__multiply+0x144>
 8009c2a:	6106      	str	r6, [r0, #16]
 8009c2c:	b005      	add	sp, #20
 8009c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c32:	f843 2b04 	str.w	r2, [r3], #4
 8009c36:	e7d8      	b.n	8009bea <__multiply+0x4e>
 8009c38:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c3c:	f1ba 0f00 	cmp.w	sl, #0
 8009c40:	d023      	beq.n	8009c8a <__multiply+0xee>
 8009c42:	46a9      	mov	r9, r5
 8009c44:	f04f 0c00 	mov.w	ip, #0
 8009c48:	f104 0e14 	add.w	lr, r4, #20
 8009c4c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c50:	f8d9 3000 	ldr.w	r3, [r9]
 8009c54:	fa1f fb87 	uxth.w	fp, r7
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c5e:	4463      	add	r3, ip
 8009c60:	f8d9 c000 	ldr.w	ip, [r9]
 8009c64:	0c3f      	lsrs	r7, r7, #16
 8009c66:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009c6a:	fb0a c707 	mla	r7, sl, r7, ip
 8009c6e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c78:	4572      	cmp	r2, lr
 8009c7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009c7e:	f849 3b04 	str.w	r3, [r9], #4
 8009c82:	d8e3      	bhi.n	8009c4c <__multiply+0xb0>
 8009c84:	9b01      	ldr	r3, [sp, #4]
 8009c86:	f845 c003 	str.w	ip, [r5, r3]
 8009c8a:	9b03      	ldr	r3, [sp, #12]
 8009c8c:	3104      	adds	r1, #4
 8009c8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c92:	f1b9 0f00 	cmp.w	r9, #0
 8009c96:	d021      	beq.n	8009cdc <__multiply+0x140>
 8009c98:	46ae      	mov	lr, r5
 8009c9a:	f04f 0a00 	mov.w	sl, #0
 8009c9e:	682b      	ldr	r3, [r5, #0]
 8009ca0:	f104 0c14 	add.w	ip, r4, #20
 8009ca4:	f8bc b000 	ldrh.w	fp, [ip]
 8009ca8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009cac:	b29b      	uxth	r3, r3
 8009cae:	fb09 770b 	mla	r7, r9, fp, r7
 8009cb2:	4457      	add	r7, sl
 8009cb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009cb8:	f84e 3b04 	str.w	r3, [lr], #4
 8009cbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009cc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cc4:	f8be 3000 	ldrh.w	r3, [lr]
 8009cc8:	4562      	cmp	r2, ip
 8009cca:	fb09 330a 	mla	r3, r9, sl, r3
 8009cce:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009cd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cd6:	d8e5      	bhi.n	8009ca4 <__multiply+0x108>
 8009cd8:	9f01      	ldr	r7, [sp, #4]
 8009cda:	51eb      	str	r3, [r5, r7]
 8009cdc:	3504      	adds	r5, #4
 8009cde:	e79a      	b.n	8009c16 <__multiply+0x7a>
 8009ce0:	3e01      	subs	r6, #1
 8009ce2:	e79c      	b.n	8009c1e <__multiply+0x82>
 8009ce4:	0800b973 	.word	0x0800b973
 8009ce8:	0800b984 	.word	0x0800b984

08009cec <__pow5mult>:
 8009cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf0:	4615      	mov	r5, r2
 8009cf2:	f012 0203 	ands.w	r2, r2, #3
 8009cf6:	4607      	mov	r7, r0
 8009cf8:	460e      	mov	r6, r1
 8009cfa:	d007      	beq.n	8009d0c <__pow5mult+0x20>
 8009cfc:	4c25      	ldr	r4, [pc, #148]	@ (8009d94 <__pow5mult+0xa8>)
 8009cfe:	3a01      	subs	r2, #1
 8009d00:	2300      	movs	r3, #0
 8009d02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d06:	f7ff fea1 	bl	8009a4c <__multadd>
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	10ad      	asrs	r5, r5, #2
 8009d0e:	d03d      	beq.n	8009d8c <__pow5mult+0xa0>
 8009d10:	69fc      	ldr	r4, [r7, #28]
 8009d12:	b97c      	cbnz	r4, 8009d34 <__pow5mult+0x48>
 8009d14:	2010      	movs	r0, #16
 8009d16:	f7fd ffcd 	bl	8007cb4 <malloc>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	61f8      	str	r0, [r7, #28]
 8009d1e:	b928      	cbnz	r0, 8009d2c <__pow5mult+0x40>
 8009d20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d24:	4b1c      	ldr	r3, [pc, #112]	@ (8009d98 <__pow5mult+0xac>)
 8009d26:	481d      	ldr	r0, [pc, #116]	@ (8009d9c <__pow5mult+0xb0>)
 8009d28:	f000 fbd0 	bl	800a4cc <__assert_func>
 8009d2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d30:	6004      	str	r4, [r0, #0]
 8009d32:	60c4      	str	r4, [r0, #12]
 8009d34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d3c:	b94c      	cbnz	r4, 8009d52 <__pow5mult+0x66>
 8009d3e:	f240 2171 	movw	r1, #625	@ 0x271
 8009d42:	4638      	mov	r0, r7
 8009d44:	f7ff ff14 	bl	8009b70 <__i2b>
 8009d48:	2300      	movs	r3, #0
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d50:	6003      	str	r3, [r0, #0]
 8009d52:	f04f 0900 	mov.w	r9, #0
 8009d56:	07eb      	lsls	r3, r5, #31
 8009d58:	d50a      	bpl.n	8009d70 <__pow5mult+0x84>
 8009d5a:	4631      	mov	r1, r6
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	4638      	mov	r0, r7
 8009d60:	f7ff ff1c 	bl	8009b9c <__multiply>
 8009d64:	4680      	mov	r8, r0
 8009d66:	4631      	mov	r1, r6
 8009d68:	4638      	mov	r0, r7
 8009d6a:	f7ff fe4d 	bl	8009a08 <_Bfree>
 8009d6e:	4646      	mov	r6, r8
 8009d70:	106d      	asrs	r5, r5, #1
 8009d72:	d00b      	beq.n	8009d8c <__pow5mult+0xa0>
 8009d74:	6820      	ldr	r0, [r4, #0]
 8009d76:	b938      	cbnz	r0, 8009d88 <__pow5mult+0x9c>
 8009d78:	4622      	mov	r2, r4
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	4638      	mov	r0, r7
 8009d7e:	f7ff ff0d 	bl	8009b9c <__multiply>
 8009d82:	6020      	str	r0, [r4, #0]
 8009d84:	f8c0 9000 	str.w	r9, [r0]
 8009d88:	4604      	mov	r4, r0
 8009d8a:	e7e4      	b.n	8009d56 <__pow5mult+0x6a>
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d92:	bf00      	nop
 8009d94:	0800b9e0 	.word	0x0800b9e0
 8009d98:	0800b904 	.word	0x0800b904
 8009d9c:	0800b984 	.word	0x0800b984

08009da0 <__lshift>:
 8009da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009da4:	460c      	mov	r4, r1
 8009da6:	4607      	mov	r7, r0
 8009da8:	4691      	mov	r9, r2
 8009daa:	6923      	ldr	r3, [r4, #16]
 8009dac:	6849      	ldr	r1, [r1, #4]
 8009dae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009db2:	68a3      	ldr	r3, [r4, #8]
 8009db4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009db8:	f108 0601 	add.w	r6, r8, #1
 8009dbc:	42b3      	cmp	r3, r6
 8009dbe:	db0b      	blt.n	8009dd8 <__lshift+0x38>
 8009dc0:	4638      	mov	r0, r7
 8009dc2:	f7ff fde1 	bl	8009988 <_Balloc>
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	b948      	cbnz	r0, 8009dde <__lshift+0x3e>
 8009dca:	4602      	mov	r2, r0
 8009dcc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009dd0:	4b27      	ldr	r3, [pc, #156]	@ (8009e70 <__lshift+0xd0>)
 8009dd2:	4828      	ldr	r0, [pc, #160]	@ (8009e74 <__lshift+0xd4>)
 8009dd4:	f000 fb7a 	bl	800a4cc <__assert_func>
 8009dd8:	3101      	adds	r1, #1
 8009dda:	005b      	lsls	r3, r3, #1
 8009ddc:	e7ee      	b.n	8009dbc <__lshift+0x1c>
 8009dde:	2300      	movs	r3, #0
 8009de0:	f100 0114 	add.w	r1, r0, #20
 8009de4:	f100 0210 	add.w	r2, r0, #16
 8009de8:	4618      	mov	r0, r3
 8009dea:	4553      	cmp	r3, sl
 8009dec:	db33      	blt.n	8009e56 <__lshift+0xb6>
 8009dee:	6920      	ldr	r0, [r4, #16]
 8009df0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009df4:	f104 0314 	add.w	r3, r4, #20
 8009df8:	f019 091f 	ands.w	r9, r9, #31
 8009dfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e04:	d02b      	beq.n	8009e5e <__lshift+0xbe>
 8009e06:	468a      	mov	sl, r1
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f1c9 0e20 	rsb	lr, r9, #32
 8009e0e:	6818      	ldr	r0, [r3, #0]
 8009e10:	fa00 f009 	lsl.w	r0, r0, r9
 8009e14:	4310      	orrs	r0, r2
 8009e16:	f84a 0b04 	str.w	r0, [sl], #4
 8009e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e1e:	459c      	cmp	ip, r3
 8009e20:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e24:	d8f3      	bhi.n	8009e0e <__lshift+0x6e>
 8009e26:	ebac 0304 	sub.w	r3, ip, r4
 8009e2a:	3b15      	subs	r3, #21
 8009e2c:	f023 0303 	bic.w	r3, r3, #3
 8009e30:	3304      	adds	r3, #4
 8009e32:	f104 0015 	add.w	r0, r4, #21
 8009e36:	4584      	cmp	ip, r0
 8009e38:	bf38      	it	cc
 8009e3a:	2304      	movcc	r3, #4
 8009e3c:	50ca      	str	r2, [r1, r3]
 8009e3e:	b10a      	cbz	r2, 8009e44 <__lshift+0xa4>
 8009e40:	f108 0602 	add.w	r6, r8, #2
 8009e44:	3e01      	subs	r6, #1
 8009e46:	4638      	mov	r0, r7
 8009e48:	4621      	mov	r1, r4
 8009e4a:	612e      	str	r6, [r5, #16]
 8009e4c:	f7ff fddc 	bl	8009a08 <_Bfree>
 8009e50:	4628      	mov	r0, r5
 8009e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e56:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	e7c5      	b.n	8009dea <__lshift+0x4a>
 8009e5e:	3904      	subs	r1, #4
 8009e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e64:	459c      	cmp	ip, r3
 8009e66:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e6a:	d8f9      	bhi.n	8009e60 <__lshift+0xc0>
 8009e6c:	e7ea      	b.n	8009e44 <__lshift+0xa4>
 8009e6e:	bf00      	nop
 8009e70:	0800b973 	.word	0x0800b973
 8009e74:	0800b984 	.word	0x0800b984

08009e78 <__mcmp>:
 8009e78:	4603      	mov	r3, r0
 8009e7a:	690a      	ldr	r2, [r1, #16]
 8009e7c:	6900      	ldr	r0, [r0, #16]
 8009e7e:	b530      	push	{r4, r5, lr}
 8009e80:	1a80      	subs	r0, r0, r2
 8009e82:	d10e      	bne.n	8009ea2 <__mcmp+0x2a>
 8009e84:	3314      	adds	r3, #20
 8009e86:	3114      	adds	r1, #20
 8009e88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e98:	4295      	cmp	r5, r2
 8009e9a:	d003      	beq.n	8009ea4 <__mcmp+0x2c>
 8009e9c:	d205      	bcs.n	8009eaa <__mcmp+0x32>
 8009e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea2:	bd30      	pop	{r4, r5, pc}
 8009ea4:	42a3      	cmp	r3, r4
 8009ea6:	d3f3      	bcc.n	8009e90 <__mcmp+0x18>
 8009ea8:	e7fb      	b.n	8009ea2 <__mcmp+0x2a>
 8009eaa:	2001      	movs	r0, #1
 8009eac:	e7f9      	b.n	8009ea2 <__mcmp+0x2a>
	...

08009eb0 <__mdiff>:
 8009eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb4:	4689      	mov	r9, r1
 8009eb6:	4606      	mov	r6, r0
 8009eb8:	4611      	mov	r1, r2
 8009eba:	4648      	mov	r0, r9
 8009ebc:	4614      	mov	r4, r2
 8009ebe:	f7ff ffdb 	bl	8009e78 <__mcmp>
 8009ec2:	1e05      	subs	r5, r0, #0
 8009ec4:	d112      	bne.n	8009eec <__mdiff+0x3c>
 8009ec6:	4629      	mov	r1, r5
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f7ff fd5d 	bl	8009988 <_Balloc>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	b928      	cbnz	r0, 8009ede <__mdiff+0x2e>
 8009ed2:	f240 2137 	movw	r1, #567	@ 0x237
 8009ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8009fd0 <__mdiff+0x120>)
 8009ed8:	483e      	ldr	r0, [pc, #248]	@ (8009fd4 <__mdiff+0x124>)
 8009eda:	f000 faf7 	bl	800a4cc <__assert_func>
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ee4:	4610      	mov	r0, r2
 8009ee6:	b003      	add	sp, #12
 8009ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eec:	bfbc      	itt	lt
 8009eee:	464b      	movlt	r3, r9
 8009ef0:	46a1      	movlt	r9, r4
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ef8:	bfba      	itte	lt
 8009efa:	461c      	movlt	r4, r3
 8009efc:	2501      	movlt	r5, #1
 8009efe:	2500      	movge	r5, #0
 8009f00:	f7ff fd42 	bl	8009988 <_Balloc>
 8009f04:	4602      	mov	r2, r0
 8009f06:	b918      	cbnz	r0, 8009f10 <__mdiff+0x60>
 8009f08:	f240 2145 	movw	r1, #581	@ 0x245
 8009f0c:	4b30      	ldr	r3, [pc, #192]	@ (8009fd0 <__mdiff+0x120>)
 8009f0e:	e7e3      	b.n	8009ed8 <__mdiff+0x28>
 8009f10:	f100 0b14 	add.w	fp, r0, #20
 8009f14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f18:	f109 0310 	add.w	r3, r9, #16
 8009f1c:	60c5      	str	r5, [r0, #12]
 8009f1e:	f04f 0c00 	mov.w	ip, #0
 8009f22:	f109 0514 	add.w	r5, r9, #20
 8009f26:	46d9      	mov	r9, fp
 8009f28:	6926      	ldr	r6, [r4, #16]
 8009f2a:	f104 0e14 	add.w	lr, r4, #20
 8009f2e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f32:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f36:	9301      	str	r3, [sp, #4]
 8009f38:	9b01      	ldr	r3, [sp, #4]
 8009f3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f42:	b281      	uxth	r1, r0
 8009f44:	9301      	str	r3, [sp, #4]
 8009f46:	fa1f f38a 	uxth.w	r3, sl
 8009f4a:	1a5b      	subs	r3, r3, r1
 8009f4c:	0c00      	lsrs	r0, r0, #16
 8009f4e:	4463      	add	r3, ip
 8009f50:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f54:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f5e:	4576      	cmp	r6, lr
 8009f60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f64:	f849 3b04 	str.w	r3, [r9], #4
 8009f68:	d8e6      	bhi.n	8009f38 <__mdiff+0x88>
 8009f6a:	1b33      	subs	r3, r6, r4
 8009f6c:	3b15      	subs	r3, #21
 8009f6e:	f023 0303 	bic.w	r3, r3, #3
 8009f72:	3415      	adds	r4, #21
 8009f74:	3304      	adds	r3, #4
 8009f76:	42a6      	cmp	r6, r4
 8009f78:	bf38      	it	cc
 8009f7a:	2304      	movcc	r3, #4
 8009f7c:	441d      	add	r5, r3
 8009f7e:	445b      	add	r3, fp
 8009f80:	461e      	mov	r6, r3
 8009f82:	462c      	mov	r4, r5
 8009f84:	4544      	cmp	r4, r8
 8009f86:	d30e      	bcc.n	8009fa6 <__mdiff+0xf6>
 8009f88:	f108 0103 	add.w	r1, r8, #3
 8009f8c:	1b49      	subs	r1, r1, r5
 8009f8e:	f021 0103 	bic.w	r1, r1, #3
 8009f92:	3d03      	subs	r5, #3
 8009f94:	45a8      	cmp	r8, r5
 8009f96:	bf38      	it	cc
 8009f98:	2100      	movcc	r1, #0
 8009f9a:	440b      	add	r3, r1
 8009f9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fa0:	b199      	cbz	r1, 8009fca <__mdiff+0x11a>
 8009fa2:	6117      	str	r7, [r2, #16]
 8009fa4:	e79e      	b.n	8009ee4 <__mdiff+0x34>
 8009fa6:	46e6      	mov	lr, ip
 8009fa8:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fac:	fa1f fc81 	uxth.w	ip, r1
 8009fb0:	44f4      	add	ip, lr
 8009fb2:	0c08      	lsrs	r0, r1, #16
 8009fb4:	4471      	add	r1, lr
 8009fb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009fba:	b289      	uxth	r1, r1
 8009fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fc4:	f846 1b04 	str.w	r1, [r6], #4
 8009fc8:	e7dc      	b.n	8009f84 <__mdiff+0xd4>
 8009fca:	3f01      	subs	r7, #1
 8009fcc:	e7e6      	b.n	8009f9c <__mdiff+0xec>
 8009fce:	bf00      	nop
 8009fd0:	0800b973 	.word	0x0800b973
 8009fd4:	0800b984 	.word	0x0800b984

08009fd8 <__d2b>:
 8009fd8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009fdc:	2101      	movs	r1, #1
 8009fde:	4690      	mov	r8, r2
 8009fe0:	4699      	mov	r9, r3
 8009fe2:	9e08      	ldr	r6, [sp, #32]
 8009fe4:	f7ff fcd0 	bl	8009988 <_Balloc>
 8009fe8:	4604      	mov	r4, r0
 8009fea:	b930      	cbnz	r0, 8009ffa <__d2b+0x22>
 8009fec:	4602      	mov	r2, r0
 8009fee:	f240 310f 	movw	r1, #783	@ 0x30f
 8009ff2:	4b23      	ldr	r3, [pc, #140]	@ (800a080 <__d2b+0xa8>)
 8009ff4:	4823      	ldr	r0, [pc, #140]	@ (800a084 <__d2b+0xac>)
 8009ff6:	f000 fa69 	bl	800a4cc <__assert_func>
 8009ffa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ffe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a002:	b10d      	cbz	r5, 800a008 <__d2b+0x30>
 800a004:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a008:	9301      	str	r3, [sp, #4]
 800a00a:	f1b8 0300 	subs.w	r3, r8, #0
 800a00e:	d024      	beq.n	800a05a <__d2b+0x82>
 800a010:	4668      	mov	r0, sp
 800a012:	9300      	str	r3, [sp, #0]
 800a014:	f7ff fd7f 	bl	8009b16 <__lo0bits>
 800a018:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a01c:	b1d8      	cbz	r0, 800a056 <__d2b+0x7e>
 800a01e:	f1c0 0320 	rsb	r3, r0, #32
 800a022:	fa02 f303 	lsl.w	r3, r2, r3
 800a026:	430b      	orrs	r3, r1
 800a028:	40c2      	lsrs	r2, r0
 800a02a:	6163      	str	r3, [r4, #20]
 800a02c:	9201      	str	r2, [sp, #4]
 800a02e:	9b01      	ldr	r3, [sp, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	bf0c      	ite	eq
 800a034:	2201      	moveq	r2, #1
 800a036:	2202      	movne	r2, #2
 800a038:	61a3      	str	r3, [r4, #24]
 800a03a:	6122      	str	r2, [r4, #16]
 800a03c:	b1ad      	cbz	r5, 800a06a <__d2b+0x92>
 800a03e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a042:	4405      	add	r5, r0
 800a044:	6035      	str	r5, [r6, #0]
 800a046:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a04a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a04c:	6018      	str	r0, [r3, #0]
 800a04e:	4620      	mov	r0, r4
 800a050:	b002      	add	sp, #8
 800a052:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a056:	6161      	str	r1, [r4, #20]
 800a058:	e7e9      	b.n	800a02e <__d2b+0x56>
 800a05a:	a801      	add	r0, sp, #4
 800a05c:	f7ff fd5b 	bl	8009b16 <__lo0bits>
 800a060:	9b01      	ldr	r3, [sp, #4]
 800a062:	2201      	movs	r2, #1
 800a064:	6163      	str	r3, [r4, #20]
 800a066:	3020      	adds	r0, #32
 800a068:	e7e7      	b.n	800a03a <__d2b+0x62>
 800a06a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a06e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a072:	6030      	str	r0, [r6, #0]
 800a074:	6918      	ldr	r0, [r3, #16]
 800a076:	f7ff fd2f 	bl	8009ad8 <__hi0bits>
 800a07a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a07e:	e7e4      	b.n	800a04a <__d2b+0x72>
 800a080:	0800b973 	.word	0x0800b973
 800a084:	0800b984 	.word	0x0800b984

0800a088 <_malloc_usable_size_r>:
 800a088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a08c:	1f18      	subs	r0, r3, #4
 800a08e:	2b00      	cmp	r3, #0
 800a090:	bfbc      	itt	lt
 800a092:	580b      	ldrlt	r3, [r1, r0]
 800a094:	18c0      	addlt	r0, r0, r3
 800a096:	4770      	bx	lr

0800a098 <__ssputs_r>:
 800a098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a09c:	461f      	mov	r7, r3
 800a09e:	688e      	ldr	r6, [r1, #8]
 800a0a0:	4682      	mov	sl, r0
 800a0a2:	42be      	cmp	r6, r7
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	4690      	mov	r8, r2
 800a0a8:	680b      	ldr	r3, [r1, #0]
 800a0aa:	d82d      	bhi.n	800a108 <__ssputs_r+0x70>
 800a0ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0b4:	d026      	beq.n	800a104 <__ssputs_r+0x6c>
 800a0b6:	6965      	ldr	r5, [r4, #20]
 800a0b8:	6909      	ldr	r1, [r1, #16]
 800a0ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0be:	eba3 0901 	sub.w	r9, r3, r1
 800a0c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0c6:	1c7b      	adds	r3, r7, #1
 800a0c8:	444b      	add	r3, r9
 800a0ca:	106d      	asrs	r5, r5, #1
 800a0cc:	429d      	cmp	r5, r3
 800a0ce:	bf38      	it	cc
 800a0d0:	461d      	movcc	r5, r3
 800a0d2:	0553      	lsls	r3, r2, #21
 800a0d4:	d527      	bpl.n	800a126 <__ssputs_r+0x8e>
 800a0d6:	4629      	mov	r1, r5
 800a0d8:	f7fd fe1e 	bl	8007d18 <_malloc_r>
 800a0dc:	4606      	mov	r6, r0
 800a0de:	b360      	cbz	r0, 800a13a <__ssputs_r+0xa2>
 800a0e0:	464a      	mov	r2, r9
 800a0e2:	6921      	ldr	r1, [r4, #16]
 800a0e4:	f7fe fda9 	bl	8008c3a <memcpy>
 800a0e8:	89a3      	ldrh	r3, [r4, #12]
 800a0ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0f2:	81a3      	strh	r3, [r4, #12]
 800a0f4:	6126      	str	r6, [r4, #16]
 800a0f6:	444e      	add	r6, r9
 800a0f8:	6026      	str	r6, [r4, #0]
 800a0fa:	463e      	mov	r6, r7
 800a0fc:	6165      	str	r5, [r4, #20]
 800a0fe:	eba5 0509 	sub.w	r5, r5, r9
 800a102:	60a5      	str	r5, [r4, #8]
 800a104:	42be      	cmp	r6, r7
 800a106:	d900      	bls.n	800a10a <__ssputs_r+0x72>
 800a108:	463e      	mov	r6, r7
 800a10a:	4632      	mov	r2, r6
 800a10c:	4641      	mov	r1, r8
 800a10e:	6820      	ldr	r0, [r4, #0]
 800a110:	f000 f9c2 	bl	800a498 <memmove>
 800a114:	2000      	movs	r0, #0
 800a116:	68a3      	ldr	r3, [r4, #8]
 800a118:	1b9b      	subs	r3, r3, r6
 800a11a:	60a3      	str	r3, [r4, #8]
 800a11c:	6823      	ldr	r3, [r4, #0]
 800a11e:	4433      	add	r3, r6
 800a120:	6023      	str	r3, [r4, #0]
 800a122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a126:	462a      	mov	r2, r5
 800a128:	f7fd fe8a 	bl	8007e40 <_realloc_r>
 800a12c:	4606      	mov	r6, r0
 800a12e:	2800      	cmp	r0, #0
 800a130:	d1e0      	bne.n	800a0f4 <__ssputs_r+0x5c>
 800a132:	4650      	mov	r0, sl
 800a134:	6921      	ldr	r1, [r4, #16]
 800a136:	f7ff fbdf 	bl	80098f8 <_free_r>
 800a13a:	230c      	movs	r3, #12
 800a13c:	f8ca 3000 	str.w	r3, [sl]
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	f04f 30ff 	mov.w	r0, #4294967295
 800a146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a14a:	81a3      	strh	r3, [r4, #12]
 800a14c:	e7e9      	b.n	800a122 <__ssputs_r+0x8a>
	...

0800a150 <_svfiprintf_r>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	4698      	mov	r8, r3
 800a156:	898b      	ldrh	r3, [r1, #12]
 800a158:	4607      	mov	r7, r0
 800a15a:	061b      	lsls	r3, r3, #24
 800a15c:	460d      	mov	r5, r1
 800a15e:	4614      	mov	r4, r2
 800a160:	b09d      	sub	sp, #116	@ 0x74
 800a162:	d510      	bpl.n	800a186 <_svfiprintf_r+0x36>
 800a164:	690b      	ldr	r3, [r1, #16]
 800a166:	b973      	cbnz	r3, 800a186 <_svfiprintf_r+0x36>
 800a168:	2140      	movs	r1, #64	@ 0x40
 800a16a:	f7fd fdd5 	bl	8007d18 <_malloc_r>
 800a16e:	6028      	str	r0, [r5, #0]
 800a170:	6128      	str	r0, [r5, #16]
 800a172:	b930      	cbnz	r0, 800a182 <_svfiprintf_r+0x32>
 800a174:	230c      	movs	r3, #12
 800a176:	603b      	str	r3, [r7, #0]
 800a178:	f04f 30ff 	mov.w	r0, #4294967295
 800a17c:	b01d      	add	sp, #116	@ 0x74
 800a17e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a182:	2340      	movs	r3, #64	@ 0x40
 800a184:	616b      	str	r3, [r5, #20]
 800a186:	2300      	movs	r3, #0
 800a188:	9309      	str	r3, [sp, #36]	@ 0x24
 800a18a:	2320      	movs	r3, #32
 800a18c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a190:	2330      	movs	r3, #48	@ 0x30
 800a192:	f04f 0901 	mov.w	r9, #1
 800a196:	f8cd 800c 	str.w	r8, [sp, #12]
 800a19a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a334 <_svfiprintf_r+0x1e4>
 800a19e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1a2:	4623      	mov	r3, r4
 800a1a4:	469a      	mov	sl, r3
 800a1a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1aa:	b10a      	cbz	r2, 800a1b0 <_svfiprintf_r+0x60>
 800a1ac:	2a25      	cmp	r2, #37	@ 0x25
 800a1ae:	d1f9      	bne.n	800a1a4 <_svfiprintf_r+0x54>
 800a1b0:	ebba 0b04 	subs.w	fp, sl, r4
 800a1b4:	d00b      	beq.n	800a1ce <_svfiprintf_r+0x7e>
 800a1b6:	465b      	mov	r3, fp
 800a1b8:	4622      	mov	r2, r4
 800a1ba:	4629      	mov	r1, r5
 800a1bc:	4638      	mov	r0, r7
 800a1be:	f7ff ff6b 	bl	800a098 <__ssputs_r>
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	f000 80a7 	beq.w	800a316 <_svfiprintf_r+0x1c6>
 800a1c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1ca:	445a      	add	r2, fp
 800a1cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	f000 809f 	beq.w	800a316 <_svfiprintf_r+0x1c6>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f04f 32ff 	mov.w	r2, #4294967295
 800a1de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1e2:	f10a 0a01 	add.w	sl, sl, #1
 800a1e6:	9304      	str	r3, [sp, #16]
 800a1e8:	9307      	str	r3, [sp, #28]
 800a1ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1f0:	4654      	mov	r4, sl
 800a1f2:	2205      	movs	r2, #5
 800a1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f8:	484e      	ldr	r0, [pc, #312]	@ (800a334 <_svfiprintf_r+0x1e4>)
 800a1fa:	f7fe fd10 	bl	8008c1e <memchr>
 800a1fe:	9a04      	ldr	r2, [sp, #16]
 800a200:	b9d8      	cbnz	r0, 800a23a <_svfiprintf_r+0xea>
 800a202:	06d0      	lsls	r0, r2, #27
 800a204:	bf44      	itt	mi
 800a206:	2320      	movmi	r3, #32
 800a208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a20c:	0711      	lsls	r1, r2, #28
 800a20e:	bf44      	itt	mi
 800a210:	232b      	movmi	r3, #43	@ 0x2b
 800a212:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a216:	f89a 3000 	ldrb.w	r3, [sl]
 800a21a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a21c:	d015      	beq.n	800a24a <_svfiprintf_r+0xfa>
 800a21e:	4654      	mov	r4, sl
 800a220:	2000      	movs	r0, #0
 800a222:	f04f 0c0a 	mov.w	ip, #10
 800a226:	9a07      	ldr	r2, [sp, #28]
 800a228:	4621      	mov	r1, r4
 800a22a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a22e:	3b30      	subs	r3, #48	@ 0x30
 800a230:	2b09      	cmp	r3, #9
 800a232:	d94b      	bls.n	800a2cc <_svfiprintf_r+0x17c>
 800a234:	b1b0      	cbz	r0, 800a264 <_svfiprintf_r+0x114>
 800a236:	9207      	str	r2, [sp, #28]
 800a238:	e014      	b.n	800a264 <_svfiprintf_r+0x114>
 800a23a:	eba0 0308 	sub.w	r3, r0, r8
 800a23e:	fa09 f303 	lsl.w	r3, r9, r3
 800a242:	4313      	orrs	r3, r2
 800a244:	46a2      	mov	sl, r4
 800a246:	9304      	str	r3, [sp, #16]
 800a248:	e7d2      	b.n	800a1f0 <_svfiprintf_r+0xa0>
 800a24a:	9b03      	ldr	r3, [sp, #12]
 800a24c:	1d19      	adds	r1, r3, #4
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	9103      	str	r1, [sp, #12]
 800a252:	2b00      	cmp	r3, #0
 800a254:	bfbb      	ittet	lt
 800a256:	425b      	neglt	r3, r3
 800a258:	f042 0202 	orrlt.w	r2, r2, #2
 800a25c:	9307      	strge	r3, [sp, #28]
 800a25e:	9307      	strlt	r3, [sp, #28]
 800a260:	bfb8      	it	lt
 800a262:	9204      	strlt	r2, [sp, #16]
 800a264:	7823      	ldrb	r3, [r4, #0]
 800a266:	2b2e      	cmp	r3, #46	@ 0x2e
 800a268:	d10a      	bne.n	800a280 <_svfiprintf_r+0x130>
 800a26a:	7863      	ldrb	r3, [r4, #1]
 800a26c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a26e:	d132      	bne.n	800a2d6 <_svfiprintf_r+0x186>
 800a270:	9b03      	ldr	r3, [sp, #12]
 800a272:	3402      	adds	r4, #2
 800a274:	1d1a      	adds	r2, r3, #4
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	9203      	str	r2, [sp, #12]
 800a27a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a27e:	9305      	str	r3, [sp, #20]
 800a280:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a338 <_svfiprintf_r+0x1e8>
 800a284:	2203      	movs	r2, #3
 800a286:	4650      	mov	r0, sl
 800a288:	7821      	ldrb	r1, [r4, #0]
 800a28a:	f7fe fcc8 	bl	8008c1e <memchr>
 800a28e:	b138      	cbz	r0, 800a2a0 <_svfiprintf_r+0x150>
 800a290:	2240      	movs	r2, #64	@ 0x40
 800a292:	9b04      	ldr	r3, [sp, #16]
 800a294:	eba0 000a 	sub.w	r0, r0, sl
 800a298:	4082      	lsls	r2, r0
 800a29a:	4313      	orrs	r3, r2
 800a29c:	3401      	adds	r4, #1
 800a29e:	9304      	str	r3, [sp, #16]
 800a2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2a4:	2206      	movs	r2, #6
 800a2a6:	4825      	ldr	r0, [pc, #148]	@ (800a33c <_svfiprintf_r+0x1ec>)
 800a2a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2ac:	f7fe fcb7 	bl	8008c1e <memchr>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	d036      	beq.n	800a322 <_svfiprintf_r+0x1d2>
 800a2b4:	4b22      	ldr	r3, [pc, #136]	@ (800a340 <_svfiprintf_r+0x1f0>)
 800a2b6:	bb1b      	cbnz	r3, 800a300 <_svfiprintf_r+0x1b0>
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	3307      	adds	r3, #7
 800a2bc:	f023 0307 	bic.w	r3, r3, #7
 800a2c0:	3308      	adds	r3, #8
 800a2c2:	9303      	str	r3, [sp, #12]
 800a2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c6:	4433      	add	r3, r6
 800a2c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ca:	e76a      	b.n	800a1a2 <_svfiprintf_r+0x52>
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	2001      	movs	r0, #1
 800a2d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2d4:	e7a8      	b.n	800a228 <_svfiprintf_r+0xd8>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	f04f 0c0a 	mov.w	ip, #10
 800a2dc:	4619      	mov	r1, r3
 800a2de:	3401      	adds	r4, #1
 800a2e0:	9305      	str	r3, [sp, #20]
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2e8:	3a30      	subs	r2, #48	@ 0x30
 800a2ea:	2a09      	cmp	r2, #9
 800a2ec:	d903      	bls.n	800a2f6 <_svfiprintf_r+0x1a6>
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d0c6      	beq.n	800a280 <_svfiprintf_r+0x130>
 800a2f2:	9105      	str	r1, [sp, #20]
 800a2f4:	e7c4      	b.n	800a280 <_svfiprintf_r+0x130>
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2fe:	e7f0      	b.n	800a2e2 <_svfiprintf_r+0x192>
 800a300:	ab03      	add	r3, sp, #12
 800a302:	9300      	str	r3, [sp, #0]
 800a304:	462a      	mov	r2, r5
 800a306:	4638      	mov	r0, r7
 800a308:	4b0e      	ldr	r3, [pc, #56]	@ (800a344 <_svfiprintf_r+0x1f4>)
 800a30a:	a904      	add	r1, sp, #16
 800a30c:	f7fd fee8 	bl	80080e0 <_printf_float>
 800a310:	1c42      	adds	r2, r0, #1
 800a312:	4606      	mov	r6, r0
 800a314:	d1d6      	bne.n	800a2c4 <_svfiprintf_r+0x174>
 800a316:	89ab      	ldrh	r3, [r5, #12]
 800a318:	065b      	lsls	r3, r3, #25
 800a31a:	f53f af2d 	bmi.w	800a178 <_svfiprintf_r+0x28>
 800a31e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a320:	e72c      	b.n	800a17c <_svfiprintf_r+0x2c>
 800a322:	ab03      	add	r3, sp, #12
 800a324:	9300      	str	r3, [sp, #0]
 800a326:	462a      	mov	r2, r5
 800a328:	4638      	mov	r0, r7
 800a32a:	4b06      	ldr	r3, [pc, #24]	@ (800a344 <_svfiprintf_r+0x1f4>)
 800a32c:	a904      	add	r1, sp, #16
 800a32e:	f7fe f975 	bl	800861c <_printf_i>
 800a332:	e7ed      	b.n	800a310 <_svfiprintf_r+0x1c0>
 800a334:	0800bae0 	.word	0x0800bae0
 800a338:	0800bae6 	.word	0x0800bae6
 800a33c:	0800baea 	.word	0x0800baea
 800a340:	080080e1 	.word	0x080080e1
 800a344:	0800a099 	.word	0x0800a099

0800a348 <__sflush_r>:
 800a348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a34e:	0716      	lsls	r6, r2, #28
 800a350:	4605      	mov	r5, r0
 800a352:	460c      	mov	r4, r1
 800a354:	d454      	bmi.n	800a400 <__sflush_r+0xb8>
 800a356:	684b      	ldr	r3, [r1, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	dc02      	bgt.n	800a362 <__sflush_r+0x1a>
 800a35c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a35e:	2b00      	cmp	r3, #0
 800a360:	dd48      	ble.n	800a3f4 <__sflush_r+0xac>
 800a362:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a364:	2e00      	cmp	r6, #0
 800a366:	d045      	beq.n	800a3f4 <__sflush_r+0xac>
 800a368:	2300      	movs	r3, #0
 800a36a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a36e:	682f      	ldr	r7, [r5, #0]
 800a370:	6a21      	ldr	r1, [r4, #32]
 800a372:	602b      	str	r3, [r5, #0]
 800a374:	d030      	beq.n	800a3d8 <__sflush_r+0x90>
 800a376:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	0759      	lsls	r1, r3, #29
 800a37c:	d505      	bpl.n	800a38a <__sflush_r+0x42>
 800a37e:	6863      	ldr	r3, [r4, #4]
 800a380:	1ad2      	subs	r2, r2, r3
 800a382:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a384:	b10b      	cbz	r3, 800a38a <__sflush_r+0x42>
 800a386:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a388:	1ad2      	subs	r2, r2, r3
 800a38a:	2300      	movs	r3, #0
 800a38c:	4628      	mov	r0, r5
 800a38e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a390:	6a21      	ldr	r1, [r4, #32]
 800a392:	47b0      	blx	r6
 800a394:	1c43      	adds	r3, r0, #1
 800a396:	89a3      	ldrh	r3, [r4, #12]
 800a398:	d106      	bne.n	800a3a8 <__sflush_r+0x60>
 800a39a:	6829      	ldr	r1, [r5, #0]
 800a39c:	291d      	cmp	r1, #29
 800a39e:	d82b      	bhi.n	800a3f8 <__sflush_r+0xb0>
 800a3a0:	4a28      	ldr	r2, [pc, #160]	@ (800a444 <__sflush_r+0xfc>)
 800a3a2:	410a      	asrs	r2, r1
 800a3a4:	07d6      	lsls	r6, r2, #31
 800a3a6:	d427      	bmi.n	800a3f8 <__sflush_r+0xb0>
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	6062      	str	r2, [r4, #4]
 800a3ac:	6922      	ldr	r2, [r4, #16]
 800a3ae:	04d9      	lsls	r1, r3, #19
 800a3b0:	6022      	str	r2, [r4, #0]
 800a3b2:	d504      	bpl.n	800a3be <__sflush_r+0x76>
 800a3b4:	1c42      	adds	r2, r0, #1
 800a3b6:	d101      	bne.n	800a3bc <__sflush_r+0x74>
 800a3b8:	682b      	ldr	r3, [r5, #0]
 800a3ba:	b903      	cbnz	r3, 800a3be <__sflush_r+0x76>
 800a3bc:	6560      	str	r0, [r4, #84]	@ 0x54
 800a3be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3c0:	602f      	str	r7, [r5, #0]
 800a3c2:	b1b9      	cbz	r1, 800a3f4 <__sflush_r+0xac>
 800a3c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3c8:	4299      	cmp	r1, r3
 800a3ca:	d002      	beq.n	800a3d2 <__sflush_r+0x8a>
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f7ff fa93 	bl	80098f8 <_free_r>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3d6:	e00d      	b.n	800a3f4 <__sflush_r+0xac>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	4628      	mov	r0, r5
 800a3dc:	47b0      	blx	r6
 800a3de:	4602      	mov	r2, r0
 800a3e0:	1c50      	adds	r0, r2, #1
 800a3e2:	d1c9      	bne.n	800a378 <__sflush_r+0x30>
 800a3e4:	682b      	ldr	r3, [r5, #0]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d0c6      	beq.n	800a378 <__sflush_r+0x30>
 800a3ea:	2b1d      	cmp	r3, #29
 800a3ec:	d001      	beq.n	800a3f2 <__sflush_r+0xaa>
 800a3ee:	2b16      	cmp	r3, #22
 800a3f0:	d11d      	bne.n	800a42e <__sflush_r+0xe6>
 800a3f2:	602f      	str	r7, [r5, #0]
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	e021      	b.n	800a43c <__sflush_r+0xf4>
 800a3f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3fc:	b21b      	sxth	r3, r3
 800a3fe:	e01a      	b.n	800a436 <__sflush_r+0xee>
 800a400:	690f      	ldr	r7, [r1, #16]
 800a402:	2f00      	cmp	r7, #0
 800a404:	d0f6      	beq.n	800a3f4 <__sflush_r+0xac>
 800a406:	0793      	lsls	r3, r2, #30
 800a408:	bf18      	it	ne
 800a40a:	2300      	movne	r3, #0
 800a40c:	680e      	ldr	r6, [r1, #0]
 800a40e:	bf08      	it	eq
 800a410:	694b      	ldreq	r3, [r1, #20]
 800a412:	1bf6      	subs	r6, r6, r7
 800a414:	600f      	str	r7, [r1, #0]
 800a416:	608b      	str	r3, [r1, #8]
 800a418:	2e00      	cmp	r6, #0
 800a41a:	ddeb      	ble.n	800a3f4 <__sflush_r+0xac>
 800a41c:	4633      	mov	r3, r6
 800a41e:	463a      	mov	r2, r7
 800a420:	4628      	mov	r0, r5
 800a422:	6a21      	ldr	r1, [r4, #32]
 800a424:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a428:	47e0      	blx	ip
 800a42a:	2800      	cmp	r0, #0
 800a42c:	dc07      	bgt.n	800a43e <__sflush_r+0xf6>
 800a42e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a436:	f04f 30ff 	mov.w	r0, #4294967295
 800a43a:	81a3      	strh	r3, [r4, #12]
 800a43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a43e:	4407      	add	r7, r0
 800a440:	1a36      	subs	r6, r6, r0
 800a442:	e7e9      	b.n	800a418 <__sflush_r+0xd0>
 800a444:	dfbffffe 	.word	0xdfbffffe

0800a448 <_fflush_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	690b      	ldr	r3, [r1, #16]
 800a44c:	4605      	mov	r5, r0
 800a44e:	460c      	mov	r4, r1
 800a450:	b913      	cbnz	r3, 800a458 <_fflush_r+0x10>
 800a452:	2500      	movs	r5, #0
 800a454:	4628      	mov	r0, r5
 800a456:	bd38      	pop	{r3, r4, r5, pc}
 800a458:	b118      	cbz	r0, 800a462 <_fflush_r+0x1a>
 800a45a:	6a03      	ldr	r3, [r0, #32]
 800a45c:	b90b      	cbnz	r3, 800a462 <_fflush_r+0x1a>
 800a45e:	f7fe fa89 	bl	8008974 <__sinit>
 800a462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d0f3      	beq.n	800a452 <_fflush_r+0xa>
 800a46a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a46c:	07d0      	lsls	r0, r2, #31
 800a46e:	d404      	bmi.n	800a47a <_fflush_r+0x32>
 800a470:	0599      	lsls	r1, r3, #22
 800a472:	d402      	bmi.n	800a47a <_fflush_r+0x32>
 800a474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a476:	f7fe fbc8 	bl	8008c0a <__retarget_lock_acquire_recursive>
 800a47a:	4628      	mov	r0, r5
 800a47c:	4621      	mov	r1, r4
 800a47e:	f7ff ff63 	bl	800a348 <__sflush_r>
 800a482:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a484:	4605      	mov	r5, r0
 800a486:	07da      	lsls	r2, r3, #31
 800a488:	d4e4      	bmi.n	800a454 <_fflush_r+0xc>
 800a48a:	89a3      	ldrh	r3, [r4, #12]
 800a48c:	059b      	lsls	r3, r3, #22
 800a48e:	d4e1      	bmi.n	800a454 <_fflush_r+0xc>
 800a490:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a492:	f7fe fbbb 	bl	8008c0c <__retarget_lock_release_recursive>
 800a496:	e7dd      	b.n	800a454 <_fflush_r+0xc>

0800a498 <memmove>:
 800a498:	4288      	cmp	r0, r1
 800a49a:	b510      	push	{r4, lr}
 800a49c:	eb01 0402 	add.w	r4, r1, r2
 800a4a0:	d902      	bls.n	800a4a8 <memmove+0x10>
 800a4a2:	4284      	cmp	r4, r0
 800a4a4:	4623      	mov	r3, r4
 800a4a6:	d807      	bhi.n	800a4b8 <memmove+0x20>
 800a4a8:	1e43      	subs	r3, r0, #1
 800a4aa:	42a1      	cmp	r1, r4
 800a4ac:	d008      	beq.n	800a4c0 <memmove+0x28>
 800a4ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4b6:	e7f8      	b.n	800a4aa <memmove+0x12>
 800a4b8:	4601      	mov	r1, r0
 800a4ba:	4402      	add	r2, r0
 800a4bc:	428a      	cmp	r2, r1
 800a4be:	d100      	bne.n	800a4c2 <memmove+0x2a>
 800a4c0:	bd10      	pop	{r4, pc}
 800a4c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4ca:	e7f7      	b.n	800a4bc <memmove+0x24>

0800a4cc <__assert_func>:
 800a4cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4ce:	4614      	mov	r4, r2
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	4b09      	ldr	r3, [pc, #36]	@ (800a4f8 <__assert_func+0x2c>)
 800a4d4:	4605      	mov	r5, r0
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	68d8      	ldr	r0, [r3, #12]
 800a4da:	b954      	cbnz	r4, 800a4f2 <__assert_func+0x26>
 800a4dc:	4b07      	ldr	r3, [pc, #28]	@ (800a4fc <__assert_func+0x30>)
 800a4de:	461c      	mov	r4, r3
 800a4e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4e4:	9100      	str	r1, [sp, #0]
 800a4e6:	462b      	mov	r3, r5
 800a4e8:	4905      	ldr	r1, [pc, #20]	@ (800a500 <__assert_func+0x34>)
 800a4ea:	f000 f82d 	bl	800a548 <fiprintf>
 800a4ee:	f000 f83d 	bl	800a56c <abort>
 800a4f2:	4b04      	ldr	r3, [pc, #16]	@ (800a504 <__assert_func+0x38>)
 800a4f4:	e7f4      	b.n	800a4e0 <__assert_func+0x14>
 800a4f6:	bf00      	nop
 800a4f8:	20000034 	.word	0x20000034
 800a4fc:	0800bb36 	.word	0x0800bb36
 800a500:	0800bb08 	.word	0x0800bb08
 800a504:	0800bafb 	.word	0x0800bafb

0800a508 <__ascii_mbtowc>:
 800a508:	b082      	sub	sp, #8
 800a50a:	b901      	cbnz	r1, 800a50e <__ascii_mbtowc+0x6>
 800a50c:	a901      	add	r1, sp, #4
 800a50e:	b142      	cbz	r2, 800a522 <__ascii_mbtowc+0x1a>
 800a510:	b14b      	cbz	r3, 800a526 <__ascii_mbtowc+0x1e>
 800a512:	7813      	ldrb	r3, [r2, #0]
 800a514:	600b      	str	r3, [r1, #0]
 800a516:	7812      	ldrb	r2, [r2, #0]
 800a518:	1e10      	subs	r0, r2, #0
 800a51a:	bf18      	it	ne
 800a51c:	2001      	movne	r0, #1
 800a51e:	b002      	add	sp, #8
 800a520:	4770      	bx	lr
 800a522:	4610      	mov	r0, r2
 800a524:	e7fb      	b.n	800a51e <__ascii_mbtowc+0x16>
 800a526:	f06f 0001 	mvn.w	r0, #1
 800a52a:	e7f8      	b.n	800a51e <__ascii_mbtowc+0x16>

0800a52c <__ascii_wctomb>:
 800a52c:	4603      	mov	r3, r0
 800a52e:	4608      	mov	r0, r1
 800a530:	b141      	cbz	r1, 800a544 <__ascii_wctomb+0x18>
 800a532:	2aff      	cmp	r2, #255	@ 0xff
 800a534:	d904      	bls.n	800a540 <__ascii_wctomb+0x14>
 800a536:	228a      	movs	r2, #138	@ 0x8a
 800a538:	f04f 30ff 	mov.w	r0, #4294967295
 800a53c:	601a      	str	r2, [r3, #0]
 800a53e:	4770      	bx	lr
 800a540:	2001      	movs	r0, #1
 800a542:	700a      	strb	r2, [r1, #0]
 800a544:	4770      	bx	lr
	...

0800a548 <fiprintf>:
 800a548:	b40e      	push	{r1, r2, r3}
 800a54a:	b503      	push	{r0, r1, lr}
 800a54c:	4601      	mov	r1, r0
 800a54e:	ab03      	add	r3, sp, #12
 800a550:	4805      	ldr	r0, [pc, #20]	@ (800a568 <fiprintf+0x20>)
 800a552:	f853 2b04 	ldr.w	r2, [r3], #4
 800a556:	6800      	ldr	r0, [r0, #0]
 800a558:	9301      	str	r3, [sp, #4]
 800a55a:	f000 f835 	bl	800a5c8 <_vfiprintf_r>
 800a55e:	b002      	add	sp, #8
 800a560:	f85d eb04 	ldr.w	lr, [sp], #4
 800a564:	b003      	add	sp, #12
 800a566:	4770      	bx	lr
 800a568:	20000034 	.word	0x20000034

0800a56c <abort>:
 800a56c:	2006      	movs	r0, #6
 800a56e:	b508      	push	{r3, lr}
 800a570:	f000 f9fe 	bl	800a970 <raise>
 800a574:	2001      	movs	r0, #1
 800a576:	f7f7 fdb6 	bl	80020e6 <_exit>

0800a57a <__sfputc_r>:
 800a57a:	6893      	ldr	r3, [r2, #8]
 800a57c:	b410      	push	{r4}
 800a57e:	3b01      	subs	r3, #1
 800a580:	2b00      	cmp	r3, #0
 800a582:	6093      	str	r3, [r2, #8]
 800a584:	da07      	bge.n	800a596 <__sfputc_r+0x1c>
 800a586:	6994      	ldr	r4, [r2, #24]
 800a588:	42a3      	cmp	r3, r4
 800a58a:	db01      	blt.n	800a590 <__sfputc_r+0x16>
 800a58c:	290a      	cmp	r1, #10
 800a58e:	d102      	bne.n	800a596 <__sfputc_r+0x1c>
 800a590:	bc10      	pop	{r4}
 800a592:	f000 b931 	b.w	800a7f8 <__swbuf_r>
 800a596:	6813      	ldr	r3, [r2, #0]
 800a598:	1c58      	adds	r0, r3, #1
 800a59a:	6010      	str	r0, [r2, #0]
 800a59c:	7019      	strb	r1, [r3, #0]
 800a59e:	4608      	mov	r0, r1
 800a5a0:	bc10      	pop	{r4}
 800a5a2:	4770      	bx	lr

0800a5a4 <__sfputs_r>:
 800a5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a6:	4606      	mov	r6, r0
 800a5a8:	460f      	mov	r7, r1
 800a5aa:	4614      	mov	r4, r2
 800a5ac:	18d5      	adds	r5, r2, r3
 800a5ae:	42ac      	cmp	r4, r5
 800a5b0:	d101      	bne.n	800a5b6 <__sfputs_r+0x12>
 800a5b2:	2000      	movs	r0, #0
 800a5b4:	e007      	b.n	800a5c6 <__sfputs_r+0x22>
 800a5b6:	463a      	mov	r2, r7
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5be:	f7ff ffdc 	bl	800a57a <__sfputc_r>
 800a5c2:	1c43      	adds	r3, r0, #1
 800a5c4:	d1f3      	bne.n	800a5ae <__sfputs_r+0xa>
 800a5c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a5c8 <_vfiprintf_r>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	460d      	mov	r5, r1
 800a5ce:	4614      	mov	r4, r2
 800a5d0:	4698      	mov	r8, r3
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	b09d      	sub	sp, #116	@ 0x74
 800a5d6:	b118      	cbz	r0, 800a5e0 <_vfiprintf_r+0x18>
 800a5d8:	6a03      	ldr	r3, [r0, #32]
 800a5da:	b90b      	cbnz	r3, 800a5e0 <_vfiprintf_r+0x18>
 800a5dc:	f7fe f9ca 	bl	8008974 <__sinit>
 800a5e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5e2:	07d9      	lsls	r1, r3, #31
 800a5e4:	d405      	bmi.n	800a5f2 <_vfiprintf_r+0x2a>
 800a5e6:	89ab      	ldrh	r3, [r5, #12]
 800a5e8:	059a      	lsls	r2, r3, #22
 800a5ea:	d402      	bmi.n	800a5f2 <_vfiprintf_r+0x2a>
 800a5ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5ee:	f7fe fb0c 	bl	8008c0a <__retarget_lock_acquire_recursive>
 800a5f2:	89ab      	ldrh	r3, [r5, #12]
 800a5f4:	071b      	lsls	r3, r3, #28
 800a5f6:	d501      	bpl.n	800a5fc <_vfiprintf_r+0x34>
 800a5f8:	692b      	ldr	r3, [r5, #16]
 800a5fa:	b99b      	cbnz	r3, 800a624 <_vfiprintf_r+0x5c>
 800a5fc:	4629      	mov	r1, r5
 800a5fe:	4630      	mov	r0, r6
 800a600:	f000 f938 	bl	800a874 <__swsetup_r>
 800a604:	b170      	cbz	r0, 800a624 <_vfiprintf_r+0x5c>
 800a606:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a608:	07dc      	lsls	r4, r3, #31
 800a60a:	d504      	bpl.n	800a616 <_vfiprintf_r+0x4e>
 800a60c:	f04f 30ff 	mov.w	r0, #4294967295
 800a610:	b01d      	add	sp, #116	@ 0x74
 800a612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a616:	89ab      	ldrh	r3, [r5, #12]
 800a618:	0598      	lsls	r0, r3, #22
 800a61a:	d4f7      	bmi.n	800a60c <_vfiprintf_r+0x44>
 800a61c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a61e:	f7fe faf5 	bl	8008c0c <__retarget_lock_release_recursive>
 800a622:	e7f3      	b.n	800a60c <_vfiprintf_r+0x44>
 800a624:	2300      	movs	r3, #0
 800a626:	9309      	str	r3, [sp, #36]	@ 0x24
 800a628:	2320      	movs	r3, #32
 800a62a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a62e:	2330      	movs	r3, #48	@ 0x30
 800a630:	f04f 0901 	mov.w	r9, #1
 800a634:	f8cd 800c 	str.w	r8, [sp, #12]
 800a638:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a7e4 <_vfiprintf_r+0x21c>
 800a63c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a640:	4623      	mov	r3, r4
 800a642:	469a      	mov	sl, r3
 800a644:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a648:	b10a      	cbz	r2, 800a64e <_vfiprintf_r+0x86>
 800a64a:	2a25      	cmp	r2, #37	@ 0x25
 800a64c:	d1f9      	bne.n	800a642 <_vfiprintf_r+0x7a>
 800a64e:	ebba 0b04 	subs.w	fp, sl, r4
 800a652:	d00b      	beq.n	800a66c <_vfiprintf_r+0xa4>
 800a654:	465b      	mov	r3, fp
 800a656:	4622      	mov	r2, r4
 800a658:	4629      	mov	r1, r5
 800a65a:	4630      	mov	r0, r6
 800a65c:	f7ff ffa2 	bl	800a5a4 <__sfputs_r>
 800a660:	3001      	adds	r0, #1
 800a662:	f000 80a7 	beq.w	800a7b4 <_vfiprintf_r+0x1ec>
 800a666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a668:	445a      	add	r2, fp
 800a66a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a66c:	f89a 3000 	ldrb.w	r3, [sl]
 800a670:	2b00      	cmp	r3, #0
 800a672:	f000 809f 	beq.w	800a7b4 <_vfiprintf_r+0x1ec>
 800a676:	2300      	movs	r3, #0
 800a678:	f04f 32ff 	mov.w	r2, #4294967295
 800a67c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a680:	f10a 0a01 	add.w	sl, sl, #1
 800a684:	9304      	str	r3, [sp, #16]
 800a686:	9307      	str	r3, [sp, #28]
 800a688:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a68c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a68e:	4654      	mov	r4, sl
 800a690:	2205      	movs	r2, #5
 800a692:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a696:	4853      	ldr	r0, [pc, #332]	@ (800a7e4 <_vfiprintf_r+0x21c>)
 800a698:	f7fe fac1 	bl	8008c1e <memchr>
 800a69c:	9a04      	ldr	r2, [sp, #16]
 800a69e:	b9d8      	cbnz	r0, 800a6d8 <_vfiprintf_r+0x110>
 800a6a0:	06d1      	lsls	r1, r2, #27
 800a6a2:	bf44      	itt	mi
 800a6a4:	2320      	movmi	r3, #32
 800a6a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6aa:	0713      	lsls	r3, r2, #28
 800a6ac:	bf44      	itt	mi
 800a6ae:	232b      	movmi	r3, #43	@ 0x2b
 800a6b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a6b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6ba:	d015      	beq.n	800a6e8 <_vfiprintf_r+0x120>
 800a6bc:	4654      	mov	r4, sl
 800a6be:	2000      	movs	r0, #0
 800a6c0:	f04f 0c0a 	mov.w	ip, #10
 800a6c4:	9a07      	ldr	r2, [sp, #28]
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6cc:	3b30      	subs	r3, #48	@ 0x30
 800a6ce:	2b09      	cmp	r3, #9
 800a6d0:	d94b      	bls.n	800a76a <_vfiprintf_r+0x1a2>
 800a6d2:	b1b0      	cbz	r0, 800a702 <_vfiprintf_r+0x13a>
 800a6d4:	9207      	str	r2, [sp, #28]
 800a6d6:	e014      	b.n	800a702 <_vfiprintf_r+0x13a>
 800a6d8:	eba0 0308 	sub.w	r3, r0, r8
 800a6dc:	fa09 f303 	lsl.w	r3, r9, r3
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	46a2      	mov	sl, r4
 800a6e4:	9304      	str	r3, [sp, #16]
 800a6e6:	e7d2      	b.n	800a68e <_vfiprintf_r+0xc6>
 800a6e8:	9b03      	ldr	r3, [sp, #12]
 800a6ea:	1d19      	adds	r1, r3, #4
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	9103      	str	r1, [sp, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	bfbb      	ittet	lt
 800a6f4:	425b      	neglt	r3, r3
 800a6f6:	f042 0202 	orrlt.w	r2, r2, #2
 800a6fa:	9307      	strge	r3, [sp, #28]
 800a6fc:	9307      	strlt	r3, [sp, #28]
 800a6fe:	bfb8      	it	lt
 800a700:	9204      	strlt	r2, [sp, #16]
 800a702:	7823      	ldrb	r3, [r4, #0]
 800a704:	2b2e      	cmp	r3, #46	@ 0x2e
 800a706:	d10a      	bne.n	800a71e <_vfiprintf_r+0x156>
 800a708:	7863      	ldrb	r3, [r4, #1]
 800a70a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a70c:	d132      	bne.n	800a774 <_vfiprintf_r+0x1ac>
 800a70e:	9b03      	ldr	r3, [sp, #12]
 800a710:	3402      	adds	r4, #2
 800a712:	1d1a      	adds	r2, r3, #4
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	9203      	str	r2, [sp, #12]
 800a718:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a71c:	9305      	str	r3, [sp, #20]
 800a71e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a7e8 <_vfiprintf_r+0x220>
 800a722:	2203      	movs	r2, #3
 800a724:	4650      	mov	r0, sl
 800a726:	7821      	ldrb	r1, [r4, #0]
 800a728:	f7fe fa79 	bl	8008c1e <memchr>
 800a72c:	b138      	cbz	r0, 800a73e <_vfiprintf_r+0x176>
 800a72e:	2240      	movs	r2, #64	@ 0x40
 800a730:	9b04      	ldr	r3, [sp, #16]
 800a732:	eba0 000a 	sub.w	r0, r0, sl
 800a736:	4082      	lsls	r2, r0
 800a738:	4313      	orrs	r3, r2
 800a73a:	3401      	adds	r4, #1
 800a73c:	9304      	str	r3, [sp, #16]
 800a73e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a742:	2206      	movs	r2, #6
 800a744:	4829      	ldr	r0, [pc, #164]	@ (800a7ec <_vfiprintf_r+0x224>)
 800a746:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a74a:	f7fe fa68 	bl	8008c1e <memchr>
 800a74e:	2800      	cmp	r0, #0
 800a750:	d03f      	beq.n	800a7d2 <_vfiprintf_r+0x20a>
 800a752:	4b27      	ldr	r3, [pc, #156]	@ (800a7f0 <_vfiprintf_r+0x228>)
 800a754:	bb1b      	cbnz	r3, 800a79e <_vfiprintf_r+0x1d6>
 800a756:	9b03      	ldr	r3, [sp, #12]
 800a758:	3307      	adds	r3, #7
 800a75a:	f023 0307 	bic.w	r3, r3, #7
 800a75e:	3308      	adds	r3, #8
 800a760:	9303      	str	r3, [sp, #12]
 800a762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a764:	443b      	add	r3, r7
 800a766:	9309      	str	r3, [sp, #36]	@ 0x24
 800a768:	e76a      	b.n	800a640 <_vfiprintf_r+0x78>
 800a76a:	460c      	mov	r4, r1
 800a76c:	2001      	movs	r0, #1
 800a76e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a772:	e7a8      	b.n	800a6c6 <_vfiprintf_r+0xfe>
 800a774:	2300      	movs	r3, #0
 800a776:	f04f 0c0a 	mov.w	ip, #10
 800a77a:	4619      	mov	r1, r3
 800a77c:	3401      	adds	r4, #1
 800a77e:	9305      	str	r3, [sp, #20]
 800a780:	4620      	mov	r0, r4
 800a782:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a786:	3a30      	subs	r2, #48	@ 0x30
 800a788:	2a09      	cmp	r2, #9
 800a78a:	d903      	bls.n	800a794 <_vfiprintf_r+0x1cc>
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d0c6      	beq.n	800a71e <_vfiprintf_r+0x156>
 800a790:	9105      	str	r1, [sp, #20]
 800a792:	e7c4      	b.n	800a71e <_vfiprintf_r+0x156>
 800a794:	4604      	mov	r4, r0
 800a796:	2301      	movs	r3, #1
 800a798:	fb0c 2101 	mla	r1, ip, r1, r2
 800a79c:	e7f0      	b.n	800a780 <_vfiprintf_r+0x1b8>
 800a79e:	ab03      	add	r3, sp, #12
 800a7a0:	9300      	str	r3, [sp, #0]
 800a7a2:	462a      	mov	r2, r5
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	4b13      	ldr	r3, [pc, #76]	@ (800a7f4 <_vfiprintf_r+0x22c>)
 800a7a8:	a904      	add	r1, sp, #16
 800a7aa:	f7fd fc99 	bl	80080e0 <_printf_float>
 800a7ae:	4607      	mov	r7, r0
 800a7b0:	1c78      	adds	r0, r7, #1
 800a7b2:	d1d6      	bne.n	800a762 <_vfiprintf_r+0x19a>
 800a7b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7b6:	07d9      	lsls	r1, r3, #31
 800a7b8:	d405      	bmi.n	800a7c6 <_vfiprintf_r+0x1fe>
 800a7ba:	89ab      	ldrh	r3, [r5, #12]
 800a7bc:	059a      	lsls	r2, r3, #22
 800a7be:	d402      	bmi.n	800a7c6 <_vfiprintf_r+0x1fe>
 800a7c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7c2:	f7fe fa23 	bl	8008c0c <__retarget_lock_release_recursive>
 800a7c6:	89ab      	ldrh	r3, [r5, #12]
 800a7c8:	065b      	lsls	r3, r3, #25
 800a7ca:	f53f af1f 	bmi.w	800a60c <_vfiprintf_r+0x44>
 800a7ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7d0:	e71e      	b.n	800a610 <_vfiprintf_r+0x48>
 800a7d2:	ab03      	add	r3, sp, #12
 800a7d4:	9300      	str	r3, [sp, #0]
 800a7d6:	462a      	mov	r2, r5
 800a7d8:	4630      	mov	r0, r6
 800a7da:	4b06      	ldr	r3, [pc, #24]	@ (800a7f4 <_vfiprintf_r+0x22c>)
 800a7dc:	a904      	add	r1, sp, #16
 800a7de:	f7fd ff1d 	bl	800861c <_printf_i>
 800a7e2:	e7e4      	b.n	800a7ae <_vfiprintf_r+0x1e6>
 800a7e4:	0800bae0 	.word	0x0800bae0
 800a7e8:	0800bae6 	.word	0x0800bae6
 800a7ec:	0800baea 	.word	0x0800baea
 800a7f0:	080080e1 	.word	0x080080e1
 800a7f4:	0800a5a5 	.word	0x0800a5a5

0800a7f8 <__swbuf_r>:
 800a7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7fa:	460e      	mov	r6, r1
 800a7fc:	4614      	mov	r4, r2
 800a7fe:	4605      	mov	r5, r0
 800a800:	b118      	cbz	r0, 800a80a <__swbuf_r+0x12>
 800a802:	6a03      	ldr	r3, [r0, #32]
 800a804:	b90b      	cbnz	r3, 800a80a <__swbuf_r+0x12>
 800a806:	f7fe f8b5 	bl	8008974 <__sinit>
 800a80a:	69a3      	ldr	r3, [r4, #24]
 800a80c:	60a3      	str	r3, [r4, #8]
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	071a      	lsls	r2, r3, #28
 800a812:	d501      	bpl.n	800a818 <__swbuf_r+0x20>
 800a814:	6923      	ldr	r3, [r4, #16]
 800a816:	b943      	cbnz	r3, 800a82a <__swbuf_r+0x32>
 800a818:	4621      	mov	r1, r4
 800a81a:	4628      	mov	r0, r5
 800a81c:	f000 f82a 	bl	800a874 <__swsetup_r>
 800a820:	b118      	cbz	r0, 800a82a <__swbuf_r+0x32>
 800a822:	f04f 37ff 	mov.w	r7, #4294967295
 800a826:	4638      	mov	r0, r7
 800a828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a82a:	6823      	ldr	r3, [r4, #0]
 800a82c:	6922      	ldr	r2, [r4, #16]
 800a82e:	b2f6      	uxtb	r6, r6
 800a830:	1a98      	subs	r0, r3, r2
 800a832:	6963      	ldr	r3, [r4, #20]
 800a834:	4637      	mov	r7, r6
 800a836:	4283      	cmp	r3, r0
 800a838:	dc05      	bgt.n	800a846 <__swbuf_r+0x4e>
 800a83a:	4621      	mov	r1, r4
 800a83c:	4628      	mov	r0, r5
 800a83e:	f7ff fe03 	bl	800a448 <_fflush_r>
 800a842:	2800      	cmp	r0, #0
 800a844:	d1ed      	bne.n	800a822 <__swbuf_r+0x2a>
 800a846:	68a3      	ldr	r3, [r4, #8]
 800a848:	3b01      	subs	r3, #1
 800a84a:	60a3      	str	r3, [r4, #8]
 800a84c:	6823      	ldr	r3, [r4, #0]
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	6022      	str	r2, [r4, #0]
 800a852:	701e      	strb	r6, [r3, #0]
 800a854:	6962      	ldr	r2, [r4, #20]
 800a856:	1c43      	adds	r3, r0, #1
 800a858:	429a      	cmp	r2, r3
 800a85a:	d004      	beq.n	800a866 <__swbuf_r+0x6e>
 800a85c:	89a3      	ldrh	r3, [r4, #12]
 800a85e:	07db      	lsls	r3, r3, #31
 800a860:	d5e1      	bpl.n	800a826 <__swbuf_r+0x2e>
 800a862:	2e0a      	cmp	r6, #10
 800a864:	d1df      	bne.n	800a826 <__swbuf_r+0x2e>
 800a866:	4621      	mov	r1, r4
 800a868:	4628      	mov	r0, r5
 800a86a:	f7ff fded 	bl	800a448 <_fflush_r>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d0d9      	beq.n	800a826 <__swbuf_r+0x2e>
 800a872:	e7d6      	b.n	800a822 <__swbuf_r+0x2a>

0800a874 <__swsetup_r>:
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4b29      	ldr	r3, [pc, #164]	@ (800a91c <__swsetup_r+0xa8>)
 800a878:	4605      	mov	r5, r0
 800a87a:	6818      	ldr	r0, [r3, #0]
 800a87c:	460c      	mov	r4, r1
 800a87e:	b118      	cbz	r0, 800a888 <__swsetup_r+0x14>
 800a880:	6a03      	ldr	r3, [r0, #32]
 800a882:	b90b      	cbnz	r3, 800a888 <__swsetup_r+0x14>
 800a884:	f7fe f876 	bl	8008974 <__sinit>
 800a888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a88c:	0719      	lsls	r1, r3, #28
 800a88e:	d422      	bmi.n	800a8d6 <__swsetup_r+0x62>
 800a890:	06da      	lsls	r2, r3, #27
 800a892:	d407      	bmi.n	800a8a4 <__swsetup_r+0x30>
 800a894:	2209      	movs	r2, #9
 800a896:	602a      	str	r2, [r5, #0]
 800a898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a89c:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a0:	81a3      	strh	r3, [r4, #12]
 800a8a2:	e033      	b.n	800a90c <__swsetup_r+0x98>
 800a8a4:	0758      	lsls	r0, r3, #29
 800a8a6:	d512      	bpl.n	800a8ce <__swsetup_r+0x5a>
 800a8a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8aa:	b141      	cbz	r1, 800a8be <__swsetup_r+0x4a>
 800a8ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8b0:	4299      	cmp	r1, r3
 800a8b2:	d002      	beq.n	800a8ba <__swsetup_r+0x46>
 800a8b4:	4628      	mov	r0, r5
 800a8b6:	f7ff f81f 	bl	80098f8 <_free_r>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8be:	89a3      	ldrh	r3, [r4, #12]
 800a8c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8c4:	81a3      	strh	r3, [r4, #12]
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	6063      	str	r3, [r4, #4]
 800a8ca:	6923      	ldr	r3, [r4, #16]
 800a8cc:	6023      	str	r3, [r4, #0]
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	f043 0308 	orr.w	r3, r3, #8
 800a8d4:	81a3      	strh	r3, [r4, #12]
 800a8d6:	6923      	ldr	r3, [r4, #16]
 800a8d8:	b94b      	cbnz	r3, 800a8ee <__swsetup_r+0x7a>
 800a8da:	89a3      	ldrh	r3, [r4, #12]
 800a8dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8e4:	d003      	beq.n	800a8ee <__swsetup_r+0x7a>
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	f000 f882 	bl	800a9f2 <__smakebuf_r>
 800a8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8f2:	f013 0201 	ands.w	r2, r3, #1
 800a8f6:	d00a      	beq.n	800a90e <__swsetup_r+0x9a>
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	60a2      	str	r2, [r4, #8]
 800a8fc:	6962      	ldr	r2, [r4, #20]
 800a8fe:	4252      	negs	r2, r2
 800a900:	61a2      	str	r2, [r4, #24]
 800a902:	6922      	ldr	r2, [r4, #16]
 800a904:	b942      	cbnz	r2, 800a918 <__swsetup_r+0xa4>
 800a906:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a90a:	d1c5      	bne.n	800a898 <__swsetup_r+0x24>
 800a90c:	bd38      	pop	{r3, r4, r5, pc}
 800a90e:	0799      	lsls	r1, r3, #30
 800a910:	bf58      	it	pl
 800a912:	6962      	ldrpl	r2, [r4, #20]
 800a914:	60a2      	str	r2, [r4, #8]
 800a916:	e7f4      	b.n	800a902 <__swsetup_r+0x8e>
 800a918:	2000      	movs	r0, #0
 800a91a:	e7f7      	b.n	800a90c <__swsetup_r+0x98>
 800a91c:	20000034 	.word	0x20000034

0800a920 <_raise_r>:
 800a920:	291f      	cmp	r1, #31
 800a922:	b538      	push	{r3, r4, r5, lr}
 800a924:	4605      	mov	r5, r0
 800a926:	460c      	mov	r4, r1
 800a928:	d904      	bls.n	800a934 <_raise_r+0x14>
 800a92a:	2316      	movs	r3, #22
 800a92c:	6003      	str	r3, [r0, #0]
 800a92e:	f04f 30ff 	mov.w	r0, #4294967295
 800a932:	bd38      	pop	{r3, r4, r5, pc}
 800a934:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a936:	b112      	cbz	r2, 800a93e <_raise_r+0x1e>
 800a938:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a93c:	b94b      	cbnz	r3, 800a952 <_raise_r+0x32>
 800a93e:	4628      	mov	r0, r5
 800a940:	f000 f830 	bl	800a9a4 <_getpid_r>
 800a944:	4622      	mov	r2, r4
 800a946:	4601      	mov	r1, r0
 800a948:	4628      	mov	r0, r5
 800a94a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a94e:	f000 b817 	b.w	800a980 <_kill_r>
 800a952:	2b01      	cmp	r3, #1
 800a954:	d00a      	beq.n	800a96c <_raise_r+0x4c>
 800a956:	1c59      	adds	r1, r3, #1
 800a958:	d103      	bne.n	800a962 <_raise_r+0x42>
 800a95a:	2316      	movs	r3, #22
 800a95c:	6003      	str	r3, [r0, #0]
 800a95e:	2001      	movs	r0, #1
 800a960:	e7e7      	b.n	800a932 <_raise_r+0x12>
 800a962:	2100      	movs	r1, #0
 800a964:	4620      	mov	r0, r4
 800a966:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a96a:	4798      	blx	r3
 800a96c:	2000      	movs	r0, #0
 800a96e:	e7e0      	b.n	800a932 <_raise_r+0x12>

0800a970 <raise>:
 800a970:	4b02      	ldr	r3, [pc, #8]	@ (800a97c <raise+0xc>)
 800a972:	4601      	mov	r1, r0
 800a974:	6818      	ldr	r0, [r3, #0]
 800a976:	f7ff bfd3 	b.w	800a920 <_raise_r>
 800a97a:	bf00      	nop
 800a97c:	20000034 	.word	0x20000034

0800a980 <_kill_r>:
 800a980:	b538      	push	{r3, r4, r5, lr}
 800a982:	2300      	movs	r3, #0
 800a984:	4d06      	ldr	r5, [pc, #24]	@ (800a9a0 <_kill_r+0x20>)
 800a986:	4604      	mov	r4, r0
 800a988:	4608      	mov	r0, r1
 800a98a:	4611      	mov	r1, r2
 800a98c:	602b      	str	r3, [r5, #0]
 800a98e:	f7f7 fb9a 	bl	80020c6 <_kill>
 800a992:	1c43      	adds	r3, r0, #1
 800a994:	d102      	bne.n	800a99c <_kill_r+0x1c>
 800a996:	682b      	ldr	r3, [r5, #0]
 800a998:	b103      	cbz	r3, 800a99c <_kill_r+0x1c>
 800a99a:	6023      	str	r3, [r4, #0]
 800a99c:	bd38      	pop	{r3, r4, r5, pc}
 800a99e:	bf00      	nop
 800a9a0:	200006ac 	.word	0x200006ac

0800a9a4 <_getpid_r>:
 800a9a4:	f7f7 bb88 	b.w	80020b8 <_getpid>

0800a9a8 <__swhatbuf_r>:
 800a9a8:	b570      	push	{r4, r5, r6, lr}
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b0:	4615      	mov	r5, r2
 800a9b2:	2900      	cmp	r1, #0
 800a9b4:	461e      	mov	r6, r3
 800a9b6:	b096      	sub	sp, #88	@ 0x58
 800a9b8:	da0c      	bge.n	800a9d4 <__swhatbuf_r+0x2c>
 800a9ba:	89a3      	ldrh	r3, [r4, #12]
 800a9bc:	2100      	movs	r1, #0
 800a9be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9c2:	bf14      	ite	ne
 800a9c4:	2340      	movne	r3, #64	@ 0x40
 800a9c6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	6031      	str	r1, [r6, #0]
 800a9ce:	602b      	str	r3, [r5, #0]
 800a9d0:	b016      	add	sp, #88	@ 0x58
 800a9d2:	bd70      	pop	{r4, r5, r6, pc}
 800a9d4:	466a      	mov	r2, sp
 800a9d6:	f000 f849 	bl	800aa6c <_fstat_r>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	dbed      	blt.n	800a9ba <__swhatbuf_r+0x12>
 800a9de:	9901      	ldr	r1, [sp, #4]
 800a9e0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a9e4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a9e8:	4259      	negs	r1, r3
 800a9ea:	4159      	adcs	r1, r3
 800a9ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9f0:	e7eb      	b.n	800a9ca <__swhatbuf_r+0x22>

0800a9f2 <__smakebuf_r>:
 800a9f2:	898b      	ldrh	r3, [r1, #12]
 800a9f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9f6:	079d      	lsls	r5, r3, #30
 800a9f8:	4606      	mov	r6, r0
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	d507      	bpl.n	800aa0e <__smakebuf_r+0x1c>
 800a9fe:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa02:	6023      	str	r3, [r4, #0]
 800aa04:	6123      	str	r3, [r4, #16]
 800aa06:	2301      	movs	r3, #1
 800aa08:	6163      	str	r3, [r4, #20]
 800aa0a:	b003      	add	sp, #12
 800aa0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa0e:	466a      	mov	r2, sp
 800aa10:	ab01      	add	r3, sp, #4
 800aa12:	f7ff ffc9 	bl	800a9a8 <__swhatbuf_r>
 800aa16:	9f00      	ldr	r7, [sp, #0]
 800aa18:	4605      	mov	r5, r0
 800aa1a:	4639      	mov	r1, r7
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f7fd f97b 	bl	8007d18 <_malloc_r>
 800aa22:	b948      	cbnz	r0, 800aa38 <__smakebuf_r+0x46>
 800aa24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa28:	059a      	lsls	r2, r3, #22
 800aa2a:	d4ee      	bmi.n	800aa0a <__smakebuf_r+0x18>
 800aa2c:	f023 0303 	bic.w	r3, r3, #3
 800aa30:	f043 0302 	orr.w	r3, r3, #2
 800aa34:	81a3      	strh	r3, [r4, #12]
 800aa36:	e7e2      	b.n	800a9fe <__smakebuf_r+0xc>
 800aa38:	89a3      	ldrh	r3, [r4, #12]
 800aa3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa42:	81a3      	strh	r3, [r4, #12]
 800aa44:	9b01      	ldr	r3, [sp, #4]
 800aa46:	6020      	str	r0, [r4, #0]
 800aa48:	b15b      	cbz	r3, 800aa62 <__smakebuf_r+0x70>
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa50:	f000 f81e 	bl	800aa90 <_isatty_r>
 800aa54:	b128      	cbz	r0, 800aa62 <__smakebuf_r+0x70>
 800aa56:	89a3      	ldrh	r3, [r4, #12]
 800aa58:	f023 0303 	bic.w	r3, r3, #3
 800aa5c:	f043 0301 	orr.w	r3, r3, #1
 800aa60:	81a3      	strh	r3, [r4, #12]
 800aa62:	89a3      	ldrh	r3, [r4, #12]
 800aa64:	431d      	orrs	r5, r3
 800aa66:	81a5      	strh	r5, [r4, #12]
 800aa68:	e7cf      	b.n	800aa0a <__smakebuf_r+0x18>
	...

0800aa6c <_fstat_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	2300      	movs	r3, #0
 800aa70:	4d06      	ldr	r5, [pc, #24]	@ (800aa8c <_fstat_r+0x20>)
 800aa72:	4604      	mov	r4, r0
 800aa74:	4608      	mov	r0, r1
 800aa76:	4611      	mov	r1, r2
 800aa78:	602b      	str	r3, [r5, #0]
 800aa7a:	f7f7 fb83 	bl	8002184 <_fstat>
 800aa7e:	1c43      	adds	r3, r0, #1
 800aa80:	d102      	bne.n	800aa88 <_fstat_r+0x1c>
 800aa82:	682b      	ldr	r3, [r5, #0]
 800aa84:	b103      	cbz	r3, 800aa88 <_fstat_r+0x1c>
 800aa86:	6023      	str	r3, [r4, #0]
 800aa88:	bd38      	pop	{r3, r4, r5, pc}
 800aa8a:	bf00      	nop
 800aa8c:	200006ac 	.word	0x200006ac

0800aa90 <_isatty_r>:
 800aa90:	b538      	push	{r3, r4, r5, lr}
 800aa92:	2300      	movs	r3, #0
 800aa94:	4d05      	ldr	r5, [pc, #20]	@ (800aaac <_isatty_r+0x1c>)
 800aa96:	4604      	mov	r4, r0
 800aa98:	4608      	mov	r0, r1
 800aa9a:	602b      	str	r3, [r5, #0]
 800aa9c:	f7f7 fb81 	bl	80021a2 <_isatty>
 800aaa0:	1c43      	adds	r3, r0, #1
 800aaa2:	d102      	bne.n	800aaaa <_isatty_r+0x1a>
 800aaa4:	682b      	ldr	r3, [r5, #0]
 800aaa6:	b103      	cbz	r3, 800aaaa <_isatty_r+0x1a>
 800aaa8:	6023      	str	r3, [r4, #0]
 800aaaa:	bd38      	pop	{r3, r4, r5, pc}
 800aaac:	200006ac 	.word	0x200006ac

0800aab0 <sinf>:
 800aab0:	b507      	push	{r0, r1, r2, lr}
 800aab2:	4a1b      	ldr	r2, [pc, #108]	@ (800ab20 <sinf+0x70>)
 800aab4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800aab8:	4293      	cmp	r3, r2
 800aaba:	4601      	mov	r1, r0
 800aabc:	d806      	bhi.n	800aacc <sinf+0x1c>
 800aabe:	2200      	movs	r2, #0
 800aac0:	2100      	movs	r1, #0
 800aac2:	b003      	add	sp, #12
 800aac4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aac8:	f000 b8f2 	b.w	800acb0 <__kernel_sinf>
 800aacc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800aad0:	d304      	bcc.n	800aadc <sinf+0x2c>
 800aad2:	f7f6 f84d 	bl	8000b70 <__aeabi_fsub>
 800aad6:	b003      	add	sp, #12
 800aad8:	f85d fb04 	ldr.w	pc, [sp], #4
 800aadc:	4669      	mov	r1, sp
 800aade:	f000 f95d 	bl	800ad9c <__ieee754_rem_pio2f>
 800aae2:	f000 0003 	and.w	r0, r0, #3
 800aae6:	2801      	cmp	r0, #1
 800aae8:	d008      	beq.n	800aafc <sinf+0x4c>
 800aaea:	2802      	cmp	r0, #2
 800aaec:	d00b      	beq.n	800ab06 <sinf+0x56>
 800aaee:	b990      	cbnz	r0, 800ab16 <sinf+0x66>
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	9901      	ldr	r1, [sp, #4]
 800aaf4:	9800      	ldr	r0, [sp, #0]
 800aaf6:	f000 f8db 	bl	800acb0 <__kernel_sinf>
 800aafa:	e7ec      	b.n	800aad6 <sinf+0x26>
 800aafc:	9901      	ldr	r1, [sp, #4]
 800aafe:	9800      	ldr	r0, [sp, #0]
 800ab00:	f000 f856 	bl	800abb0 <__kernel_cosf>
 800ab04:	e7e7      	b.n	800aad6 <sinf+0x26>
 800ab06:	2201      	movs	r2, #1
 800ab08:	9901      	ldr	r1, [sp, #4]
 800ab0a:	9800      	ldr	r0, [sp, #0]
 800ab0c:	f000 f8d0 	bl	800acb0 <__kernel_sinf>
 800ab10:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800ab14:	e7df      	b.n	800aad6 <sinf+0x26>
 800ab16:	9901      	ldr	r1, [sp, #4]
 800ab18:	9800      	ldr	r0, [sp, #0]
 800ab1a:	f000 f849 	bl	800abb0 <__kernel_cosf>
 800ab1e:	e7f7      	b.n	800ab10 <sinf+0x60>
 800ab20:	3f490fd8 	.word	0x3f490fd8

0800ab24 <round>:
 800ab24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab26:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ab2a:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 800ab2e:	2a13      	cmp	r2, #19
 800ab30:	4604      	mov	r4, r0
 800ab32:	460d      	mov	r5, r1
 800ab34:	460b      	mov	r3, r1
 800ab36:	dc1a      	bgt.n	800ab6e <round+0x4a>
 800ab38:	2a00      	cmp	r2, #0
 800ab3a:	da0b      	bge.n	800ab54 <round+0x30>
 800ab3c:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ab40:	3201      	adds	r2, #1
 800ab42:	bf04      	itt	eq
 800ab44:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800ab48:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	461d      	mov	r5, r3
 800ab50:	4614      	mov	r4, r2
 800ab52:	e016      	b.n	800ab82 <round+0x5e>
 800ab54:	4815      	ldr	r0, [pc, #84]	@ (800abac <round+0x88>)
 800ab56:	4110      	asrs	r0, r2
 800ab58:	4001      	ands	r1, r0
 800ab5a:	4321      	orrs	r1, r4
 800ab5c:	d011      	beq.n	800ab82 <round+0x5e>
 800ab5e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800ab62:	fa41 f202 	asr.w	r2, r1, r2
 800ab66:	4413      	add	r3, r2
 800ab68:	ea23 0300 	bic.w	r3, r3, r0
 800ab6c:	e7ee      	b.n	800ab4c <round+0x28>
 800ab6e:	2a33      	cmp	r2, #51	@ 0x33
 800ab70:	dd0a      	ble.n	800ab88 <round+0x64>
 800ab72:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800ab76:	d104      	bne.n	800ab82 <round+0x5e>
 800ab78:	4602      	mov	r2, r0
 800ab7a:	f7f5 faf7 	bl	800016c <__adddf3>
 800ab7e:	4604      	mov	r4, r0
 800ab80:	460d      	mov	r5, r1
 800ab82:	4620      	mov	r0, r4
 800ab84:	4629      	mov	r1, r5
 800ab86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab88:	f04f 30ff 	mov.w	r0, #4294967295
 800ab8c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800ab90:	40f8      	lsrs	r0, r7
 800ab92:	4220      	tst	r0, r4
 800ab94:	d0f5      	beq.n	800ab82 <round+0x5e>
 800ab96:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	408a      	lsls	r2, r1
 800ab9e:	1912      	adds	r2, r2, r4
 800aba0:	bf28      	it	cs
 800aba2:	3301      	addcs	r3, #1
 800aba4:	ea22 0200 	bic.w	r2, r2, r0
 800aba8:	e7d1      	b.n	800ab4e <round+0x2a>
 800abaa:	bf00      	nop
 800abac:	000fffff 	.word	0x000fffff

0800abb0 <__kernel_cosf>:
 800abb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abb4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800abb8:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 800abbc:	4606      	mov	r6, r0
 800abbe:	4688      	mov	r8, r1
 800abc0:	d203      	bcs.n	800abca <__kernel_cosf+0x1a>
 800abc2:	f7f6 faa5 	bl	8001110 <__aeabi_f2iz>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d05c      	beq.n	800ac84 <__kernel_cosf+0xd4>
 800abca:	4631      	mov	r1, r6
 800abcc:	4630      	mov	r0, r6
 800abce:	f7f6 f8d9 	bl	8000d84 <__aeabi_fmul>
 800abd2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800abd6:	4604      	mov	r4, r0
 800abd8:	f7f6 f8d4 	bl	8000d84 <__aeabi_fmul>
 800abdc:	492b      	ldr	r1, [pc, #172]	@ (800ac8c <__kernel_cosf+0xdc>)
 800abde:	4607      	mov	r7, r0
 800abe0:	4620      	mov	r0, r4
 800abe2:	f7f6 f8cf 	bl	8000d84 <__aeabi_fmul>
 800abe6:	492a      	ldr	r1, [pc, #168]	@ (800ac90 <__kernel_cosf+0xe0>)
 800abe8:	f7f5 ffc4 	bl	8000b74 <__addsf3>
 800abec:	4621      	mov	r1, r4
 800abee:	f7f6 f8c9 	bl	8000d84 <__aeabi_fmul>
 800abf2:	4928      	ldr	r1, [pc, #160]	@ (800ac94 <__kernel_cosf+0xe4>)
 800abf4:	f7f5 ffbc 	bl	8000b70 <__aeabi_fsub>
 800abf8:	4621      	mov	r1, r4
 800abfa:	f7f6 f8c3 	bl	8000d84 <__aeabi_fmul>
 800abfe:	4926      	ldr	r1, [pc, #152]	@ (800ac98 <__kernel_cosf+0xe8>)
 800ac00:	f7f5 ffb8 	bl	8000b74 <__addsf3>
 800ac04:	4621      	mov	r1, r4
 800ac06:	f7f6 f8bd 	bl	8000d84 <__aeabi_fmul>
 800ac0a:	4924      	ldr	r1, [pc, #144]	@ (800ac9c <__kernel_cosf+0xec>)
 800ac0c:	f7f5 ffb0 	bl	8000b70 <__aeabi_fsub>
 800ac10:	4621      	mov	r1, r4
 800ac12:	f7f6 f8b7 	bl	8000d84 <__aeabi_fmul>
 800ac16:	4922      	ldr	r1, [pc, #136]	@ (800aca0 <__kernel_cosf+0xf0>)
 800ac18:	f7f5 ffac 	bl	8000b74 <__addsf3>
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	f7f6 f8b1 	bl	8000d84 <__aeabi_fmul>
 800ac22:	4621      	mov	r1, r4
 800ac24:	f7f6 f8ae 	bl	8000d84 <__aeabi_fmul>
 800ac28:	4641      	mov	r1, r8
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7f6 f8a9 	bl	8000d84 <__aeabi_fmul>
 800ac32:	4601      	mov	r1, r0
 800ac34:	4620      	mov	r0, r4
 800ac36:	f7f5 ff9b 	bl	8000b70 <__aeabi_fsub>
 800ac3a:	4b1a      	ldr	r3, [pc, #104]	@ (800aca4 <__kernel_cosf+0xf4>)
 800ac3c:	4604      	mov	r4, r0
 800ac3e:	429d      	cmp	r5, r3
 800ac40:	d80a      	bhi.n	800ac58 <__kernel_cosf+0xa8>
 800ac42:	4601      	mov	r1, r0
 800ac44:	4638      	mov	r0, r7
 800ac46:	f7f5 ff93 	bl	8000b70 <__aeabi_fsub>
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800ac50:	f7f5 ff8e 	bl	8000b70 <__aeabi_fsub>
 800ac54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac58:	4b13      	ldr	r3, [pc, #76]	@ (800aca8 <__kernel_cosf+0xf8>)
 800ac5a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800ac5e:	429d      	cmp	r5, r3
 800ac60:	bf8c      	ite	hi
 800ac62:	4d12      	ldrhi	r5, [pc, #72]	@ (800acac <__kernel_cosf+0xfc>)
 800ac64:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 800ac68:	4629      	mov	r1, r5
 800ac6a:	f7f5 ff81 	bl	8000b70 <__aeabi_fsub>
 800ac6e:	4629      	mov	r1, r5
 800ac70:	4606      	mov	r6, r0
 800ac72:	4638      	mov	r0, r7
 800ac74:	f7f5 ff7c 	bl	8000b70 <__aeabi_fsub>
 800ac78:	4621      	mov	r1, r4
 800ac7a:	f7f5 ff79 	bl	8000b70 <__aeabi_fsub>
 800ac7e:	4601      	mov	r1, r0
 800ac80:	4630      	mov	r0, r6
 800ac82:	e7e5      	b.n	800ac50 <__kernel_cosf+0xa0>
 800ac84:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800ac88:	e7e4      	b.n	800ac54 <__kernel_cosf+0xa4>
 800ac8a:	bf00      	nop
 800ac8c:	ad47d74e 	.word	0xad47d74e
 800ac90:	310f74f6 	.word	0x310f74f6
 800ac94:	3493f27c 	.word	0x3493f27c
 800ac98:	37d00d01 	.word	0x37d00d01
 800ac9c:	3ab60b61 	.word	0x3ab60b61
 800aca0:	3d2aaaab 	.word	0x3d2aaaab
 800aca4:	3e999999 	.word	0x3e999999
 800aca8:	3f480000 	.word	0x3f480000
 800acac:	3e900000 	.word	0x3e900000

0800acb0 <__kernel_sinf>:
 800acb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acb4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800acb8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800acbc:	4604      	mov	r4, r0
 800acbe:	460f      	mov	r7, r1
 800acc0:	4691      	mov	r9, r2
 800acc2:	d203      	bcs.n	800accc <__kernel_sinf+0x1c>
 800acc4:	f7f6 fa24 	bl	8001110 <__aeabi_f2iz>
 800acc8:	2800      	cmp	r0, #0
 800acca:	d035      	beq.n	800ad38 <__kernel_sinf+0x88>
 800accc:	4621      	mov	r1, r4
 800acce:	4620      	mov	r0, r4
 800acd0:	f7f6 f858 	bl	8000d84 <__aeabi_fmul>
 800acd4:	4605      	mov	r5, r0
 800acd6:	4601      	mov	r1, r0
 800acd8:	4620      	mov	r0, r4
 800acda:	f7f6 f853 	bl	8000d84 <__aeabi_fmul>
 800acde:	4929      	ldr	r1, [pc, #164]	@ (800ad84 <__kernel_sinf+0xd4>)
 800ace0:	4606      	mov	r6, r0
 800ace2:	4628      	mov	r0, r5
 800ace4:	f7f6 f84e 	bl	8000d84 <__aeabi_fmul>
 800ace8:	4927      	ldr	r1, [pc, #156]	@ (800ad88 <__kernel_sinf+0xd8>)
 800acea:	f7f5 ff41 	bl	8000b70 <__aeabi_fsub>
 800acee:	4629      	mov	r1, r5
 800acf0:	f7f6 f848 	bl	8000d84 <__aeabi_fmul>
 800acf4:	4925      	ldr	r1, [pc, #148]	@ (800ad8c <__kernel_sinf+0xdc>)
 800acf6:	f7f5 ff3d 	bl	8000b74 <__addsf3>
 800acfa:	4629      	mov	r1, r5
 800acfc:	f7f6 f842 	bl	8000d84 <__aeabi_fmul>
 800ad00:	4923      	ldr	r1, [pc, #140]	@ (800ad90 <__kernel_sinf+0xe0>)
 800ad02:	f7f5 ff35 	bl	8000b70 <__aeabi_fsub>
 800ad06:	4629      	mov	r1, r5
 800ad08:	f7f6 f83c 	bl	8000d84 <__aeabi_fmul>
 800ad0c:	4921      	ldr	r1, [pc, #132]	@ (800ad94 <__kernel_sinf+0xe4>)
 800ad0e:	f7f5 ff31 	bl	8000b74 <__addsf3>
 800ad12:	4680      	mov	r8, r0
 800ad14:	f1b9 0f00 	cmp.w	r9, #0
 800ad18:	d111      	bne.n	800ad3e <__kernel_sinf+0x8e>
 800ad1a:	4601      	mov	r1, r0
 800ad1c:	4628      	mov	r0, r5
 800ad1e:	f7f6 f831 	bl	8000d84 <__aeabi_fmul>
 800ad22:	491d      	ldr	r1, [pc, #116]	@ (800ad98 <__kernel_sinf+0xe8>)
 800ad24:	f7f5 ff24 	bl	8000b70 <__aeabi_fsub>
 800ad28:	4631      	mov	r1, r6
 800ad2a:	f7f6 f82b 	bl	8000d84 <__aeabi_fmul>
 800ad2e:	4601      	mov	r1, r0
 800ad30:	4620      	mov	r0, r4
 800ad32:	f7f5 ff1f 	bl	8000b74 <__addsf3>
 800ad36:	4604      	mov	r4, r0
 800ad38:	4620      	mov	r0, r4
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800ad42:	4638      	mov	r0, r7
 800ad44:	f7f6 f81e 	bl	8000d84 <__aeabi_fmul>
 800ad48:	4641      	mov	r1, r8
 800ad4a:	4681      	mov	r9, r0
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	f7f6 f819 	bl	8000d84 <__aeabi_fmul>
 800ad52:	4601      	mov	r1, r0
 800ad54:	4648      	mov	r0, r9
 800ad56:	f7f5 ff0b 	bl	8000b70 <__aeabi_fsub>
 800ad5a:	4629      	mov	r1, r5
 800ad5c:	f7f6 f812 	bl	8000d84 <__aeabi_fmul>
 800ad60:	4639      	mov	r1, r7
 800ad62:	f7f5 ff05 	bl	8000b70 <__aeabi_fsub>
 800ad66:	490c      	ldr	r1, [pc, #48]	@ (800ad98 <__kernel_sinf+0xe8>)
 800ad68:	4605      	mov	r5, r0
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	f7f6 f80a 	bl	8000d84 <__aeabi_fmul>
 800ad70:	4601      	mov	r1, r0
 800ad72:	4628      	mov	r0, r5
 800ad74:	f7f5 fefe 	bl	8000b74 <__addsf3>
 800ad78:	4601      	mov	r1, r0
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	f7f5 fef8 	bl	8000b70 <__aeabi_fsub>
 800ad80:	e7d9      	b.n	800ad36 <__kernel_sinf+0x86>
 800ad82:	bf00      	nop
 800ad84:	2f2ec9d3 	.word	0x2f2ec9d3
 800ad88:	32d72f34 	.word	0x32d72f34
 800ad8c:	3638ef1b 	.word	0x3638ef1b
 800ad90:	39500d01 	.word	0x39500d01
 800ad94:	3c088889 	.word	0x3c088889
 800ad98:	3e2aaaab 	.word	0x3e2aaaab

0800ad9c <__ieee754_rem_pio2f>:
 800ad9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada0:	4aa4      	ldr	r2, [pc, #656]	@ (800b034 <__ieee754_rem_pio2f+0x298>)
 800ada2:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800ada6:	4590      	cmp	r8, r2
 800ada8:	460c      	mov	r4, r1
 800adaa:	4682      	mov	sl, r0
 800adac:	b087      	sub	sp, #28
 800adae:	d804      	bhi.n	800adba <__ieee754_rem_pio2f+0x1e>
 800adb0:	2300      	movs	r3, #0
 800adb2:	6008      	str	r0, [r1, #0]
 800adb4:	604b      	str	r3, [r1, #4]
 800adb6:	2500      	movs	r5, #0
 800adb8:	e01d      	b.n	800adf6 <__ieee754_rem_pio2f+0x5a>
 800adba:	4a9f      	ldr	r2, [pc, #636]	@ (800b038 <__ieee754_rem_pio2f+0x29c>)
 800adbc:	4590      	cmp	r8, r2
 800adbe:	d84f      	bhi.n	800ae60 <__ieee754_rem_pio2f+0xc4>
 800adc0:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800adc4:	2800      	cmp	r0, #0
 800adc6:	499d      	ldr	r1, [pc, #628]	@ (800b03c <__ieee754_rem_pio2f+0x2a0>)
 800adc8:	4f9d      	ldr	r7, [pc, #628]	@ (800b040 <__ieee754_rem_pio2f+0x2a4>)
 800adca:	f025 050f 	bic.w	r5, r5, #15
 800adce:	dd24      	ble.n	800ae1a <__ieee754_rem_pio2f+0x7e>
 800add0:	f7f5 fece 	bl	8000b70 <__aeabi_fsub>
 800add4:	42bd      	cmp	r5, r7
 800add6:	4606      	mov	r6, r0
 800add8:	d011      	beq.n	800adfe <__ieee754_rem_pio2f+0x62>
 800adda:	499a      	ldr	r1, [pc, #616]	@ (800b044 <__ieee754_rem_pio2f+0x2a8>)
 800addc:	f7f5 fec8 	bl	8000b70 <__aeabi_fsub>
 800ade0:	4601      	mov	r1, r0
 800ade2:	4605      	mov	r5, r0
 800ade4:	4630      	mov	r0, r6
 800ade6:	f7f5 fec3 	bl	8000b70 <__aeabi_fsub>
 800adea:	4996      	ldr	r1, [pc, #600]	@ (800b044 <__ieee754_rem_pio2f+0x2a8>)
 800adec:	f7f5 fec0 	bl	8000b70 <__aeabi_fsub>
 800adf0:	6025      	str	r5, [r4, #0]
 800adf2:	2501      	movs	r5, #1
 800adf4:	6060      	str	r0, [r4, #4]
 800adf6:	4628      	mov	r0, r5
 800adf8:	b007      	add	sp, #28
 800adfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adfe:	4992      	ldr	r1, [pc, #584]	@ (800b048 <__ieee754_rem_pio2f+0x2ac>)
 800ae00:	f7f5 feb6 	bl	8000b70 <__aeabi_fsub>
 800ae04:	4991      	ldr	r1, [pc, #580]	@ (800b04c <__ieee754_rem_pio2f+0x2b0>)
 800ae06:	4606      	mov	r6, r0
 800ae08:	f7f5 feb2 	bl	8000b70 <__aeabi_fsub>
 800ae0c:	4601      	mov	r1, r0
 800ae0e:	4605      	mov	r5, r0
 800ae10:	4630      	mov	r0, r6
 800ae12:	f7f5 fead 	bl	8000b70 <__aeabi_fsub>
 800ae16:	498d      	ldr	r1, [pc, #564]	@ (800b04c <__ieee754_rem_pio2f+0x2b0>)
 800ae18:	e7e8      	b.n	800adec <__ieee754_rem_pio2f+0x50>
 800ae1a:	f7f5 feab 	bl	8000b74 <__addsf3>
 800ae1e:	42bd      	cmp	r5, r7
 800ae20:	4606      	mov	r6, r0
 800ae22:	d00f      	beq.n	800ae44 <__ieee754_rem_pio2f+0xa8>
 800ae24:	4987      	ldr	r1, [pc, #540]	@ (800b044 <__ieee754_rem_pio2f+0x2a8>)
 800ae26:	f7f5 fea5 	bl	8000b74 <__addsf3>
 800ae2a:	4601      	mov	r1, r0
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	4630      	mov	r0, r6
 800ae30:	f7f5 fe9e 	bl	8000b70 <__aeabi_fsub>
 800ae34:	4983      	ldr	r1, [pc, #524]	@ (800b044 <__ieee754_rem_pio2f+0x2a8>)
 800ae36:	f7f5 fe9d 	bl	8000b74 <__addsf3>
 800ae3a:	6025      	str	r5, [r4, #0]
 800ae3c:	6060      	str	r0, [r4, #4]
 800ae3e:	f04f 35ff 	mov.w	r5, #4294967295
 800ae42:	e7d8      	b.n	800adf6 <__ieee754_rem_pio2f+0x5a>
 800ae44:	4980      	ldr	r1, [pc, #512]	@ (800b048 <__ieee754_rem_pio2f+0x2ac>)
 800ae46:	f7f5 fe95 	bl	8000b74 <__addsf3>
 800ae4a:	4980      	ldr	r1, [pc, #512]	@ (800b04c <__ieee754_rem_pio2f+0x2b0>)
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	f7f5 fe91 	bl	8000b74 <__addsf3>
 800ae52:	4601      	mov	r1, r0
 800ae54:	4605      	mov	r5, r0
 800ae56:	4630      	mov	r0, r6
 800ae58:	f7f5 fe8a 	bl	8000b70 <__aeabi_fsub>
 800ae5c:	497b      	ldr	r1, [pc, #492]	@ (800b04c <__ieee754_rem_pio2f+0x2b0>)
 800ae5e:	e7ea      	b.n	800ae36 <__ieee754_rem_pio2f+0x9a>
 800ae60:	4a7b      	ldr	r2, [pc, #492]	@ (800b050 <__ieee754_rem_pio2f+0x2b4>)
 800ae62:	4590      	cmp	r8, r2
 800ae64:	f200 8095 	bhi.w	800af92 <__ieee754_rem_pio2f+0x1f6>
 800ae68:	f000 f8fe 	bl	800b068 <fabsf>
 800ae6c:	4979      	ldr	r1, [pc, #484]	@ (800b054 <__ieee754_rem_pio2f+0x2b8>)
 800ae6e:	4606      	mov	r6, r0
 800ae70:	f7f5 ff88 	bl	8000d84 <__aeabi_fmul>
 800ae74:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800ae78:	f7f5 fe7c 	bl	8000b74 <__addsf3>
 800ae7c:	f7f6 f948 	bl	8001110 <__aeabi_f2iz>
 800ae80:	4605      	mov	r5, r0
 800ae82:	f7f5 ff2b 	bl	8000cdc <__aeabi_i2f>
 800ae86:	496d      	ldr	r1, [pc, #436]	@ (800b03c <__ieee754_rem_pio2f+0x2a0>)
 800ae88:	4681      	mov	r9, r0
 800ae8a:	f7f5 ff7b 	bl	8000d84 <__aeabi_fmul>
 800ae8e:	4601      	mov	r1, r0
 800ae90:	4630      	mov	r0, r6
 800ae92:	f7f5 fe6d 	bl	8000b70 <__aeabi_fsub>
 800ae96:	496b      	ldr	r1, [pc, #428]	@ (800b044 <__ieee754_rem_pio2f+0x2a8>)
 800ae98:	4607      	mov	r7, r0
 800ae9a:	4648      	mov	r0, r9
 800ae9c:	f7f5 ff72 	bl	8000d84 <__aeabi_fmul>
 800aea0:	2d1f      	cmp	r5, #31
 800aea2:	4606      	mov	r6, r0
 800aea4:	dc0e      	bgt.n	800aec4 <__ieee754_rem_pio2f+0x128>
 800aea6:	4a6c      	ldr	r2, [pc, #432]	@ (800b058 <__ieee754_rem_pio2f+0x2bc>)
 800aea8:	1e69      	subs	r1, r5, #1
 800aeaa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800aeae:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800aeb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d004      	beq.n	800aec4 <__ieee754_rem_pio2f+0x128>
 800aeba:	4631      	mov	r1, r6
 800aebc:	4638      	mov	r0, r7
 800aebe:	f7f5 fe57 	bl	8000b70 <__aeabi_fsub>
 800aec2:	e00b      	b.n	800aedc <__ieee754_rem_pio2f+0x140>
 800aec4:	4631      	mov	r1, r6
 800aec6:	4638      	mov	r0, r7
 800aec8:	f7f5 fe52 	bl	8000b70 <__aeabi_fsub>
 800aecc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800aed0:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 800aed4:	2b08      	cmp	r3, #8
 800aed6:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800aeda:	dc01      	bgt.n	800aee0 <__ieee754_rem_pio2f+0x144>
 800aedc:	6020      	str	r0, [r4, #0]
 800aede:	e026      	b.n	800af2e <__ieee754_rem_pio2f+0x192>
 800aee0:	4959      	ldr	r1, [pc, #356]	@ (800b048 <__ieee754_rem_pio2f+0x2ac>)
 800aee2:	4648      	mov	r0, r9
 800aee4:	f7f5 ff4e 	bl	8000d84 <__aeabi_fmul>
 800aee8:	4606      	mov	r6, r0
 800aeea:	4601      	mov	r1, r0
 800aeec:	4638      	mov	r0, r7
 800aeee:	f7f5 fe3f 	bl	8000b70 <__aeabi_fsub>
 800aef2:	4601      	mov	r1, r0
 800aef4:	4680      	mov	r8, r0
 800aef6:	4638      	mov	r0, r7
 800aef8:	f7f5 fe3a 	bl	8000b70 <__aeabi_fsub>
 800aefc:	4631      	mov	r1, r6
 800aefe:	f7f5 fe37 	bl	8000b70 <__aeabi_fsub>
 800af02:	4606      	mov	r6, r0
 800af04:	4951      	ldr	r1, [pc, #324]	@ (800b04c <__ieee754_rem_pio2f+0x2b0>)
 800af06:	4648      	mov	r0, r9
 800af08:	f7f5 ff3c 	bl	8000d84 <__aeabi_fmul>
 800af0c:	4631      	mov	r1, r6
 800af0e:	f7f5 fe2f 	bl	8000b70 <__aeabi_fsub>
 800af12:	4601      	mov	r1, r0
 800af14:	4606      	mov	r6, r0
 800af16:	4640      	mov	r0, r8
 800af18:	f7f5 fe2a 	bl	8000b70 <__aeabi_fsub>
 800af1c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800af20:	ebab 0b03 	sub.w	fp, fp, r3
 800af24:	f1bb 0f19 	cmp.w	fp, #25
 800af28:	dc18      	bgt.n	800af5c <__ieee754_rem_pio2f+0x1c0>
 800af2a:	4647      	mov	r7, r8
 800af2c:	6020      	str	r0, [r4, #0]
 800af2e:	f8d4 8000 	ldr.w	r8, [r4]
 800af32:	4638      	mov	r0, r7
 800af34:	4641      	mov	r1, r8
 800af36:	f7f5 fe1b 	bl	8000b70 <__aeabi_fsub>
 800af3a:	4631      	mov	r1, r6
 800af3c:	f7f5 fe18 	bl	8000b70 <__aeabi_fsub>
 800af40:	f1ba 0f00 	cmp.w	sl, #0
 800af44:	6060      	str	r0, [r4, #4]
 800af46:	f6bf af56 	bge.w	800adf6 <__ieee754_rem_pio2f+0x5a>
 800af4a:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 800af4e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800af52:	f8c4 8000 	str.w	r8, [r4]
 800af56:	6060      	str	r0, [r4, #4]
 800af58:	426d      	negs	r5, r5
 800af5a:	e74c      	b.n	800adf6 <__ieee754_rem_pio2f+0x5a>
 800af5c:	493f      	ldr	r1, [pc, #252]	@ (800b05c <__ieee754_rem_pio2f+0x2c0>)
 800af5e:	4648      	mov	r0, r9
 800af60:	f7f5 ff10 	bl	8000d84 <__aeabi_fmul>
 800af64:	4606      	mov	r6, r0
 800af66:	4601      	mov	r1, r0
 800af68:	4640      	mov	r0, r8
 800af6a:	f7f5 fe01 	bl	8000b70 <__aeabi_fsub>
 800af6e:	4601      	mov	r1, r0
 800af70:	4607      	mov	r7, r0
 800af72:	4640      	mov	r0, r8
 800af74:	f7f5 fdfc 	bl	8000b70 <__aeabi_fsub>
 800af78:	4631      	mov	r1, r6
 800af7a:	f7f5 fdf9 	bl	8000b70 <__aeabi_fsub>
 800af7e:	4606      	mov	r6, r0
 800af80:	4937      	ldr	r1, [pc, #220]	@ (800b060 <__ieee754_rem_pio2f+0x2c4>)
 800af82:	4648      	mov	r0, r9
 800af84:	f7f5 fefe 	bl	8000d84 <__aeabi_fmul>
 800af88:	4631      	mov	r1, r6
 800af8a:	f7f5 fdf1 	bl	8000b70 <__aeabi_fsub>
 800af8e:	4606      	mov	r6, r0
 800af90:	e793      	b.n	800aeba <__ieee754_rem_pio2f+0x11e>
 800af92:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800af96:	d305      	bcc.n	800afa4 <__ieee754_rem_pio2f+0x208>
 800af98:	4601      	mov	r1, r0
 800af9a:	f7f5 fde9 	bl	8000b70 <__aeabi_fsub>
 800af9e:	6060      	str	r0, [r4, #4]
 800afa0:	6020      	str	r0, [r4, #0]
 800afa2:	e708      	b.n	800adb6 <__ieee754_rem_pio2f+0x1a>
 800afa4:	ea4f 56e8 	mov.w	r6, r8, asr #23
 800afa8:	3e86      	subs	r6, #134	@ 0x86
 800afaa:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800afae:	4640      	mov	r0, r8
 800afb0:	f7f6 f8ae 	bl	8001110 <__aeabi_f2iz>
 800afb4:	f7f5 fe92 	bl	8000cdc <__aeabi_i2f>
 800afb8:	4601      	mov	r1, r0
 800afba:	9003      	str	r0, [sp, #12]
 800afbc:	4640      	mov	r0, r8
 800afbe:	f7f5 fdd7 	bl	8000b70 <__aeabi_fsub>
 800afc2:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800afc6:	f7f5 fedd 	bl	8000d84 <__aeabi_fmul>
 800afca:	4607      	mov	r7, r0
 800afcc:	f7f6 f8a0 	bl	8001110 <__aeabi_f2iz>
 800afd0:	f7f5 fe84 	bl	8000cdc <__aeabi_i2f>
 800afd4:	4601      	mov	r1, r0
 800afd6:	9004      	str	r0, [sp, #16]
 800afd8:	4605      	mov	r5, r0
 800afda:	4638      	mov	r0, r7
 800afdc:	f7f5 fdc8 	bl	8000b70 <__aeabi_fsub>
 800afe0:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800afe4:	f7f5 fece 	bl	8000d84 <__aeabi_fmul>
 800afe8:	2100      	movs	r1, #0
 800afea:	9005      	str	r0, [sp, #20]
 800afec:	f7f6 f85e 	bl	80010ac <__aeabi_fcmpeq>
 800aff0:	b1f0      	cbz	r0, 800b030 <__ieee754_rem_pio2f+0x294>
 800aff2:	2100      	movs	r1, #0
 800aff4:	4628      	mov	r0, r5
 800aff6:	f7f6 f859 	bl	80010ac <__aeabi_fcmpeq>
 800affa:	2800      	cmp	r0, #0
 800affc:	bf14      	ite	ne
 800affe:	2301      	movne	r3, #1
 800b000:	2302      	moveq	r3, #2
 800b002:	4a18      	ldr	r2, [pc, #96]	@ (800b064 <__ieee754_rem_pio2f+0x2c8>)
 800b004:	4621      	mov	r1, r4
 800b006:	9201      	str	r2, [sp, #4]
 800b008:	2202      	movs	r2, #2
 800b00a:	a803      	add	r0, sp, #12
 800b00c:	9200      	str	r2, [sp, #0]
 800b00e:	4632      	mov	r2, r6
 800b010:	f000 f82e 	bl	800b070 <__kernel_rem_pio2f>
 800b014:	f1ba 0f00 	cmp.w	sl, #0
 800b018:	4605      	mov	r5, r0
 800b01a:	f6bf aeec 	bge.w	800adf6 <__ieee754_rem_pio2f+0x5a>
 800b01e:	6823      	ldr	r3, [r4, #0]
 800b020:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b024:	6023      	str	r3, [r4, #0]
 800b026:	6863      	ldr	r3, [r4, #4]
 800b028:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b02c:	6063      	str	r3, [r4, #4]
 800b02e:	e793      	b.n	800af58 <__ieee754_rem_pio2f+0x1bc>
 800b030:	2303      	movs	r3, #3
 800b032:	e7e6      	b.n	800b002 <__ieee754_rem_pio2f+0x266>
 800b034:	3f490fd8 	.word	0x3f490fd8
 800b038:	4016cbe3 	.word	0x4016cbe3
 800b03c:	3fc90f80 	.word	0x3fc90f80
 800b040:	3fc90fd0 	.word	0x3fc90fd0
 800b044:	37354443 	.word	0x37354443
 800b048:	37354400 	.word	0x37354400
 800b04c:	2e85a308 	.word	0x2e85a308
 800b050:	43490f80 	.word	0x43490f80
 800b054:	3f22f984 	.word	0x3f22f984
 800b058:	0800bb38 	.word	0x0800bb38
 800b05c:	2e85a300 	.word	0x2e85a300
 800b060:	248d3132 	.word	0x248d3132
 800b064:	0800bbb8 	.word	0x0800bbb8

0800b068 <fabsf>:
 800b068:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b06c:	4770      	bx	lr
	...

0800b070 <__kernel_rem_pio2f>:
 800b070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b074:	b0db      	sub	sp, #364	@ 0x16c
 800b076:	9202      	str	r2, [sp, #8]
 800b078:	9304      	str	r3, [sp, #16]
 800b07a:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 800b07c:	4bad      	ldr	r3, [pc, #692]	@ (800b334 <__kernel_rem_pio2f+0x2c4>)
 800b07e:	9005      	str	r0, [sp, #20]
 800b080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b084:	9100      	str	r1, [sp, #0]
 800b086:	9301      	str	r3, [sp, #4]
 800b088:	9b04      	ldr	r3, [sp, #16]
 800b08a:	3b01      	subs	r3, #1
 800b08c:	9303      	str	r3, [sp, #12]
 800b08e:	9b02      	ldr	r3, [sp, #8]
 800b090:	1d1a      	adds	r2, r3, #4
 800b092:	f2c0 8099 	blt.w	800b1c8 <__kernel_rem_pio2f+0x158>
 800b096:	1edc      	subs	r4, r3, #3
 800b098:	bf48      	it	mi
 800b09a:	1d1c      	addmi	r4, r3, #4
 800b09c:	10e4      	asrs	r4, r4, #3
 800b09e:	2500      	movs	r5, #0
 800b0a0:	f04f 0b00 	mov.w	fp, #0
 800b0a4:	1c67      	adds	r7, r4, #1
 800b0a6:	00fb      	lsls	r3, r7, #3
 800b0a8:	9306      	str	r3, [sp, #24]
 800b0aa:	9b02      	ldr	r3, [sp, #8]
 800b0ac:	9a03      	ldr	r2, [sp, #12]
 800b0ae:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800b0b2:	9b01      	ldr	r3, [sp, #4]
 800b0b4:	eba4 0802 	sub.w	r8, r4, r2
 800b0b8:	eb03 0902 	add.w	r9, r3, r2
 800b0bc:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800b0be:	ae1e      	add	r6, sp, #120	@ 0x78
 800b0c0:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800b0c4:	454d      	cmp	r5, r9
 800b0c6:	f340 8081 	ble.w	800b1cc <__kernel_rem_pio2f+0x15c>
 800b0ca:	9a04      	ldr	r2, [sp, #16]
 800b0cc:	ab1e      	add	r3, sp, #120	@ 0x78
 800b0ce:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800b0d2:	f04f 0900 	mov.w	r9, #0
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 800b0dc:	9a01      	ldr	r2, [sp, #4]
 800b0de:	4591      	cmp	r9, r2
 800b0e0:	f340 809c 	ble.w	800b21c <__kernel_rem_pio2f+0x1ac>
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	aa0a      	add	r2, sp, #40	@ 0x28
 800b0e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0ec:	9308      	str	r3, [sp, #32]
 800b0ee:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800b0f0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b0f4:	9c01      	ldr	r4, [sp, #4]
 800b0f6:	9307      	str	r3, [sp, #28]
 800b0f8:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800b0fc:	4646      	mov	r6, r8
 800b0fe:	4625      	mov	r5, r4
 800b100:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 800b104:	ab5a      	add	r3, sp, #360	@ 0x168
 800b106:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b10a:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800b10e:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800b112:	2d00      	cmp	r5, #0
 800b114:	f300 8087 	bgt.w	800b226 <__kernel_rem_pio2f+0x1b6>
 800b118:	4639      	mov	r1, r7
 800b11a:	4658      	mov	r0, fp
 800b11c:	f000 fa48 	bl	800b5b0 <scalbnf>
 800b120:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800b124:	4605      	mov	r5, r0
 800b126:	f7f5 fe2d 	bl	8000d84 <__aeabi_fmul>
 800b12a:	f000 fa8d 	bl	800b648 <floorf>
 800b12e:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800b132:	f7f5 fe27 	bl	8000d84 <__aeabi_fmul>
 800b136:	4601      	mov	r1, r0
 800b138:	4628      	mov	r0, r5
 800b13a:	f7f5 fd19 	bl	8000b70 <__aeabi_fsub>
 800b13e:	4605      	mov	r5, r0
 800b140:	f7f5 ffe6 	bl	8001110 <__aeabi_f2iz>
 800b144:	4606      	mov	r6, r0
 800b146:	f7f5 fdc9 	bl	8000cdc <__aeabi_i2f>
 800b14a:	4601      	mov	r1, r0
 800b14c:	4628      	mov	r0, r5
 800b14e:	f7f5 fd0f 	bl	8000b70 <__aeabi_fsub>
 800b152:	2f00      	cmp	r7, #0
 800b154:	4681      	mov	r9, r0
 800b156:	f340 8083 	ble.w	800b260 <__kernel_rem_pio2f+0x1f0>
 800b15a:	1e62      	subs	r2, r4, #1
 800b15c:	ab0a      	add	r3, sp, #40	@ 0x28
 800b15e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800b162:	f1c7 0108 	rsb	r1, r7, #8
 800b166:	fa45 f301 	asr.w	r3, r5, r1
 800b16a:	441e      	add	r6, r3
 800b16c:	408b      	lsls	r3, r1
 800b16e:	1aed      	subs	r5, r5, r3
 800b170:	ab0a      	add	r3, sp, #40	@ 0x28
 800b172:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b176:	f1c7 0307 	rsb	r3, r7, #7
 800b17a:	411d      	asrs	r5, r3
 800b17c:	2d00      	cmp	r5, #0
 800b17e:	dd7c      	ble.n	800b27a <__kernel_rem_pio2f+0x20a>
 800b180:	2200      	movs	r2, #0
 800b182:	4692      	mov	sl, r2
 800b184:	3601      	adds	r6, #1
 800b186:	4294      	cmp	r4, r2
 800b188:	f300 80ac 	bgt.w	800b2e4 <__kernel_rem_pio2f+0x274>
 800b18c:	2f00      	cmp	r7, #0
 800b18e:	dd05      	ble.n	800b19c <__kernel_rem_pio2f+0x12c>
 800b190:	2f01      	cmp	r7, #1
 800b192:	f000 80b8 	beq.w	800b306 <__kernel_rem_pio2f+0x296>
 800b196:	2f02      	cmp	r7, #2
 800b198:	f000 80bf 	beq.w	800b31a <__kernel_rem_pio2f+0x2aa>
 800b19c:	2d02      	cmp	r5, #2
 800b19e:	d16c      	bne.n	800b27a <__kernel_rem_pio2f+0x20a>
 800b1a0:	4649      	mov	r1, r9
 800b1a2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800b1a6:	f7f5 fce3 	bl	8000b70 <__aeabi_fsub>
 800b1aa:	4681      	mov	r9, r0
 800b1ac:	f1ba 0f00 	cmp.w	sl, #0
 800b1b0:	d063      	beq.n	800b27a <__kernel_rem_pio2f+0x20a>
 800b1b2:	4639      	mov	r1, r7
 800b1b4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800b1b8:	f000 f9fa 	bl	800b5b0 <scalbnf>
 800b1bc:	4601      	mov	r1, r0
 800b1be:	4648      	mov	r0, r9
 800b1c0:	f7f5 fcd6 	bl	8000b70 <__aeabi_fsub>
 800b1c4:	4681      	mov	r9, r0
 800b1c6:	e058      	b.n	800b27a <__kernel_rem_pio2f+0x20a>
 800b1c8:	2400      	movs	r4, #0
 800b1ca:	e768      	b.n	800b09e <__kernel_rem_pio2f+0x2e>
 800b1cc:	eb18 0f05 	cmn.w	r8, r5
 800b1d0:	d407      	bmi.n	800b1e2 <__kernel_rem_pio2f+0x172>
 800b1d2:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800b1d6:	f7f5 fd81 	bl	8000cdc <__aeabi_i2f>
 800b1da:	f846 0b04 	str.w	r0, [r6], #4
 800b1de:	3501      	adds	r5, #1
 800b1e0:	e770      	b.n	800b0c4 <__kernel_rem_pio2f+0x54>
 800b1e2:	4658      	mov	r0, fp
 800b1e4:	e7f9      	b.n	800b1da <__kernel_rem_pio2f+0x16a>
 800b1e6:	9307      	str	r3, [sp, #28]
 800b1e8:	9b05      	ldr	r3, [sp, #20]
 800b1ea:	f8da 1000 	ldr.w	r1, [sl]
 800b1ee:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b1f2:	f7f5 fdc7 	bl	8000d84 <__aeabi_fmul>
 800b1f6:	4601      	mov	r1, r0
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	f7f5 fcbb 	bl	8000b74 <__addsf3>
 800b1fe:	4606      	mov	r6, r0
 800b200:	9b07      	ldr	r3, [sp, #28]
 800b202:	f108 0801 	add.w	r8, r8, #1
 800b206:	9a03      	ldr	r2, [sp, #12]
 800b208:	f1aa 0a04 	sub.w	sl, sl, #4
 800b20c:	4590      	cmp	r8, r2
 800b20e:	ddea      	ble.n	800b1e6 <__kernel_rem_pio2f+0x176>
 800b210:	f84b 6b04 	str.w	r6, [fp], #4
 800b214:	f109 0901 	add.w	r9, r9, #1
 800b218:	3504      	adds	r5, #4
 800b21a:	e75f      	b.n	800b0dc <__kernel_rem_pio2f+0x6c>
 800b21c:	46aa      	mov	sl, r5
 800b21e:	461e      	mov	r6, r3
 800b220:	f04f 0800 	mov.w	r8, #0
 800b224:	e7ef      	b.n	800b206 <__kernel_rem_pio2f+0x196>
 800b226:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800b22a:	4658      	mov	r0, fp
 800b22c:	f7f5 fdaa 	bl	8000d84 <__aeabi_fmul>
 800b230:	f7f5 ff6e 	bl	8001110 <__aeabi_f2iz>
 800b234:	f7f5 fd52 	bl	8000cdc <__aeabi_i2f>
 800b238:	4649      	mov	r1, r9
 800b23a:	9009      	str	r0, [sp, #36]	@ 0x24
 800b23c:	f7f5 fda2 	bl	8000d84 <__aeabi_fmul>
 800b240:	4601      	mov	r1, r0
 800b242:	4658      	mov	r0, fp
 800b244:	f7f5 fc94 	bl	8000b70 <__aeabi_fsub>
 800b248:	f7f5 ff62 	bl	8001110 <__aeabi_f2iz>
 800b24c:	3d01      	subs	r5, #1
 800b24e:	f846 0b04 	str.w	r0, [r6], #4
 800b252:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 800b256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b258:	f7f5 fc8c 	bl	8000b74 <__addsf3>
 800b25c:	4683      	mov	fp, r0
 800b25e:	e758      	b.n	800b112 <__kernel_rem_pio2f+0xa2>
 800b260:	d105      	bne.n	800b26e <__kernel_rem_pio2f+0x1fe>
 800b262:	1e63      	subs	r3, r4, #1
 800b264:	aa0a      	add	r2, sp, #40	@ 0x28
 800b266:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800b26a:	11ed      	asrs	r5, r5, #7
 800b26c:	e786      	b.n	800b17c <__kernel_rem_pio2f+0x10c>
 800b26e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800b272:	f7f5 ff39 	bl	80010e8 <__aeabi_fcmpge>
 800b276:	4605      	mov	r5, r0
 800b278:	bb90      	cbnz	r0, 800b2e0 <__kernel_rem_pio2f+0x270>
 800b27a:	2100      	movs	r1, #0
 800b27c:	4648      	mov	r0, r9
 800b27e:	f7f5 ff15 	bl	80010ac <__aeabi_fcmpeq>
 800b282:	2800      	cmp	r0, #0
 800b284:	f000 8090 	beq.w	800b3a8 <__kernel_rem_pio2f+0x338>
 800b288:	2200      	movs	r2, #0
 800b28a:	1e63      	subs	r3, r4, #1
 800b28c:	9901      	ldr	r1, [sp, #4]
 800b28e:	428b      	cmp	r3, r1
 800b290:	da4a      	bge.n	800b328 <__kernel_rem_pio2f+0x2b8>
 800b292:	2a00      	cmp	r2, #0
 800b294:	d076      	beq.n	800b384 <__kernel_rem_pio2f+0x314>
 800b296:	3c01      	subs	r4, #1
 800b298:	ab0a      	add	r3, sp, #40	@ 0x28
 800b29a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b29e:	3f08      	subs	r7, #8
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d0f8      	beq.n	800b296 <__kernel_rem_pio2f+0x226>
 800b2a4:	4639      	mov	r1, r7
 800b2a6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800b2aa:	f000 f981 	bl	800b5b0 <scalbnf>
 800b2ae:	46a2      	mov	sl, r4
 800b2b0:	4607      	mov	r7, r0
 800b2b2:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800b2b6:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800b2ba:	f1ba 0f00 	cmp.w	sl, #0
 800b2be:	f280 80a1 	bge.w	800b404 <__kernel_rem_pio2f+0x394>
 800b2c2:	4627      	mov	r7, r4
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	2f00      	cmp	r7, #0
 800b2c8:	f2c0 80cb 	blt.w	800b462 <__kernel_rem_pio2f+0x3f2>
 800b2cc:	a946      	add	r1, sp, #280	@ 0x118
 800b2ce:	4690      	mov	r8, r2
 800b2d0:	f04f 0a00 	mov.w	sl, #0
 800b2d4:	4b18      	ldr	r3, [pc, #96]	@ (800b338 <__kernel_rem_pio2f+0x2c8>)
 800b2d6:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800b2da:	eba4 0907 	sub.w	r9, r4, r7
 800b2de:	e0b4      	b.n	800b44a <__kernel_rem_pio2f+0x3da>
 800b2e0:	2502      	movs	r5, #2
 800b2e2:	e74d      	b.n	800b180 <__kernel_rem_pio2f+0x110>
 800b2e4:	f858 3b04 	ldr.w	r3, [r8], #4
 800b2e8:	f1ba 0f00 	cmp.w	sl, #0
 800b2ec:	d108      	bne.n	800b300 <__kernel_rem_pio2f+0x290>
 800b2ee:	b123      	cbz	r3, 800b2fa <__kernel_rem_pio2f+0x28a>
 800b2f0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800b2f4:	f848 3c04 	str.w	r3, [r8, #-4]
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	469a      	mov	sl, r3
 800b2fc:	3201      	adds	r2, #1
 800b2fe:	e742      	b.n	800b186 <__kernel_rem_pio2f+0x116>
 800b300:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800b304:	e7f6      	b.n	800b2f4 <__kernel_rem_pio2f+0x284>
 800b306:	1e62      	subs	r2, r4, #1
 800b308:	ab0a      	add	r3, sp, #40	@ 0x28
 800b30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b30e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b312:	a90a      	add	r1, sp, #40	@ 0x28
 800b314:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b318:	e740      	b.n	800b19c <__kernel_rem_pio2f+0x12c>
 800b31a:	1e62      	subs	r2, r4, #1
 800b31c:	ab0a      	add	r3, sp, #40	@ 0x28
 800b31e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b322:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b326:	e7f4      	b.n	800b312 <__kernel_rem_pio2f+0x2a2>
 800b328:	a90a      	add	r1, sp, #40	@ 0x28
 800b32a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b32e:	3b01      	subs	r3, #1
 800b330:	430a      	orrs	r2, r1
 800b332:	e7ab      	b.n	800b28c <__kernel_rem_pio2f+0x21c>
 800b334:	0800befc 	.word	0x0800befc
 800b338:	0800bed0 	.word	0x0800bed0
 800b33c:	3301      	adds	r3, #1
 800b33e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b342:	2900      	cmp	r1, #0
 800b344:	d0fa      	beq.n	800b33c <__kernel_rem_pio2f+0x2cc>
 800b346:	9a04      	ldr	r2, [sp, #16]
 800b348:	a91e      	add	r1, sp, #120	@ 0x78
 800b34a:	18a2      	adds	r2, r4, r2
 800b34c:	1c66      	adds	r6, r4, #1
 800b34e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800b352:	441c      	add	r4, r3
 800b354:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 800b358:	42b4      	cmp	r4, r6
 800b35a:	f6ff aecd 	blt.w	800b0f8 <__kernel_rem_pio2f+0x88>
 800b35e:	9b07      	ldr	r3, [sp, #28]
 800b360:	46ab      	mov	fp, r5
 800b362:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b366:	f7f5 fcb9 	bl	8000cdc <__aeabi_i2f>
 800b36a:	f04f 0a00 	mov.w	sl, #0
 800b36e:	f04f 0800 	mov.w	r8, #0
 800b372:	6028      	str	r0, [r5, #0]
 800b374:	9b03      	ldr	r3, [sp, #12]
 800b376:	459a      	cmp	sl, r3
 800b378:	dd07      	ble.n	800b38a <__kernel_rem_pio2f+0x31a>
 800b37a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800b37e:	3504      	adds	r5, #4
 800b380:	3601      	adds	r6, #1
 800b382:	e7e9      	b.n	800b358 <__kernel_rem_pio2f+0x2e8>
 800b384:	2301      	movs	r3, #1
 800b386:	9a08      	ldr	r2, [sp, #32]
 800b388:	e7d9      	b.n	800b33e <__kernel_rem_pio2f+0x2ce>
 800b38a:	9b05      	ldr	r3, [sp, #20]
 800b38c:	f85b 0904 	ldr.w	r0, [fp], #-4
 800b390:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800b394:	f7f5 fcf6 	bl	8000d84 <__aeabi_fmul>
 800b398:	4601      	mov	r1, r0
 800b39a:	4640      	mov	r0, r8
 800b39c:	f7f5 fbea 	bl	8000b74 <__addsf3>
 800b3a0:	f10a 0a01 	add.w	sl, sl, #1
 800b3a4:	4680      	mov	r8, r0
 800b3a6:	e7e5      	b.n	800b374 <__kernel_rem_pio2f+0x304>
 800b3a8:	9b06      	ldr	r3, [sp, #24]
 800b3aa:	9a02      	ldr	r2, [sp, #8]
 800b3ac:	4648      	mov	r0, r9
 800b3ae:	1a99      	subs	r1, r3, r2
 800b3b0:	f000 f8fe 	bl	800b5b0 <scalbnf>
 800b3b4:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800b3b8:	4680      	mov	r8, r0
 800b3ba:	f7f5 fe95 	bl	80010e8 <__aeabi_fcmpge>
 800b3be:	b1f8      	cbz	r0, 800b400 <__kernel_rem_pio2f+0x390>
 800b3c0:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800b3c4:	4640      	mov	r0, r8
 800b3c6:	f7f5 fcdd 	bl	8000d84 <__aeabi_fmul>
 800b3ca:	f7f5 fea1 	bl	8001110 <__aeabi_f2iz>
 800b3ce:	f7f5 fc85 	bl	8000cdc <__aeabi_i2f>
 800b3d2:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800b3d6:	4681      	mov	r9, r0
 800b3d8:	f7f5 fcd4 	bl	8000d84 <__aeabi_fmul>
 800b3dc:	4601      	mov	r1, r0
 800b3de:	4640      	mov	r0, r8
 800b3e0:	f7f5 fbc6 	bl	8000b70 <__aeabi_fsub>
 800b3e4:	f7f5 fe94 	bl	8001110 <__aeabi_f2iz>
 800b3e8:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3ea:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b3ee:	4648      	mov	r0, r9
 800b3f0:	3401      	adds	r4, #1
 800b3f2:	3708      	adds	r7, #8
 800b3f4:	f7f5 fe8c 	bl	8001110 <__aeabi_f2iz>
 800b3f8:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3fa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b3fe:	e751      	b.n	800b2a4 <__kernel_rem_pio2f+0x234>
 800b400:	4640      	mov	r0, r8
 800b402:	e7f7      	b.n	800b3f4 <__kernel_rem_pio2f+0x384>
 800b404:	ab0a      	add	r3, sp, #40	@ 0x28
 800b406:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800b40a:	f7f5 fc67 	bl	8000cdc <__aeabi_i2f>
 800b40e:	4639      	mov	r1, r7
 800b410:	f7f5 fcb8 	bl	8000d84 <__aeabi_fmul>
 800b414:	4649      	mov	r1, r9
 800b416:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800b41a:	4638      	mov	r0, r7
 800b41c:	f7f5 fcb2 	bl	8000d84 <__aeabi_fmul>
 800b420:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b424:	4607      	mov	r7, r0
 800b426:	e748      	b.n	800b2ba <__kernel_rem_pio2f+0x24a>
 800b428:	f853 0b04 	ldr.w	r0, [r3], #4
 800b42c:	f85b 1b04 	ldr.w	r1, [fp], #4
 800b430:	9203      	str	r2, [sp, #12]
 800b432:	9302      	str	r3, [sp, #8]
 800b434:	f7f5 fca6 	bl	8000d84 <__aeabi_fmul>
 800b438:	4601      	mov	r1, r0
 800b43a:	4640      	mov	r0, r8
 800b43c:	f7f5 fb9a 	bl	8000b74 <__addsf3>
 800b440:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b444:	4680      	mov	r8, r0
 800b446:	f10a 0a01 	add.w	sl, sl, #1
 800b44a:	9901      	ldr	r1, [sp, #4]
 800b44c:	458a      	cmp	sl, r1
 800b44e:	dc01      	bgt.n	800b454 <__kernel_rem_pio2f+0x3e4>
 800b450:	45d1      	cmp	r9, sl
 800b452:	dae9      	bge.n	800b428 <__kernel_rem_pio2f+0x3b8>
 800b454:	ab5a      	add	r3, sp, #360	@ 0x168
 800b456:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800b45a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800b45e:	3f01      	subs	r7, #1
 800b460:	e731      	b.n	800b2c6 <__kernel_rem_pio2f+0x256>
 800b462:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800b464:	2b02      	cmp	r3, #2
 800b466:	dc07      	bgt.n	800b478 <__kernel_rem_pio2f+0x408>
 800b468:	2b00      	cmp	r3, #0
 800b46a:	dc4e      	bgt.n	800b50a <__kernel_rem_pio2f+0x49a>
 800b46c:	d02e      	beq.n	800b4cc <__kernel_rem_pio2f+0x45c>
 800b46e:	f006 0007 	and.w	r0, r6, #7
 800b472:	b05b      	add	sp, #364	@ 0x16c
 800b474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b478:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800b47a:	2b03      	cmp	r3, #3
 800b47c:	d1f7      	bne.n	800b46e <__kernel_rem_pio2f+0x3fe>
 800b47e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800b482:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800b486:	46b8      	mov	r8, r7
 800b488:	46a2      	mov	sl, r4
 800b48a:	f1ba 0f00 	cmp.w	sl, #0
 800b48e:	dc49      	bgt.n	800b524 <__kernel_rem_pio2f+0x4b4>
 800b490:	46a1      	mov	r9, r4
 800b492:	f1b9 0f01 	cmp.w	r9, #1
 800b496:	dc60      	bgt.n	800b55a <__kernel_rem_pio2f+0x4ea>
 800b498:	2000      	movs	r0, #0
 800b49a:	2c01      	cmp	r4, #1
 800b49c:	dc76      	bgt.n	800b58c <__kernel_rem_pio2f+0x51c>
 800b49e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800b4a0:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800b4a2:	2d00      	cmp	r5, #0
 800b4a4:	d178      	bne.n	800b598 <__kernel_rem_pio2f+0x528>
 800b4a6:	9900      	ldr	r1, [sp, #0]
 800b4a8:	600a      	str	r2, [r1, #0]
 800b4aa:	460a      	mov	r2, r1
 800b4ac:	604b      	str	r3, [r1, #4]
 800b4ae:	6090      	str	r0, [r2, #8]
 800b4b0:	e7dd      	b.n	800b46e <__kernel_rem_pio2f+0x3fe>
 800b4b2:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800b4b6:	f7f5 fb5d 	bl	8000b74 <__addsf3>
 800b4ba:	3c01      	subs	r4, #1
 800b4bc:	2c00      	cmp	r4, #0
 800b4be:	daf8      	bge.n	800b4b2 <__kernel_rem_pio2f+0x442>
 800b4c0:	b10d      	cbz	r5, 800b4c6 <__kernel_rem_pio2f+0x456>
 800b4c2:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800b4c6:	9b00      	ldr	r3, [sp, #0]
 800b4c8:	6018      	str	r0, [r3, #0]
 800b4ca:	e7d0      	b.n	800b46e <__kernel_rem_pio2f+0x3fe>
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	af32      	add	r7, sp, #200	@ 0xc8
 800b4d0:	e7f4      	b.n	800b4bc <__kernel_rem_pio2f+0x44c>
 800b4d2:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800b4d6:	f7f5 fb4d 	bl	8000b74 <__addsf3>
 800b4da:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4de:	f1b8 0f00 	cmp.w	r8, #0
 800b4e2:	daf6      	bge.n	800b4d2 <__kernel_rem_pio2f+0x462>
 800b4e4:	b1ad      	cbz	r5, 800b512 <__kernel_rem_pio2f+0x4a2>
 800b4e6:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 800b4ea:	9a00      	ldr	r2, [sp, #0]
 800b4ec:	4601      	mov	r1, r0
 800b4ee:	6013      	str	r3, [r2, #0]
 800b4f0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800b4f2:	f7f5 fb3d 	bl	8000b70 <__aeabi_fsub>
 800b4f6:	f04f 0801 	mov.w	r8, #1
 800b4fa:	4544      	cmp	r4, r8
 800b4fc:	da0b      	bge.n	800b516 <__kernel_rem_pio2f+0x4a6>
 800b4fe:	b10d      	cbz	r5, 800b504 <__kernel_rem_pio2f+0x494>
 800b500:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800b504:	9b00      	ldr	r3, [sp, #0]
 800b506:	6058      	str	r0, [r3, #4]
 800b508:	e7b1      	b.n	800b46e <__kernel_rem_pio2f+0x3fe>
 800b50a:	46a0      	mov	r8, r4
 800b50c:	2000      	movs	r0, #0
 800b50e:	af32      	add	r7, sp, #200	@ 0xc8
 800b510:	e7e5      	b.n	800b4de <__kernel_rem_pio2f+0x46e>
 800b512:	4603      	mov	r3, r0
 800b514:	e7e9      	b.n	800b4ea <__kernel_rem_pio2f+0x47a>
 800b516:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800b51a:	f7f5 fb2b 	bl	8000b74 <__addsf3>
 800b51e:	f108 0801 	add.w	r8, r8, #1
 800b522:	e7ea      	b.n	800b4fa <__kernel_rem_pio2f+0x48a>
 800b524:	f8d8 3000 	ldr.w	r3, [r8]
 800b528:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b52c:	4619      	mov	r1, r3
 800b52e:	4610      	mov	r0, r2
 800b530:	9302      	str	r3, [sp, #8]
 800b532:	9201      	str	r2, [sp, #4]
 800b534:	f7f5 fb1e 	bl	8000b74 <__addsf3>
 800b538:	9a01      	ldr	r2, [sp, #4]
 800b53a:	4601      	mov	r1, r0
 800b53c:	4681      	mov	r9, r0
 800b53e:	4610      	mov	r0, r2
 800b540:	f7f5 fb16 	bl	8000b70 <__aeabi_fsub>
 800b544:	9b02      	ldr	r3, [sp, #8]
 800b546:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b54a:	4619      	mov	r1, r3
 800b54c:	f7f5 fb12 	bl	8000b74 <__addsf3>
 800b550:	f848 0904 	str.w	r0, [r8], #-4
 800b554:	f8c8 9000 	str.w	r9, [r8]
 800b558:	e797      	b.n	800b48a <__kernel_rem_pio2f+0x41a>
 800b55a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800b55e:	f8d7 a000 	ldr.w	sl, [r7]
 800b562:	4618      	mov	r0, r3
 800b564:	4651      	mov	r1, sl
 800b566:	9301      	str	r3, [sp, #4]
 800b568:	f7f5 fb04 	bl	8000b74 <__addsf3>
 800b56c:	9b01      	ldr	r3, [sp, #4]
 800b56e:	4601      	mov	r1, r0
 800b570:	4680      	mov	r8, r0
 800b572:	4618      	mov	r0, r3
 800b574:	f7f5 fafc 	bl	8000b70 <__aeabi_fsub>
 800b578:	4651      	mov	r1, sl
 800b57a:	f7f5 fafb 	bl	8000b74 <__addsf3>
 800b57e:	f847 0904 	str.w	r0, [r7], #-4
 800b582:	f109 39ff 	add.w	r9, r9, #4294967295
 800b586:	f8c7 8000 	str.w	r8, [r7]
 800b58a:	e782      	b.n	800b492 <__kernel_rem_pio2f+0x422>
 800b58c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800b590:	f7f5 faf0 	bl	8000b74 <__addsf3>
 800b594:	3c01      	subs	r4, #1
 800b596:	e780      	b.n	800b49a <__kernel_rem_pio2f+0x42a>
 800b598:	9900      	ldr	r1, [sp, #0]
 800b59a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800b59e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b5a2:	600a      	str	r2, [r1, #0]
 800b5a4:	604b      	str	r3, [r1, #4]
 800b5a6:	460a      	mov	r2, r1
 800b5a8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800b5ac:	e77f      	b.n	800b4ae <__kernel_rem_pio2f+0x43e>
 800b5ae:	bf00      	nop

0800b5b0 <scalbnf>:
 800b5b0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800b5b4:	b538      	push	{r3, r4, r5, lr}
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	460d      	mov	r5, r1
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	d02e      	beq.n	800b61c <scalbnf+0x6c>
 800b5be:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b5c2:	d304      	bcc.n	800b5ce <scalbnf+0x1e>
 800b5c4:	4601      	mov	r1, r0
 800b5c6:	f7f5 fad5 	bl	8000b74 <__addsf3>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	e026      	b.n	800b61c <scalbnf+0x6c>
 800b5ce:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800b5d2:	d118      	bne.n	800b606 <scalbnf+0x56>
 800b5d4:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800b5d8:	f7f5 fbd4 	bl	8000d84 <__aeabi_fmul>
 800b5dc:	4a17      	ldr	r2, [pc, #92]	@ (800b63c <scalbnf+0x8c>)
 800b5de:	4603      	mov	r3, r0
 800b5e0:	4295      	cmp	r5, r2
 800b5e2:	db0c      	blt.n	800b5fe <scalbnf+0x4e>
 800b5e4:	4604      	mov	r4, r0
 800b5e6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b5ea:	3a19      	subs	r2, #25
 800b5ec:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b5f0:	428d      	cmp	r5, r1
 800b5f2:	dd0a      	ble.n	800b60a <scalbnf+0x5a>
 800b5f4:	4912      	ldr	r1, [pc, #72]	@ (800b640 <scalbnf+0x90>)
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f361 001e 	bfi	r0, r1, #0, #31
 800b5fc:	e000      	b.n	800b600 <scalbnf+0x50>
 800b5fe:	4911      	ldr	r1, [pc, #68]	@ (800b644 <scalbnf+0x94>)
 800b600:	f7f5 fbc0 	bl	8000d84 <__aeabi_fmul>
 800b604:	e7e1      	b.n	800b5ca <scalbnf+0x1a>
 800b606:	0dd2      	lsrs	r2, r2, #23
 800b608:	e7f0      	b.n	800b5ec <scalbnf+0x3c>
 800b60a:	1951      	adds	r1, r2, r5
 800b60c:	29fe      	cmp	r1, #254	@ 0xfe
 800b60e:	dcf1      	bgt.n	800b5f4 <scalbnf+0x44>
 800b610:	2900      	cmp	r1, #0
 800b612:	dd05      	ble.n	800b620 <scalbnf+0x70>
 800b614:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800b618:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800b61c:	4618      	mov	r0, r3
 800b61e:	bd38      	pop	{r3, r4, r5, pc}
 800b620:	f111 0f16 	cmn.w	r1, #22
 800b624:	da01      	bge.n	800b62a <scalbnf+0x7a>
 800b626:	4907      	ldr	r1, [pc, #28]	@ (800b644 <scalbnf+0x94>)
 800b628:	e7e5      	b.n	800b5f6 <scalbnf+0x46>
 800b62a:	f101 0019 	add.w	r0, r1, #25
 800b62e:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800b632:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800b636:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800b63a:	e7e1      	b.n	800b600 <scalbnf+0x50>
 800b63c:	ffff3cb0 	.word	0xffff3cb0
 800b640:	7149f2ca 	.word	0x7149f2ca
 800b644:	0da24260 	.word	0x0da24260

0800b648 <floorf>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800b64e:	3d7f      	subs	r5, #127	@ 0x7f
 800b650:	2d16      	cmp	r5, #22
 800b652:	4601      	mov	r1, r0
 800b654:	4604      	mov	r4, r0
 800b656:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800b65a:	dc26      	bgt.n	800b6aa <floorf+0x62>
 800b65c:	2d00      	cmp	r5, #0
 800b65e:	da0f      	bge.n	800b680 <floorf+0x38>
 800b660:	4917      	ldr	r1, [pc, #92]	@ (800b6c0 <floorf+0x78>)
 800b662:	f7f5 fa87 	bl	8000b74 <__addsf3>
 800b666:	2100      	movs	r1, #0
 800b668:	f7f5 fd48 	bl	80010fc <__aeabi_fcmpgt>
 800b66c:	b130      	cbz	r0, 800b67c <floorf+0x34>
 800b66e:	2c00      	cmp	r4, #0
 800b670:	da23      	bge.n	800b6ba <floorf+0x72>
 800b672:	2e00      	cmp	r6, #0
 800b674:	4c13      	ldr	r4, [pc, #76]	@ (800b6c4 <floorf+0x7c>)
 800b676:	bf08      	it	eq
 800b678:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b67c:	4621      	mov	r1, r4
 800b67e:	e01a      	b.n	800b6b6 <floorf+0x6e>
 800b680:	4e11      	ldr	r6, [pc, #68]	@ (800b6c8 <floorf+0x80>)
 800b682:	412e      	asrs	r6, r5
 800b684:	4230      	tst	r0, r6
 800b686:	d016      	beq.n	800b6b6 <floorf+0x6e>
 800b688:	490d      	ldr	r1, [pc, #52]	@ (800b6c0 <floorf+0x78>)
 800b68a:	f7f5 fa73 	bl	8000b74 <__addsf3>
 800b68e:	2100      	movs	r1, #0
 800b690:	f7f5 fd34 	bl	80010fc <__aeabi_fcmpgt>
 800b694:	2800      	cmp	r0, #0
 800b696:	d0f1      	beq.n	800b67c <floorf+0x34>
 800b698:	2c00      	cmp	r4, #0
 800b69a:	bfbe      	ittt	lt
 800b69c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 800b6a0:	412b      	asrlt	r3, r5
 800b6a2:	18e4      	addlt	r4, r4, r3
 800b6a4:	ea24 0406 	bic.w	r4, r4, r6
 800b6a8:	e7e8      	b.n	800b67c <floorf+0x34>
 800b6aa:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800b6ae:	d302      	bcc.n	800b6b6 <floorf+0x6e>
 800b6b0:	f7f5 fa60 	bl	8000b74 <__addsf3>
 800b6b4:	4601      	mov	r1, r0
 800b6b6:	4608      	mov	r0, r1
 800b6b8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ba:	2400      	movs	r4, #0
 800b6bc:	e7de      	b.n	800b67c <floorf+0x34>
 800b6be:	bf00      	nop
 800b6c0:	7149f2ca 	.word	0x7149f2ca
 800b6c4:	bf800000 	.word	0xbf800000
 800b6c8:	007fffff 	.word	0x007fffff

0800b6cc <_init>:
 800b6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ce:	bf00      	nop
 800b6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6d2:	bc08      	pop	{r3}
 800b6d4:	469e      	mov	lr, r3
 800b6d6:	4770      	bx	lr

0800b6d8 <_fini>:
 800b6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6da:	bf00      	nop
 800b6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6de:	bc08      	pop	{r3}
 800b6e0:	469e      	mov	lr, r3
 800b6e2:	4770      	bx	lr
