<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>17.020</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>259845</Best-caseLatency>
<Average-caseLatency>259845</Average-caseLatency>
<Worst-caseLatency>259845</Worst-caseLatency>
<Best-caseRealTimeLatency>5.197 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.197 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.197 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>259846</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<SaveFilterLOOP>
<Name>SaveFilterLOOP</Name>
<TripCount>135</TripCount>
<Latency>135</Latency>
<AbsoluteTimeLatency>2.700 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</SaveFilterLOOP>
<SaveMapLOOP>
<Name>SaveMapLOOP</Name>
<TripCount>45</TripCount>
<Latency>45</Latency>
<AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</SaveMapLOOP>
<OutYLOOP>
<Name>OutYLOOP</Name>
<TripCount>5</TripCount>
<Latency>259660</Latency>
<AbsoluteTimeLatency>5.193 ms</AbsoluteTimeLatency>
<IterationLatency>51932</IterationLatency>
<PipelineDepth>51932</PipelineDepth>
<OutXLOOP>
<Name>OutXLOOP</Name>
<TripCount>5</TripCount>
<Latency>51930</Latency>
<AbsoluteTimeLatency>1.039 ms</AbsoluteTimeLatency>
<IterationLatency>10386</IterationLatency>
<PipelineDepth>10386</PipelineDepth>
<FilterLOOP>
<Name>FilterLOOP</Name>
<TripCount>2</TripCount>
<Latency>10384</Latency>
<AbsoluteTimeLatency>0.208 ms</AbsoluteTimeLatency>
<IterationLatency>5192</IterationLatency>
<PipelineDepth>5192</PipelineDepth>
<KernelYLOOP>
<Name>KernelYLOOP</Name>
<TripCount>3</TripCount>
<Latency>5190</Latency>
<AbsoluteTimeLatency>0.104 ms</AbsoluteTimeLatency>
<IterationLatency>1730</IterationLatency>
<PipelineDepth>1730</PipelineDepth>
<KernelXLOOP>
<Name>KernelXLOOP</Name>
<TripCount>3</TripCount>
<Latency>1728</Latency>
<AbsoluteTimeLatency>34.560 us</AbsoluteTimeLatency>
<IterationLatency>576</IterationLatency>
<PipelineDepth>576</PipelineDepth>
<ChannelLOOP>
<Name>ChannelLOOP</Name>
<TripCount>2</TripCount>
<Latency>573</Latency>
<AbsoluteTimeLatency>11.460 us</AbsoluteTimeLatency>
<PipelineII>193</PipelineII>
<PipelineDepth>194</PipelineDepth>
</ChannelLOOP>
</KernelXLOOP>
</KernelYLOOP>
</FilterLOOP>
</OutXLOOP>
</OutYLOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>32</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>14</UTIL_DSP>
<FF>27528</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>25</UTIL_FF>
<LUT>42249</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>79</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>strm_in_TDATA</name>
<Object>strm_in_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TVALID</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TREADY</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TLAST</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TKEEP</name>
<Object>strm_in_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TSTRB</name>
<Object>strm_in_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TDATA</name>
<Object>strm_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TVALID</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TREADY</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TLAST</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TKEEP</name>
<Object>strm_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TSTRB</name>
<Object>strm_out_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>filterN</name>
<Object>filterN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelN</name>
<Object>kernelN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelSize</name>
<Object>kernelSize</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeX</name>
<Object>mapSizeX</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeY</name>
<Object>mapSizeY</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>relu</name>
<Object>relu</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
