HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s_sys_top
Implementation;Synthesis|| CD434 ||@W:Signal stxs_oen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(79);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/79||spi_chanctrl.vhd(915);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/915
Implementation;Synthesis|| CD638 ||@W:Signal resetn_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(80);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/80||spi_chanctrl.vhd(252);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/252
Implementation;Synthesis|| CD638 ||@W:Signal resetn_rx_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(81);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/81||spi_chanctrl.vhd(253);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/253
Implementation;Synthesis|| CD638 ||@W:Signal stxs_txready_at_ssel_temp is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(82);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/82||spi_chanctrl.vhd(259);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(87);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/87||spi_chanctrl.vhd(1008);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/1008
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen_10. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(88);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/88||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(89);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/89||spi_chanctrl.vhd(784);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/784
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(90);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/90||spi_chanctrl.vhd(766);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/766
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(91);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/91||spi_chanctrl.vhd(766);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/766
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 3 of msrxp_frames_5(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s_sys_top.srr(92);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/92||spi_chanctrl.vhd(1188);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/1188
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 15 to 8 of spi_clk_count_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s_sys_top.srr(93);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/93||spi_chanctrl.vhd(292);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/292
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit control2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(100);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/100||spi_rf.vhd(106);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/106
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of control2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(101);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/101||spi_rf.vhd(106);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/106
Implementation;Synthesis|| CD434 ||@W:Signal stxs_oen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(111);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/111||spi_chanctrl.vhd(915);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/915
Implementation;Synthesis|| CD638 ||@W:Signal resetn_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(112);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/112||spi_chanctrl.vhd(252);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/252
Implementation;Synthesis|| CD638 ||@W:Signal resetn_rx_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(113);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/113||spi_chanctrl.vhd(253);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/253
Implementation;Synthesis|| CD638 ||@W:Signal stxs_txready_at_ssel_temp is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(114);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/114||spi_chanctrl.vhd(259);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(116);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/116||spi_chanctrl.vhd(1008);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/1008
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen_10. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(117);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/117||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(118);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/118||spi_chanctrl.vhd(784);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/784
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(119);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/119||spi_chanctrl.vhd(766);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/766
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(120);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/120||spi_chanctrl.vhd(766);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/766
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 3 of msrxp_frames_5(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s_sys_top.srr(121);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/121||spi_chanctrl.vhd(1188);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/1188
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 15 to 8 of spi_clk_count_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s_sys_top.srr(122);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/122||spi_chanctrl.vhd(292);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/292
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit control2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(125);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/125||spi_rf.vhd(106);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/106
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of control2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(126);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/126||spi_rf.vhd(106);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/106
Implementation;Synthesis|| CD638 ||@W:Signal cuartilll is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/135||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis|| CD434 ||@W:Signal cuartooi in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(137);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/137||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD434 ||@W:Signal cuartio1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(138);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/138||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element CUARTO01i. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(149);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/149||Rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARToil0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(153);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/153||Tx_async.vhd(118);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/118
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARToil0. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(154);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/154||Tx_async.vhd(118);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal cuartli is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(156);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/156||Clock_gen.vhd(36);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd'/linenumber/36
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTli0_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(159);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/159||CoreUART.vhd(440);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/440
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTII1_5. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(160);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/160||CoreUART.vhd(416);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTOOI_5(7 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(161);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/161||CoreUART.vhd(402);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/402
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTo01_4(1 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(162);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/162||CoreUART.vhd(368);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/368
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTol0_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(163);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/163||CoreUART.vhd(353);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/353
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTll0_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(164);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/164||CoreUART.vhd(353);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/353
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTo1i_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(165);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/165||CoreUART.vhd(338);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/338
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTL1I_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(166);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/166||CoreUART.vhd(338);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/338
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTOII_4. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(167);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/167||CoreUART.vhd(246);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/246
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal CUARTILLL is floating -- simulation mismatch possible.||m2s_sys_top.srr(169);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/169||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal CUARTILLL is floating -- simulation mismatch possible.||m2s_sys_top.srr(170);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/170||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal CUARTILLL is floating -- simulation mismatch possible.||m2s_sys_top.srr(171);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/171||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(220);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/220||coregpio.vhd(969);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/969
Implementation;Synthesis|| CD638 ||@W:Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(221);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/221||coregpio.vhd(373);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/373
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s_sys_top.srr(266);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/266||coregpio.vhd(969);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/969
Implementation;Synthesis|| CD638 ||@W:Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(267);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/267||coregpio.vhd(373);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/373
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s_sys_top.srr(273);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/273||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s_sys_top.srr(293);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/293||ddr_mss_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||m2s_sys_top.srr(294);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/294||ddr_mss_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s_sys_top.srr(295);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/295||ddr_mss_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s_sys_top.srr(296);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/296||ddr_mss_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s_sys_top.srr(297);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/297||ddr_mss_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CL168 ||@W:Removing instance I_XTLOSC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s_sys_top.srr(298);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/298||ddr_mss_sb_FABOSC_0_OSC.vhd(66);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd'/linenumber/66
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(315);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/315||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(316);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/316||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(317);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/317||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(318);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/318||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(319);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/319||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(320);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/320||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(321);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/321||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(322);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/322||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(323);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/323||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(324);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/324||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(325);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/325||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(326);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/326||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(327);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/327||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(328);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/328||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(329);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/329||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(330);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/330||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(331);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/331||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(332);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/332||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(333);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/333||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(334);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/334||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(335);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/335||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(336);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/336||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(337);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/337||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(338);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/338||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(339);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/339||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(340);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/340||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||m2s_sys_top.srr(341);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/341||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(361);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/361||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(362);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/362||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(363);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/363||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_sys_top.srr(364);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/364||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL246 ||@W:Input port bits 27 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(422);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/422||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(457);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/457||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(459);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/459||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(480);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/480||CoreUARTapb.vhd(29);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/29
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(488);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/488||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(489);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/489||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(490);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/490||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(491);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/491||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(6 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(503);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/503||spi.vhd(49);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi.vhd'/linenumber/49
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of wrdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(504);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/504||spi_rf.vhd(47);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/47
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(517);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/517||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(518);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/518||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(519);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/519||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_sys_top.srr(520);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/520||spi_chanctrl.vhd(800);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/800
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(6 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s_sys_top.srr(532);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/532||spi.vhd(49);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi.vhd'/linenumber/49
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(603);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/603||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(604);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/604||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(605);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/605||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(606);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/606||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(607);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/607||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(608);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/608||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(609);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/609||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(610);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/610||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(611);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/611||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(612);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/612||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(613);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/613||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(614);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/614||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(615);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/615||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(616);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/616||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(617);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/617||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s_sys_top.srr(618);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/618||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top_cck.rpt" .||m2s_sys_top.srr(787);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/787||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(827);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/827||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(828);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/828||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(829);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/829||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(830);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/830||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(831);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/831||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(832);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/832||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(833);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/833||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(834);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/834||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(835);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/835||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[7] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(840);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/840||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[6] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(841);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/841||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[5] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(842);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/842||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[4] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(843);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/843||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[3] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(844);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/844||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[2] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(845);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/845||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[7] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(846);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/846||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[6] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(847);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/847||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[5] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(848);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/848||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[4] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(849);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/849||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[3] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(850);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/850||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[2] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(851);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/851||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[7] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(852);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/852||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[6] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(853);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/853||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[5] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(854);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/854||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[4] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(855);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/855||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[3] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(856);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/856||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[2] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(857);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/857||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[1] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(858);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/858||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_neg[0] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(859);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/859||coregpio.vhd(583);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/583
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[7] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(860);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/860||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[6] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(861);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/861||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[5] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(862);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/862||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[4] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(863);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/863||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[3] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(864);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/864||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[2] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(865);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/865||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[1] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(866);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/866||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| MO160 ||@W:Register bit edge_pos[0] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(867);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/867||coregpio.vhd(556);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/556
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_9[6:1] (in view: work.User_Interfaces(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||m2s_sys_top.srr(868);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/868||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreapb3\4.2.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_9[6:1] (in view: work.User_Interfaces(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||m2s_sys_top.srr(869);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/869||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreapb3\4.2.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(896);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/896||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(897);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/897||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(898);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/898||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(899);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/899||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(900);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/900||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(901);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/901||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(902);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/902||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(903);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/903||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(904);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/904||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(905);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/905||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(906);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/906||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(907);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/907||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(908);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/908||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_sys_top.srr(909);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/909||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| BN132 ||@W:Removing instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[18] because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_sys_top.srr(910);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/910||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| FX107 ||@W:RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_sys_top.srr(922);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/922||coregpio.vhd(523);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/523
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_sys_top.srr(963);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/963||spi_fifo.vhd(84);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\corespi\5.2.104\rtl\vhdl\core\spi_fifo.vhd'/linenumber/84
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo_0(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_sys_top.srr(964);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/964||spi_fifo.vhd(84);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\corespi\5.2.104\rtl\vhdl\core\spi_fifo.vhd'/linenumber/84
Implementation;Synthesis|| FX107 ||@W:RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_sys_top.srr(986);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/986||coregpio.vhd(523);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd'/linenumber/523
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s_sys_top.srr(1104);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1104||ddr_mss_sb_ccc_0_fccc.vhd(119);liberoaction://cross_probe/hdl/file/'c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\ccc_0\ddr_mss_sb_ccc_0_fccc.vhd'/linenumber/119
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_sys_top.srr(1495);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1495||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc'/linenumber/13
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MSS_HPMS_READY_int m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_sys_top.srr(1496);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1496||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc'/linenumber/14
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_sys_top.srr(1497);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1497||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc'/linenumber/16
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_sys_top.srr(1498);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1498||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc'/linenumber/17
Implementation;Synthesis|| MT443 ||@W:Timing constraint (through [get_nets { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_sys_top.srr(1499);liberoaction://cross_probe/hdl/file/'C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr'/linenumber/1499||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc'/linenumber/18
Implementation;Place and Route;RootName:m2s_sys_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||m2s_sys_top_layout_log.log;liberoaction://open_report/file/m2s_sys_top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s_sys_top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s_sys_top_generateBitstream.log;liberoaction://open_report/file/m2s_sys_top_generateBitstream.log||(null);(null)
