
Starting:    C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\win64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
Date:        Sat Feb 14 00:36:59 2015
Version:     I-2014.03M-SP1

Arguments:   -product synplify_pro  -licensetype synplifypro_actel -batch -log synplify.log Lab3_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr"



Running Lab3_syn|synthesis


Running: Compile on Lab3_syn|synthesis


Running: Compile Process on Lab3_syn|synthesis


Running: Compile Input on Lab3_syn|synthesis

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_comp.srs to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srs


compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:02s


Running: Multi-srs Generator on Lab3_syn|synthesis

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_comp.srs to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_mult.srs to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srs

Complete: Compile Process on Lab3_syn|synthesis


Running: Pre-mapping on Lab3_syn|synthesis

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.sap to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_s.sap

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.fse to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_s.fse


premap Completed
Return Code: 0
Run Time:0h:00m:01s

Complete: Compile on Lab3_syn|synthesis


Running: Map on Lab3_syn|synthesis


Running: Map & Optimize on Lab3_syn|synthesis

Copied C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_m.srm to C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Map on Lab3_syn|synthesis

Complete: Logic Synthesis on Lab3_syn|synthesis

TCL script complete: "Lab3_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

