// Seed: 2560986800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(negedge id_3) 1'b0)
  else $display(id_9);
endmodule
module module_1;
  tri0 id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_2 = 1'd0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  genvar id_3;
  module_0(
      id_3, id_2, id_1, id_1, id_3, id_1, id_3, id_3
  );
endmodule
