stc
cache
htc
fetch
instructions
instruction
trace
branch
cfa
miss
branches
xblast
codes
traces
blocks
postgres
fipa
misprediction
btb
subroutine
apsi
reordering
sequentiality
ijpeg
layout
core
fetched
josep
torrellas
vortex
workloads
exec
reordered
fipc
postgresql
mgrid
breaks
block
profile
popular
gcc
seed
predictor
reorder
bb
pettis
branchrep
execrep
unconditional
locality
indirect
misses
code
benchmark
caches
threshold
loops
rate
sequences
hardware
conditional
alone
arcade
cpa
benchmarks
seeds
cycle
buffer
contiguous
executed
inlining
percentage
consecutive
ras
perl
transitions
prediction
optimizations
aggressive
loop
fpppp
applu
pey
larriba
superscalars
irez
gag
compile
pc
thresholds
target
hansen
base
training
secondary
compress
fp
pq
predicted
break
fill
unused
fetching
proportion
breaking
mispredictions
bench
spec
unit
width
replication
discarded
references
coloring
targets
replicated
workload
crossing
reserved
processor
wasting
pen
len
calls
jumps
cycles
unrolling
floating
penalty
bp
barely
jump
interleaved
fall
transfers
offered
meanwhile
chains
conflicts
outgoing
layouts
seq
raising
speculative
collapsing
hit
reductions
optimize
penalties
decode
offer
behave
trying
stops
temporal
double
mapping
address
software
frequently
weight
throughput
optimizes
simulation
frequent
determinism
outcomes
stream
passes
alex
mispr
ecuted
aptind
xavi
basic blocks
fetch unit
trace cache
basic block
cache miss
instruction cache
miss rate
core fetch
base 7
base 6
sequence breaks
branch misprediction
software trace
instruction fetch
conditional branches
instructions per
per access
branch threshold
code reordering
subroutine calls
branch prediction
code layout
integer codes
branch predictor
htc alone
popular traces
useful instructions
hardware trace
pc relative
cfa size
per cycle
better results
cache lines
taken branches
code sequences
execution path
large codes
misprediction rate
exec threshold
codes like
code sequentiality
fill buffer
fetch mechanism
double size
fetched instructions
performance limit
loop basic
prediction accuracy
cache line
code replication
unconditional branches
consecutive instructions
profile information
execution sequences
instructions executed
memory positions
reordering technique
pettis hansen
fetched ffl
loop branches
sequential fetch
subroutine call
cache htc
size alone
predictor throughput
reordered code
unused basic
fixed way
small htc
popular sequences
trace building
indirect jumps
dynamic references
base 11
block transitions
address cache
execution core
fixed behavior
base 13
branch address
consecutive basic
blocks executed
cache stc
execution paths
fetch address
high instruction
rate reduction
josep torrellas
fetch performance
cache misses
sequentially executed
cache miss rate
core fetch unit
software trace cache
instruction cache miss
hardware trace cache
similar or better
branch prediction accuracy
fetched instructions per
cache t cache
instructions per access
loop basic blocks
branch misprediction rate
number of fetched
instructions per cycle
number of instructions
consecutive basic blocks
branch address cache
cache i cache
double size alone
miss rate reduction
percentage of sequence
break the execution
basic blocks executed
branch predictor throughput
running the training
unused basic blocks
htc of double
basic block transitions
code reordering technique
percentage of basic
trace cache htc
consecutive instructions executed
sequential fetch unit
trace cache stc
sequences of basic
basic block size
instruction cache misses
number of useful
number of consecutive
basic block reordering
breaks seq len
start a secondary
sequence breaking bb
per cycle obtained
pc relative unconditional
base 11 7
sequentially executed basic
instruction cache hit
cache line coloring
torrellas et al
floating point codes
main execution path
number of sequence
reorder the basic
access we also
