TimeQuest Timing Analyzer report for part2
Wed Oct 10 14:18:35 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[2]'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Hold: 'KEY[1]'
 14. Slow Model Hold: 'KEY[2]'
 15. Slow Model Minimum Pulse Width: 'KEY[1]'
 16. Slow Model Minimum Pulse Width: 'KEY[2]'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'KEY[2]'
 25. Fast Model Setup: 'KEY[1]'
 26. Fast Model Hold: 'KEY[1]'
 27. Fast Model Hold: 'KEY[2]'
 28. Fast Model Minimum Pulse Width: 'KEY[1]'
 29. Fast Model Minimum Pulse Width: 'KEY[2]'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; part2                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] } ;
; KEY[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[2] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 95.31 MHz  ; 95.31 MHz       ; KEY[2]     ;                                                       ;
; 280.58 MHz ; 216.08 MHz      ; KEY[1]     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -9.492 ; -731.748      ;
; KEY[1] ; -2.564 ; -25.959       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.445 ; 0.000         ;
; KEY[2] ; 0.445 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.814 ; -58.371              ;
; KEY[2] ; -1.469 ; -127.335             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -9.492 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 11.152     ;
; -9.412 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 11.072     ;
; -9.238 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.898     ;
; -9.207 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.576     ;
; -9.158 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.818     ;
; -9.127 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.496     ;
; -9.090 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 10.456     ;
; -9.078 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.738     ;
; -9.010 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 10.376     ;
; -8.998 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.658     ;
; -8.953 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.322     ;
; -8.953 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.322     ;
; -8.918 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.578     ;
; -8.873 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.242     ;
; -8.873 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.242     ;
; -8.836 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 10.202     ;
; -8.793 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.162     ;
; -8.763 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.132     ;
; -8.756 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 10.122     ;
; -8.713 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.082     ;
; -8.699 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.068     ;
; -8.683 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.052     ;
; -8.676 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 10.042     ;
; -8.635 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.004     ;
; -8.633 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 10.002     ;
; -8.619 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.988      ;
; -8.596 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.962      ;
; -8.559 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.636      ; 10.233     ;
; -8.556 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.634      ; 10.228     ;
; -8.555 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.632      ; 10.225     ;
; -8.555 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.924      ;
; -8.551 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 10.211     ;
; -8.539 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.908      ;
; -8.534 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.900      ;
; -8.516 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.882      ;
; -8.509 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.878      ;
; -8.474 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.653      ; 10.165     ;
; -8.470 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.654      ; 10.162     ;
; -8.469 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.627      ; 10.134     ;
; -8.468 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.627      ; 10.133     ;
; -8.459 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.828      ;
; -8.454 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.820      ;
; -8.438 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.654      ; 10.130     ;
; -8.429 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.798      ;
; -8.404 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.773      ;
; -8.390 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 10.053     ;
; -8.381 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.750      ;
; -8.379 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.748      ;
; -8.349 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.718      ;
; -8.324 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.693      ;
; -8.310 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 9.973      ;
; -8.302 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.671      ;
; -8.301 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.670      ;
; -8.293 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 9.956      ;
; -8.280 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.646      ;
; -8.274 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.345      ; 9.657      ;
; -8.271 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.343      ; 9.652      ;
; -8.270 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.341      ; 9.649      ;
; -8.269 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.638      ;
; -8.266 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.635      ;
; -8.261 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.633      ; 9.932      ;
; -8.258 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.627      ;
; -8.235 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_6|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.640      ; 9.913      ;
; -8.222 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.591      ;
; -8.221 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.590      ;
; -8.213 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 9.876      ;
; -8.203 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.706      ; 9.947      ;
; -8.200 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.566      ;
; -8.199 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.707      ; 9.944      ;
; -8.189 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.558      ;
; -8.189 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.362      ; 9.589      ;
; -8.185 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.363      ; 9.586      ;
; -8.184 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.336      ; 9.558      ;
; -8.183 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.336      ; 9.557      ;
; -8.178 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.547      ;
; -8.157 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.342      ; 9.537      ;
; -8.154 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.340      ; 9.532      ;
; -8.153 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.338      ; 9.529      ;
; -8.153 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.363      ; 9.554      ;
; -8.150 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.519      ;
; -8.149 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.515      ;
; -8.141 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.510      ;
; -8.136 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 9.799      ;
; -8.132 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.666      ; 9.836      ;
; -8.120 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 9.486      ;
; -8.117 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.706      ; 9.861      ;
; -8.114 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.622      ; 9.774      ;
; -8.097 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.653      ; 9.788      ;
; -8.087 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.654      ; 9.779      ;
; -8.085 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.706      ; 9.829      ;
; -8.078 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.641      ; 9.757      ;
; -8.072 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.359      ; 9.469      ;
; -8.070 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.439      ;
; -8.068 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.360      ; 9.466      ;
; -8.067 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.333      ; 9.438      ;
; -8.066 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_2|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.691      ; 9.795      ;
; -8.066 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.333      ; 9.437      ;
; -8.063 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.706      ; 9.807      ;
; -8.061 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.331      ; 9.430      ;
; -8.056 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.625      ; 9.719      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -0.942 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.980      ;
; -0.907 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.945      ;
; -0.862 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.900      ;
; -0.833 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.871      ;
; -0.827 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.865      ;
; -0.753 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.791      ;
; -0.688 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.726      ;
; -0.687 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.725      ;
; -0.653 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.691      ;
; -0.257 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.295      ;
; -0.254 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.292      ;
; -0.221 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.259      ;
; -0.220 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.258      ;
; -0.134 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.355      ; 1.449      ;
; 0.132  ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.906      ;
; 0.169  ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.355      ; 1.146      ;
; 0.174  ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.355      ; 1.141      ;
; 0.185  ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.355      ; 1.130      ;
; 0.187  ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.355      ; 1.128      ;
; 0.307  ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.731      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.523 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.355      ; 1.128      ;
; 0.525 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.355      ; 1.130      ;
; 0.536 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.355      ; 1.141      ;
; 0.541 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.355      ; 1.146      ;
; 0.620 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.844 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.355      ; 1.449      ;
; 0.972 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.259      ;
; 1.006 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.292      ;
; 1.009 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.295      ;
; 1.405 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.691      ;
; 1.439 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.725      ;
; 1.440 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.726      ;
; 1.505 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.791      ;
; 1.579 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.865      ;
; 1.585 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.871      ;
; 1.614 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.900      ;
; 1.659 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.945      ;
; 1.694 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.980      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[2]'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.731      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.042 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.291      ; 1.619      ;
; 1.181 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.294     ; 1.173      ;
; 1.181 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.294     ; 1.173      ;
; 1.210 ; proc:processor|regn:reg_A|Q[8]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 1.482      ;
; 1.255 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.541      ;
; 1.302 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.588      ;
; 1.304 ; proc:processor|regn:reg_2|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.590      ;
; 1.369 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.294     ; 1.361      ;
; 1.372 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.294     ; 1.364      ;
; 1.380 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.565      ; 2.231      ;
; 1.380 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.565      ; 2.231      ;
; 1.485 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 1.757      ;
; 1.496 ; proc:processor|regn:reg_3|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.020     ; 1.762      ;
; 1.501 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.291     ; 1.496      ;
; 1.522 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.294      ; 2.102      ;
; 1.534 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.291     ; 1.529      ;
; 1.551 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.027     ; 1.810      ;
; 1.583 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 1.855      ;
; 1.592 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 1.864      ;
; 1.606 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 1.881      ;
; 1.612 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.635      ; 2.533      ;
; 1.612 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.635      ; 2.533      ;
; 1.612 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.635      ; 2.533      ;
; 1.612 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.635      ; 2.533      ;
; 1.626 ; proc:processor|regn:reg_2|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.030     ; 1.882      ;
; 1.633 ; proc:processor|regn:reg_6|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.005     ; 1.914      ;
; 1.656 ; proc:processor|regn:reg_4|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.020     ; 1.922      ;
; 1.717 ; proc:processor|regn:reg_7|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.005      ;
; 1.726 ; proc:processor|regn:reg_5|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 2.003      ;
; 1.729 ; proc:processor|regn:reg_6|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.005     ; 2.010      ;
; 1.765 ; proc:processor|regn:reg_7|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.053      ;
; 1.776 ; proc:processor|regn:reg_7|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.064      ;
; 1.804 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 2.079      ;
; 1.831 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 2.126      ;
; 1.860 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 2.135      ;
; 1.874 ; proc:processor|regn:reg_6|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.162      ;
; 1.880 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_2|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.166      ;
; 1.890 ; proc:processor|regn:reg_0|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 2.180      ;
; 1.916 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.188      ;
; 1.936 ; proc:processor|regn:reg_4|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.017     ; 2.205      ;
; 1.944 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.630      ; 2.860      ;
; 1.944 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.630      ; 2.860      ;
; 1.944 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.630      ; 2.860      ;
; 1.955 ; proc:processor|regn:reg_0|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 2.245      ;
; 1.959 ; proc:processor|regn:reg_1|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.247      ;
; 1.966 ; proc:processor|regn:reg_7|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 2.261      ;
; 1.996 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.268      ;
; 2.014 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.286      ;
; 2.025 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.297      ;
; 2.060 ; proc:processor|regn:reg_0|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.011      ; 2.357      ;
; 2.068 ; proc:processor|regn:reg_4|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.071      ; 2.425      ;
; 2.068 ; proc:processor|regn:reg_6|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 2.356      ;
; 2.075 ; proc:processor|regn:reg_2|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.030     ; 2.331      ;
; 2.076 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.348      ;
; 2.081 ; proc:processor|regn:reg_A|Q[4]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.353      ;
; 2.094 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.366      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.101 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.718      ;
; 2.105 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.377      ;
; 2.113 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:reg_5|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.378     ; 2.021      ;
; 2.115 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_1|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.634      ; 3.035      ;
; 2.141 ; proc:processor|regn:reg_5|Q[2]                                                   ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.074     ; 2.353      ;
; 2.143 ; proc:processor|regn:reg_6|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.422      ;
; 2.143 ; proc:processor|regn:reg_3|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.027     ; 2.402      ;
; 2.146 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|Tstep_Q.T1      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.294      ; 2.726      ;
; 2.156 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.428      ;
; 2.172 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.345      ; 2.803      ;
; 2.172 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.345      ; 2.803      ;
; 2.172 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.345      ; 2.803      ;
; 2.172 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.345      ; 2.803      ;
; 2.172 ; proc:processor|regn:reg_2|Q[7]                                                   ; proc:processor|regn:reg_2|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.458      ;
; 2.172 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.345      ; 2.803      ;
; 2.174 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.446      ;
; 2.175 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1] ; proc:processor|regn:reg_5|Q[1] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.378     ; 2.083      ;
; 2.177 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.460      ;
; 2.177 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.460      ;
; 2.179 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.385     ; 2.080      ;
; 2.185 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.457      ;
; 2.191 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_2|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.477      ;
; 2.197 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.027     ; 2.456      ;
; 2.198 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.385     ; 2.099      ;
; 2.208 ; proc:processor|regn:reg_3|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 2.483      ;
; 2.209 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.622      ; 3.117      ;
; 2.210 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.385     ; 2.111      ;
; 2.218 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.622      ; 3.126      ;
; 2.222 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.012     ; 2.496      ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.136  ; 8.136  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.494  ; 8.494  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 7.762  ; 7.762  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.190  ; 8.190  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.202  ; 8.202  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 8.625  ; 8.625  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.076  ; 8.076  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.152  ; 8.152  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 10.184 ; 10.184 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 9.314  ; 9.314  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 8.947  ; 8.947  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.856  ; 9.856  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 9.931  ; 9.931  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.068 ; 10.068 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 9.888  ; 9.888  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.184 ; 10.184 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.954  ; 9.954  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.882  ; 8.882  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.277 ; 15.277 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 14.494 ; 14.494 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 14.209 ; 14.209 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.542 ; 14.542 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 15.124 ; 15.124 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 15.277 ; 15.277 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 14.772 ; 14.772 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 15.200 ; 15.200 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 14.726 ; 14.726 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 14.152 ; 14.152 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 8.712  ; 8.712  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 7.762  ; 7.762  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.136  ; 8.136  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.494  ; 8.494  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 7.762  ; 7.762  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.190  ; 8.190  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.202  ; 8.202  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 8.625  ; 8.625  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.076  ; 8.076  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.152  ; 8.152  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 8.882  ; 8.882  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 9.314  ; 9.314  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 8.947  ; 8.947  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.856  ; 9.856  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 9.931  ; 9.931  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.068 ; 10.068 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 9.888  ; 9.888  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.184 ; 10.184 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.954  ; 9.954  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.882  ; 8.882  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 7.383  ; 7.383  ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 8.730  ; 8.730  ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 8.378  ; 8.378  ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 8.607  ; 8.607  ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 9.284  ; 9.284  ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 9.522  ; 9.522  ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 8.928  ; 8.928  ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 8.988  ; 8.988  ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 8.846  ; 8.846  ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 8.600  ; 8.600  ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 7.383  ; 7.383  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -2.865 ; -206.569      ;
; KEY[1] ; -0.979 ; -8.811        ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.186 ; 0.000         ;
; KEY[2] ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.423 ; -46.066              ;
; KEY[2] ; -1.222 ; -104.222             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.865 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 4.129      ;
; -2.830 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 4.094      ;
; -2.794 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.948      ;
; -2.762 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.916      ;
; -2.759 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.913      ;
; -2.736 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 4.000      ;
; -2.727 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.881      ;
; -2.701 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.965      ;
; -2.671 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.825      ;
; -2.666 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.930      ;
; -2.665 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.819      ;
; -2.636 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.790      ;
; -2.633 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.787      ;
; -2.631 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.895      ;
; -2.630 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.784      ;
; -2.607 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.761      ;
; -2.598 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.752      ;
; -2.596 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.860      ;
; -2.595 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.749      ;
; -2.590 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.744      ;
; -2.572 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.726      ;
; -2.565 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.237      ; 3.834      ;
; -2.563 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.717      ;
; -2.560 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.714      ;
; -2.556 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.241      ; 3.829      ;
; -2.555 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.709      ;
; -2.551 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.241      ; 3.824      ;
; -2.542 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.696      ;
; -2.535 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.689      ;
; -2.528 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.682      ;
; -2.525 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.679      ;
; -2.523 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.253      ; 3.808      ;
; -2.519 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.254      ; 3.805      ;
; -2.507 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.661      ;
; -2.500 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.241      ; 3.773      ;
; -2.500 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.241      ; 3.773      ;
; -2.500 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.764      ;
; -2.500 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.654      ;
; -2.496 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.650      ;
; -2.494 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.127      ; 3.653      ;
; -2.493 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.647      ;
; -2.486 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.254      ; 3.772      ;
; -2.485 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.648      ;
; -2.480 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.643      ;
; -2.478 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.632      ;
; -2.478 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.632      ;
; -2.472 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.736      ;
; -2.472 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.626      ;
; -2.467 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.731      ;
; -2.465 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.729      ;
; -2.462 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.127      ; 3.621      ;
; -2.461 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.615      ;
; -2.461 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.615      ;
; -2.453 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.616      ;
; -2.452 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.143      ; 3.627      ;
; -2.448 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.144      ; 3.624      ;
; -2.448 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.611      ;
; -2.443 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.597      ;
; -2.443 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.597      ;
; -2.439 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_6|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.251      ; 3.722      ;
; -2.437 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.591      ;
; -2.432 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.696      ;
; -2.429 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.592      ;
; -2.429 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.592      ;
; -2.426 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.580      ;
; -2.424 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.276      ; 3.732      ;
; -2.422 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.143      ; 3.597      ;
; -2.418 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.278      ; 3.728      ;
; -2.418 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.144      ; 3.594      ;
; -2.415 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.144      ; 3.591      ;
; -2.408 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.562      ;
; -2.406 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.560      ;
; -2.402 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.556      ;
; -2.401 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.555      ;
; -2.399 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.562      ;
; -2.399 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.562      ;
; -2.396 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.550      ;
; -2.391 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.545      ;
; -2.386 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.254      ; 3.672      ;
; -2.383 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.144      ; 3.559      ;
; -2.381 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.245      ; 3.658      ;
; -2.373 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.527      ;
; -2.371 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.127      ; 3.530      ;
; -2.371 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.232      ; 3.635      ;
; -2.371 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.525      ;
; -2.370 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.276      ; 3.678      ;
; -2.368 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_6|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.141      ; 3.541      ;
; -2.367 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_1|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.276      ; 3.675      ;
; -2.367 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.521      ;
; -2.362 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.525      ;
; -2.361 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.515      ;
; -2.360 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.514      ;
; -2.359 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.253      ; 3.644      ;
; -2.357 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.131      ; 3.520      ;
; -2.356 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.510      ;
; -2.353 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_3|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.254      ; 3.639      ;
; -2.353 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_1|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.166      ; 3.551      ;
; -2.350 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.244      ; 3.626      ;
; -2.349 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.122      ; 3.503      ;
; -2.347 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.168      ; 3.547      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; 0.244  ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.788      ;
; 0.254  ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.778      ;
; 0.279  ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.753      ;
; 0.289  ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.743      ;
; 0.294  ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.738      ;
; 0.329  ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.703      ;
; 0.373  ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.659      ;
; 0.374  ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.658      ;
; 0.383  ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.649      ;
; 0.513  ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.518      ;
; 0.518  ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.514      ;
; 0.522  ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.510      ;
; 0.547  ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.157      ; 0.609      ;
; 0.642  ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.390      ;
; 0.665  ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.367      ;
; 0.666  ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.157      ; 0.490      ;
; 0.669  ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.157      ; 0.487      ;
; 0.674  ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.157      ; 0.482      ;
; 0.675  ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.157      ; 0.481      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.157      ; 0.481      ;
; 0.187 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.157      ; 0.482      ;
; 0.192 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.157      ; 0.487      ;
; 0.195 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.157      ; 0.490      ;
; 0.215 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.314 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.157      ; 0.609      ;
; 0.358 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.519      ;
; 0.497 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.659      ;
; 0.551 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.703      ;
; 0.586 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.738      ;
; 0.591 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.743      ;
; 0.601 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.753      ;
; 0.626 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.778      ;
; 0.636 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.788      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[2]'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.449 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.491      ;
; 0.449 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.491      ;
; 0.449 ; proc:processor|regn:reg_A|Q[8]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.592      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.491 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.753      ;
; 0.493 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.506 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; proc:processor|regn:reg_2|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.660      ;
; 0.523 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.565      ;
; 0.525 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.567      ;
; 0.558 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.701      ;
; 0.573 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.615      ;
; 0.575 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.110     ; 0.617      ;
; 0.592 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 0.854      ;
; 0.599 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.742      ;
; 0.601 ; proc:processor|regn:reg_3|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.018     ; 0.735      ;
; 0.616 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.759      ;
; 0.624 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.763      ;
; 0.637 ; proc:processor|regn:reg_6|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 0.786      ;
; 0.646 ; proc:processor|regn:reg_4|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.008     ; 0.790      ;
; 0.651 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.793      ;
; 0.655 ; proc:processor|regn:reg_2|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.794      ;
; 0.656 ; proc:processor|regn:reg_7|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.808      ;
; 0.658 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.202      ; 1.012      ;
; 0.658 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.202      ; 1.012      ;
; 0.669 ; proc:processor|regn:reg_7|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.821      ;
; 0.675 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.814      ;
; 0.676 ; proc:processor|regn:reg_7|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.828      ;
; 0.679 ; proc:processor|regn:reg_5|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.008     ; 0.823      ;
; 0.682 ; proc:processor|regn:reg_6|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 0.831      ;
; 0.692 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.831      ;
; 0.698 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.841      ;
; 0.720 ; proc:processor|regn:reg_6|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.872      ;
; 0.725 ; proc:processor|regn:reg_0|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 0.881      ;
; 0.729 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 0.884      ;
; 0.733 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.876      ;
; 0.738 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.237      ; 1.127      ;
; 0.738 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.237      ; 1.127      ;
; 0.738 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.237      ; 1.127      ;
; 0.738 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.237      ; 1.127      ;
; 0.739 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.882      ;
; 0.739 ; proc:processor|regn:reg_1|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 0.895      ;
; 0.745 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_2|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.897      ;
; 0.746 ; proc:processor|regn:reg_7|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 0.901      ;
; 0.752 ; proc:processor|regn:reg_4|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.012     ; 0.892      ;
; 0.756 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.899      ;
; 0.760 ; proc:processor|regn:reg_4|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.034      ; 0.946      ;
; 0.766 ; proc:processor|regn:reg_A|Q[4]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.909      ;
; 0.768 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.911      ;
; 0.770 ; proc:processor|regn:reg_2|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.909      ;
; 0.774 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.917      ;
; 0.775 ; proc:processor|regn:reg_6|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.776 ; proc:processor|regn:reg_0|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 0.932      ;
; 0.789 ; proc:processor|regn:reg_0|Q[1]                                                   ; proc:processor|regn:reg_5|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.007      ; 0.948      ;
; 0.791 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.934      ;
; 0.797 ; proc:processor|regn:reg_3|Q[0]                                                   ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.936      ;
; 0.803 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.232      ; 1.187      ;
; 0.803 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.946      ;
; 0.804 ; proc:processor|regn:reg_3|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.946      ;
; 0.809 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.952      ;
; 0.811 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.232      ; 1.195      ;
; 0.813 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.952      ;
; 0.823 ; proc:processor|regn:reg_5|Q[3]                                                   ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 0.972      ;
; 0.823 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:reg_5|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.177     ; 0.798      ;
; 0.826 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.969      ;
; 0.828 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.967      ;
; 0.832 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.971      ;
; 0.834 ; proc:processor|regn:reg_6|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.006     ; 0.980      ;
; 0.838 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.232      ; 1.222      ;
; 0.838 ; proc:processor|regn:reg_A|Q[1]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.981      ;
; 0.843 ; proc:processor|regn:reg_0|Q[5]                                                   ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.034      ; 1.029      ;
; 0.844 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.987      ;
; 0.844 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.992      ;
; 0.848 ; proc:processor|regn:reg_5|Q[2]                                                   ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.033     ; 0.967      ;
; 0.849 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|Tstep_Q.T1      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.110      ; 1.111      ;
; 0.849 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1] ; proc:processor|regn:reg_5|Q[1] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.177     ; 0.824      ;
; 0.851 ; proc:processor|regn:reg_3|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.994      ;
; 0.852 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_3|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 1.013      ;
; 0.855 ; proc:processor|regn:reg_2|Q[7]                                                   ; proc:processor|regn:reg_2|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.007      ;
; 0.857 ; proc:processor|regn:reg_A|Q[6]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 0.996      ;
; 0.860 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.180     ; 0.832      ;
; 0.863 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.241      ; 1.256      ;
; 0.863 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.241      ; 1.256      ;
; 0.863 ; proc:processor|regn:start|Q[5]                                                   ; proc:processor|regn:reg_0|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.241      ; 1.256      ;
; 0.864 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_2|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; proc:processor|regn:reg_2|Q[7]                                                   ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 1.025      ;
; 0.865 ; proc:processor|regn:reg_7|Q[7]                                                   ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 1.021      ;
; 0.867 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.013     ; 1.006      ;
; 0.869 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.180     ; 0.841      ;
; 0.871 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.180     ; 0.843      ;
; 0.872 ; proc:processor|regn:reg_4|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.042      ; 1.066      ;
; 0.873 ; proc:processor|regn:reg_5|Q[8]                                                   ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.025      ;
; 0.873 ; proc:processor|Tstep_Q.T2                                                        ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.232      ; 1.257      ;
; 0.879 ; proc:processor|regn:reg_2|Q[2]                                                   ; proc:processor|regn:reg_0|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 1.027      ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 4.105 ; 4.105 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 4.105 ; 4.105 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.816 ; 3.816 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.970 ; 3.970 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.665 ; 3.665 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.858 ; 3.858 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.876 ; 3.876 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 4.066 ; 4.066 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.799 ; 3.799 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.610 ; 4.610 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.247 ; 4.247 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.094 ; 4.094 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.465 ; 4.465 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.497 ; 4.497 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.610 ; 4.610 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.466 ; 4.466 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.581 ; 4.581 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.064 ; 4.064 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 6.427 ; 6.427 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 6.062 ; 6.062 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 5.945 ; 5.945 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 6.097 ; 6.097 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 6.322 ; 6.322 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 6.427 ; 6.427 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 6.167 ; 6.167 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 6.357 ; 6.357 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 6.231 ; 6.231 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 5.913 ; 5.913 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.967 ; 3.967 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 3.665 ; 3.665 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 4.105 ; 4.105 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.816 ; 3.816 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.970 ; 3.970 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.665 ; 3.665 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.858 ; 3.858 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.876 ; 3.876 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 4.066 ; 4.066 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.799 ; 3.799 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.064 ; 4.064 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.247 ; 4.247 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.094 ; 4.094 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.465 ; 4.465 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.497 ; 4.497 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.610 ; 4.610 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.466 ; 4.466 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.581 ; 4.581 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.064 ; 4.064 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.484 ; 3.484 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 4.033 ; 4.033 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.896 ; 3.896 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 3.971 ; 3.971 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 4.261 ; 4.261 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.376 ; 4.376 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 4.111 ; 4.111 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 4.112 ; 4.112 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 4.122 ; 4.122 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.961 ; 3.961 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.484 ; 3.484 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.492   ; 0.186 ; N/A      ; N/A     ; -1.814              ;
;  KEY[1]          ; -2.564   ; 0.186 ; N/A      ; N/A     ; -1.814              ;
;  KEY[2]          ; -9.492   ; 0.215 ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -757.707 ; 0.0   ; 0.0      ; 0.0     ; -185.706            ;
;  KEY[1]          ; -25.959  ; 0.000 ; N/A      ; N/A     ; -58.371             ;
;  KEY[2]          ; -731.748 ; 0.000 ; N/A      ; N/A     ; -127.335            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.136  ; 8.136  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.494  ; 8.494  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 7.762  ; 7.762  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.190  ; 8.190  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.202  ; 8.202  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 8.625  ; 8.625  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.076  ; 8.076  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.152  ; 8.152  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 10.184 ; 10.184 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 9.314  ; 9.314  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 8.947  ; 8.947  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.856  ; 9.856  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 9.931  ; 9.931  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.068 ; 10.068 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 9.888  ; 9.888  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.184 ; 10.184 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.954  ; 9.954  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.882  ; 8.882  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.277 ; 15.277 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 14.494 ; 14.494 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 14.209 ; 14.209 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.542 ; 14.542 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 15.124 ; 15.124 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 15.277 ; 15.277 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 14.772 ; 14.772 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 15.200 ; 15.200 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 14.726 ; 14.726 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 14.152 ; 14.152 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 8.712  ; 8.712  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 3.665 ; 3.665 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 4.105 ; 4.105 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.816 ; 3.816 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.970 ; 3.970 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.665 ; 3.665 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.858 ; 3.858 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.876 ; 3.876 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 4.066 ; 4.066 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.799 ; 3.799 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.064 ; 4.064 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.247 ; 4.247 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.094 ; 4.094 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.465 ; 4.465 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.497 ; 4.497 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.610 ; 4.610 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.466 ; 4.466 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.581 ; 4.581 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.064 ; 4.064 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.484 ; 3.484 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 4.033 ; 4.033 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.896 ; 3.896 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 3.971 ; 3.971 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 4.261 ; 4.261 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.376 ; 4.376 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 4.111 ; 4.111 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 4.112 ; 4.112 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 4.122 ; 4.122 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.961 ; 3.961 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.484 ; 3.484 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 266827   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 266827   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Oct 10 14:18:27 2018
Info: Command: quartus_sta part2 -c part2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[2] KEY[2]
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.492      -731.748 KEY[2] 
    Info (332119):    -2.564       -25.959 KEY[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[1] 
    Info (332119):     0.445         0.000 KEY[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814       -58.371 KEY[1] 
    Info (332119):    -1.469      -127.335 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.865      -206.569 KEY[2] 
    Info (332119):    -0.979        -8.811 KEY[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 KEY[1] 
    Info (332119):     0.215         0.000 KEY[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -46.066 KEY[1] 
    Info (332119):    -1.222      -104.222 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Wed Oct 10 14:18:35 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01


