{"vcs1":{"timestamp_begin":1731580848.390728029, "rt":1.92, "ut":0.59, "st":0.19}}
{"vcselab":{"timestamp_begin":1731580850.376233097, "rt":1.19, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731580851.627192164, "rt":0.36, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731580847.839948945}
{"VCS_COMP_START_TIME": 1731580847.839948945}
{"VCS_COMP_END_TIME": 1731581231.326155687}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331536}}
{"stitch_vcselab": {"peak_mem": 231540}}
