{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682007361014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682007361015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 12:16:00 2023 " "Processing started: Thu Apr 20 12:16:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682007361015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007361015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007361015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682007361379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682007361379 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_system2.qsys " "Elaborating Platform Designer system entity \"nios_system2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682007370698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Picked up _JAVA_OPTIONS: -Duser.home=/acct/mjonker " "Picked up _JAVA_OPTIONS: -Duser.home=/acct/mjonker" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007370716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:14 Progress: Loading 6_case_c/nios_system2.qsys " "2023.04.20.12:16:14 Progress: Loading 6_case_c/nios_system2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007374463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:14 Progress: Reading input file " "2023.04.20.12:16:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007374721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:14 Progress: Adding clock_source_0 \[clock_source 18.1\] " "2023.04.20.12:16:14 Progress: Adding clock_source_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007374819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:15 Progress: Parameterizing module clock_source_0 " "2023.04.20.12:16:15 Progress: Parameterizing module clock_source_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007375514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:15 Progress: Adding clock_source_1 \[clock_source 18.1\] " "2023.04.20.12:16:15 Progress: Adding clock_source_1 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007375516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:15 Progress: Parameterizing module clock_source_1 " "2023.04.20.12:16:15 Progress: Parameterizing module clock_source_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007375516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:15 Progress: Adding dma_buffer \[altera_up_avalon_video_pixel_buffer_dma 18.0\] " "2023.04.20.12:16:15 Progress: Adding dma_buffer \[altera_up_avalon_video_pixel_buffer_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007375517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module dma_buffer " "2023.04.20.12:16:16 Progress: Parameterizing module dma_buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding dual_clock_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2023.04.20.12:16:16 Progress: Adding dual_clock_fifo \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module dual_clock_fifo " "2023.04.20.12:16:16 Progress: Parameterizing module dual_clock_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\] " "2023.04.20.12:16:16 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module jtag " "2023.04.20.12:16:16 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding jtag_uart__two_ \[altera_avalon_jtag_uart 18.1\] " "2023.04.20.12:16:16 Progress: Adding jtag_uart__two_ \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module jtag_uart__two_ " "2023.04.20.12:16:16 Progress: Parameterizing module jtag_uart__two_" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding mutex_0 \[altera_avalon_mutex 18.1\] " "2023.04.20.12:16:16 Progress: Adding mutex_0 \[altera_avalon_mutex 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module mutex_0 " "2023.04.20.12:16:16 Progress: Parameterizing module mutex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding nios_custom_instr_floating_point_2_0 \[altera_nios_custom_instr_floating_point_2 18.1\] " "2023.04.20.12:16:16 Progress: Adding nios_custom_instr_floating_point_2_0 \[altera_nios_custom_instr_floating_point_2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module nios_custom_instr_floating_point_2_0 " "2023.04.20.12:16:16 Progress: Parameterizing module nios_custom_instr_floating_point_2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.04.20.12:16:16 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module onchip_memory2_0 " "2023.04.20.12:16:16 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\] " "2023.04.20.12:16:16 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module performance_counter_0 " "2023.04.20.12:16:16 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding processor \[altera_nios2_gen2 18.1\] " "2023.04.20.12:16:16 Progress: Adding processor \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module processor " "2023.04.20.12:16:16 Progress: Parameterizing module processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding processor__two_ \[altera_nios2_gen2 18.1\] " "2023.04.20.12:16:16 Progress: Adding processor__two_ \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module processor__two_ " "2023.04.20.12:16:16 Progress: Parameterizing module processor__two_" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2023.04.20.12:16:16 Progress: Adding rgb_resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module rgb_resampler " "2023.04.20.12:16:16 Progress: Parameterizing module rgb_resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2023.04.20.12:16:16 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module sdram_controller " "2023.04.20.12:16:16 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding sram_controller \[altera_up_avalon_sram 18.0\] " "2023.04.20.12:16:16 Progress: Adding sram_controller \[altera_up_avalon_sram 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module sram_controller " "2023.04.20.12:16:16 Progress: Parameterizing module sram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2023.04.20.12:16:16 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module sys_sdram_pll " "2023.04.20.12:16:16 Progress: Parameterizing module sys_sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.04.20.12:16:16 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module sysid_qsys_0 " "2023.04.20.12:16:16 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding system_modes \[altera_avalon_pio 18.1\] " "2023.04.20.12:16:16 Progress: Adding system_modes \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module system_modes " "2023.04.20.12:16:16 Progress: Parameterizing module system_modes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2023.04.20.12:16:16 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module timer_0 " "2023.04.20.12:16:16 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding timer__two_ \[altera_avalon_timer 18.1\] " "2023.04.20.12:16:16 Progress: Adding timer__two_ \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module timer__two_ " "2023.04.20.12:16:16 Progress: Parameterizing module timer__two_" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding vga \[altera_up_avalon_video_vga_controller 18.0\] " "2023.04.20.12:16:16 Progress: Adding vga \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module vga " "2023.04.20.12:16:16 Progress: Parameterizing module vga" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding video_alpha_blender_0 \[altera_up_avalon_video_alpha_blender 18.0\] " "2023.04.20.12:16:16 Progress: Adding video_alpha_blender_0 \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module video_alpha_blender_0 " "2023.04.20.12:16:16 Progress: Parameterizing module video_alpha_blender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding video_character_buffer_with_dma_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2023.04.20.12:16:16 Progress: Adding video_character_buffer_with_dma_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Parameterizing module video_character_buffer_with_dma_0 " "2023.04.20.12:16:16 Progress: Parameterizing module video_character_buffer_with_dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:16 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2023.04.20.12:16:16 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007376979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Parameterizing module video_pll_0 " "2023.04.20.12:16:17 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Adding video_scaler \[altera_up_avalon_video_scaler 18.0\] " "2023.04.20.12:16:17 Progress: Adding video_scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Parameterizing module video_scaler " "2023.04.20.12:16:17 Progress: Parameterizing module video_scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Building connections " "2023.04.20.12:16:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Parameterizing connections " "2023.04.20.12:16:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:17 Progress: Validating " "2023.04.20.12:16:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007377116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.12:16:18 Progress: Done reading input file " "2023.04.20.12:16:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_system2.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.jtag_uart__two_: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_system2.jtag_uart__two_: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "Nios_system2.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes) " "Nios_system2.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios_system2.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.sys_sdram_pll: Refclk Freq: 50.0 " "Nios_system2.sys_sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_system2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_system2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Nios_system2.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.video_character_buffer_with_dma_0: Character Resolution: 80 x 60 " "Nios_system2.video_character_buffer_with_dma_0: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "Nios_system2.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Nios_system2.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007378610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2: Generating nios_system2 \"nios_system2\" for QUARTUS_SYNTH " "Nios_system2: Generating nios_system2 \"nios_system2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007379548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_008.sink2 " "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_008.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_008.sink3 " "Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_008.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8 " "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_002.sink0 " "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_003.sink0 " "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_004.sink1 " "Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007380951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381157 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system2: \"No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Nios_system2: \"No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381467 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system2: \"No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Nios_system2: \"No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Com.altera.hdlwriter.EntityWritingException: Connection  is not connected dma_buffer:avalon_pixel_dma_master -> ? " "Com.altera.hdlwriter.EntityWritingException: Connection  is not connected dma_buffer:avalon_pixel_dma_master -> ?" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438) " "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122) " "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40) " "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150) " "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366) " "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718) " "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system2: Done \"nios_system2\" with 1 modules, 0 files " "Nios_system2: Done \"nios_system2\" with 1 modules, 0 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007381468 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_system2.qsys " "Finished elaborating Platform Designer system entity \"nios_system2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682007382521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "/acct/mjonker/csce-313-embedded-systems/project6/6_case_c/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682007382542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007382542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682007382927 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 nios_system2 " "Node instance \"u0\" instantiates undefined entity \"nios_system2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test.v" "u0" { Text "/acct/mjonker/csce-313-embedded-systems/project6/6_case_c/test.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1682007382940 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682007383071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 20 12:16:23 2023 " "Processing ended: Thu Apr 20 12:16:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682007383071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682007383071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682007383071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007383071 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682007383232 ""}
