// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef XIICCOMM5_H
#define XIICCOMM5_H

#ifdef __cplusplus
extern "C" {
#endif

/***************************** Include Files *********************************/
#ifndef __linux__
#include "xil_types.h"
#include "xil_assert.h"
#include "xstatus.h"
#include "xil_io.h"
#else
#include <stdint.h>
#include <assert.h>
#include <dirent.h>
#include <fcntl.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <sys/mman.h>
#include <unistd.h>
#include <stddef.h>
#endif
#include "xiiccomm5_hw.h"

/**************************** Type Definitions ******************************/
#ifdef __linux__
typedef uint8_t u8;
typedef uint16_t u16;
typedef uint32_t u32;
#else
typedef struct {
    u16 DeviceId;
    u32 Axilites_BaseAddress;
} XIiccomm5_Config;
#endif

typedef struct {
    u32 Axilites_BaseAddress;
    u32 IsReady;
} XIiccomm5;

/***************** Macros (Inline Functions) Definitions *********************/
#ifndef __linux__
#define XIiccomm5_WriteReg(BaseAddress, RegOffset, Data) \
    Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))
#define XIiccomm5_ReadReg(BaseAddress, RegOffset) \
    Xil_In32((BaseAddress) + (RegOffset))
#else
#define XIiccomm5_WriteReg(BaseAddress, RegOffset, Data) \
    *(volatile u32*)((BaseAddress) + (RegOffset)) = (u32)(Data)
#define XIiccomm5_ReadReg(BaseAddress, RegOffset) \
    *(volatile u32*)((BaseAddress) + (RegOffset))

#define Xil_AssertVoid(expr)    assert(expr)
#define Xil_AssertNonvoid(expr) assert(expr)

#define XST_SUCCESS             0
#define XST_DEVICE_NOT_FOUND    2
#define XST_OPEN_DEVICE_FAILED  3
#define XIL_COMPONENT_IS_READY  1
#endif

/************************** Function Prototypes *****************************/
#ifndef __linux__
int XIiccomm5_Initialize(XIiccomm5 *InstancePtr, u16 DeviceId);
XIiccomm5_Config* XIiccomm5_LookupConfig(u16 DeviceId);
int XIiccomm5_CfgInitialize(XIiccomm5 *InstancePtr, XIiccomm5_Config *ConfigPtr);
#else
int XIiccomm5_Initialize(XIiccomm5 *InstancePtr, const char* InstanceName);
int XIiccomm5_Release(XIiccomm5 *InstancePtr);
#endif

void XIiccomm5_Start(XIiccomm5 *InstancePtr);
u32 XIiccomm5_IsDone(XIiccomm5 *InstancePtr);
u32 XIiccomm5_IsIdle(XIiccomm5 *InstancePtr);
u32 XIiccomm5_IsReady(XIiccomm5 *InstancePtr);
void XIiccomm5_EnableAutoRestart(XIiccomm5 *InstancePtr);
void XIiccomm5_DisableAutoRestart(XIiccomm5 *InstancePtr);

void XIiccomm5_Set_outValue1_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue1_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue1_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue1_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue2_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue2_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue2_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue2_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue3_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue3_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue3_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue3_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue4_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue4_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue4_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue4_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue5_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue5_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue5_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue5_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue6_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue6_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue6_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue6_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue7_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue7_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue7_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue7_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue8_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue8_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue8_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue8_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue9_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue9_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue9_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue9_o_vld(XIiccomm5 *InstancePtr);
void XIiccomm5_Set_outValue10_i(XIiccomm5 *InstancePtr, u32 Data);
u32 XIiccomm5_Get_outValue10_i(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue10_o(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue10_o_vld(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue11(XIiccomm5 *InstancePtr);
u32 XIiccomm5_Get_outValue11_vld(XIiccomm5 *InstancePtr);

void XIiccomm5_InterruptGlobalEnable(XIiccomm5 *InstancePtr);
void XIiccomm5_InterruptGlobalDisable(XIiccomm5 *InstancePtr);
void XIiccomm5_InterruptEnable(XIiccomm5 *InstancePtr, u32 Mask);
void XIiccomm5_InterruptDisable(XIiccomm5 *InstancePtr, u32 Mask);
void XIiccomm5_InterruptClear(XIiccomm5 *InstancePtr, u32 Mask);
u32 XIiccomm5_InterruptGetEnabled(XIiccomm5 *InstancePtr);
u32 XIiccomm5_InterruptGetStatus(XIiccomm5 *InstancePtr);

#ifdef __cplusplus
}
#endif

#endif
