

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:48:27 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           28
LUT:             26
FF:             117
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.484
CP achieved post-implementation:    3.627
Timing met
