

================================================================
== Vitis HLS Report for 'backward_input_1_128_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Wed Nov 19 15:49:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.544 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  1.310 us|  1.310 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BWD_O   |      260|      260|         7|          2|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [./components.h:101]   --->   Operation 10 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load = load i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy"   --->   Operation 11 'load' 'mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i = sext i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load"   --->   Operation 12 'sext' 'conv7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln101 = store i8 0, i8 %o" [./components.h:101]   --->   Operation 13 'store' 'store_ln101' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.body" [./components.h:101]   --->   Operation 14 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%o_2 = load i8 %o" [./components.h:101]   --->   Operation 15 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln101 = icmp_eq  i8 %o_2, i8 128" [./components.h:101]   --->   Operation 16 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln101 = add i8 %o_2, i8 1" [./components.h:101]   --->   Operation 17 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.body.split_ifconv, void %for.end21" [./components.h:101]   --->   Operation 18 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %o_2" [./components.h:101]   --->   Operation 19 'zext' 'zext_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln101" [./components.h:104]   --->   Operation 20 'getelementptr' 'C_C0_z_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.58ns)   --->   "%z = load i7 %C_C0_z_addr" [./components.h:104]   --->   Operation 21 'load' 'z' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dL_dy_addr = getelementptr i16 %dL_dy, i64 0, i64 %zext_ln101" [./components.h:105]   --->   Operation 22 'getelementptr' 'dL_dy_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.58ns)   --->   "%dL_dy_o = load i7 %dL_dy_addr" [./components.h:105]   --->   Operation 23 'load' 'dL_dy_o' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln101" [./components.h:116]   --->   Operation 24 'getelementptr' 'P_L0_b_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.58ns)   --->   "%P_L0_b_load = load i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 25 'load' 'P_L0_b_load' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln101" [./components.h:122]   --->   Operation 26 'getelementptr' 'P_L0_W_0_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln101 = store i8 %add_ln101, i8 %o" [./components.h:101]   --->   Operation 27 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.body" [./components.h:101]   --->   Operation 28 'br' 'br_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 29 [1/2] (0.58ns)   --->   "%z = load i7 %C_C0_z_addr" [./components.h:104]   --->   Operation 29 'load' 'z' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 30 [1/2] (0.58ns)   --->   "%dL_dy_o = load i7 %dL_dy_addr" [./components.h:105]   --->   Operation 30 'load' 'dL_dy_o' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln15 = icmp_sgt  i16 %z, i16 0" [./components.h:15->./components.h:109]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %dL_dy_o, i10 0" [./components.h:109]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.34ns)   --->   "%select_ln109 = select i1 %icmp_ln15, i26 %shl_ln, i26 0" [./components.h:109]   --->   Operation 33 'select' 'select_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 25" [./components.h:109]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%dL_dz_o = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %select_ln109, i32 10, i32 25" [./components.h:109]   --->   Operation 35 'partselect' 'dL_dz_o' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 9" [./components.h:109]   --->   Operation 36 'bitselect' 'tmp_2817' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 10" [./components.h:109]   --->   Operation 37 'bitselect' 'tmp_2818' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%and_ln109 = and i1 %tmp_2818, i1 %tmp_2817" [./components.h:109]   --->   Operation 38 'and' 'and_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%zext_ln109 = zext i1 %and_ln109" [./components.h:109]   --->   Operation 39 'zext' 'zext_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.78ns) (out node of the LUT)   --->   "%dL_dz_o_1 = add i16 %dL_dz_o, i16 %zext_ln109" [./components.h:109]   --->   Operation 40 'add' 'dL_dz_o_1' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %dL_dz_o_1, i32 15" [./components.h:109]   --->   Operation 41 'bitselect' 'tmp_2819' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln109 = xor i1 %tmp, i1 1" [./components.h:109]   --->   Operation 42 'xor' 'xor_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%or_ln109 = or i1 %tmp_2819, i1 %xor_ln109" [./components.h:109]   --->   Operation 43 'or' 'or_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%xor_ln109_1 = xor i1 1, i1 %tmp" [./components.h:109]   --->   Operation 44 'xor' 'xor_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%xor_ln109_2 = xor i1 %xor_ln109_1, i1 %or_ln109" [./components.h:109]   --->   Operation 45 'xor' 'xor_ln109_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%or_ln109_1 = or i1 %tmp_2819, i1 %xor_ln109_2" [./components.h:109]   --->   Operation 46 'or' 'or_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%and_ln109_1 = and i1 %or_ln109_1, i1 %xor_ln109" [./components.h:109]   --->   Operation 47 'and' 'and_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.24ns) (out node of the LUT)   --->   "%dL_dz_o_2 = select i1 %and_ln109_1, i16 32767, i16 %dL_dz_o_1" [./components.h:109]   --->   Operation 48 'select' 'dL_dz_o_2' <Predicate = (!icmp_ln101)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2820 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %dL_dz_o_2, i3 0" [./components.h:112]   --->   Operation 49 'bitconcatenate' 'tmp_2820' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i19 %tmp_2820" [./components.h:112]   --->   Operation 50 'sext' 'sext_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2821 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %dL_dz_o_2, i1 0" [./components.h:112]   --->   Operation 51 'bitconcatenate' 'tmp_2821' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i17 %tmp_2821" [./components.h:112]   --->   Operation 52 'sext' 'sext_ln112_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.80ns)   --->   "%add_ln112 = add i21 %sext_ln112, i21 %sext_ln112_1" [./components.h:112]   --->   Operation 53 'add' 'add_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 20" [./components.h:112]   --->   Operation 54 'bitselect' 'tmp_2822' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i21 %add_ln112" [./components.h:112]   --->   Operation 55 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.58ns)   --->   "%P_L0_b_load = load i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 56 'load' 'P_L0_b_load' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:102]   --->   Operation 57 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [./components.h:101]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./components.h:101]   --->   Operation 59 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%delta = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln112, i32 10, i32 20" [./components.h:112]   --->   Operation 60 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%sext_ln112_2 = sext i11 %delta" [./components.h:112]   --->   Operation 61 'sext' 'sext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 9" [./components.h:112]   --->   Operation 62 'bitselect' 'tmp_2823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln112 = icmp_ne  i9 %trunc_ln112, i9 0" [./components.h:112]   --->   Operation 63 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 10" [./components.h:112]   --->   Operation 64 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%or_ln112 = or i1 %tmp_2824, i1 %icmp_ln112" [./components.h:112]   --->   Operation 65 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_2823" [./components.h:112]   --->   Operation 66 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%zext_ln112 = zext i1 %and_ln112" [./components.h:112]   --->   Operation 67 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.73ns) (out node of the LUT)   --->   "%delta_3 = add i12 %sext_ln112_2, i12 %zext_ln112" [./components.h:112]   --->   Operation 68 'add' 'delta_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln112_3 = sext i12 %delta_3" [./components.h:112]   --->   Operation 69 'sext' 'sext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln112_3, i32 15" [./components.h:112]   --->   Operation 70 'bitselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.12ns)   --->   "%xor_ln112 = xor i1 %tmp_2822, i1 1" [./components.h:112]   --->   Operation 71 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%or_ln112_2 = or i1 %tmp_2825, i1 %xor_ln112" [./components.h:112]   --->   Operation 72 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%xor_ln112_1 = xor i1 1, i1 %tmp_2822" [./components.h:112]   --->   Operation 73 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%xor_ln112_2 = xor i1 %xor_ln112_1, i1 %or_ln112_2" [./components.h:112]   --->   Operation 74 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%or_ln112_1 = or i1 %tmp_2825, i1 %xor_ln112_2" [./components.h:112]   --->   Operation 75 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112" [./components.h:112]   --->   Operation 76 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_4 = select i1 %and_ln112_1, i16 32767, i16 %sext_ln112_3" [./components.h:112]   --->   Operation 77 'select' 'delta_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i16 %P_L0_b_load" [./components.h:116]   --->   Operation 78 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i16 %delta_4" [./components.h:116]   --->   Operation 79 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.78ns)   --->   "%sub_ln116 = sub i17 %sext_ln116, i17 %sext_ln116_1" [./components.h:116]   --->   Operation 80 'sub' 'sub_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 16" [./components.h:116]   --->   Operation 81 'bitselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i17 %sub_ln116" [./components.h:116]   --->   Operation 82 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %trunc_ln116, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 83 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 15" [./components.h:116]   --->   Operation 84 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln116)   --->   "%xor_ln116 = xor i1 %tmp_2826, i1 1" [./components.h:116]   --->   Operation 85 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116 = and i1 %tmp_2827, i1 %xor_ln116" [./components.h:116]   --->   Operation 86 'and' 'and_ln116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116_1 = xor i1 %tmp_2827, i1 1" [./components.h:116]   --->   Operation 87 'xor' 'xor_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_1 = and i1 %tmp_2826, i1 %xor_ln116_1" [./components.h:116]   --->   Operation 88 'and' 'and_ln116_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.12ns)   --->   "%xor_ln116_2 = xor i1 %tmp_2826, i1 %tmp_2827" [./components.h:116]   --->   Operation 89 'xor' 'xor_ln116_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %xor_ln116_2, void %BWD_I_UPD_ifconv, void %if.end.i.i.i67" [./components.h:116]   --->   Operation 90 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116, void %if.else.i.i.i75, void %if.then2.i.i.i74" [./components.h:116]   --->   Operation 91 'br' 'br_ln116' <Predicate = (xor_ln116_2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_1, void %if.end15.i.i.i80, void %if.then9.i.i.i79" [./components.h:116]   --->   Operation 92 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln116 = br void %BWD_I_UPD_ifconv" [./components.h:116]   --->   Operation 93 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i = sext i16 %delta_4" [./components.h:112]   --->   Operation 94 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [3/3] (0.99ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 95 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 96 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 97 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 32768, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 97 'store' 'store_ln116' <Predicate = (xor_ln116_2 & !and_ln116 & and_ln116_1)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end15.i.i.i80" [./components.h:116]   --->   Operation 98 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116 & and_ln116_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 32767, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 99 'store' 'store_ln116' <Predicate = (xor_ln116_2 & and_ln116)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln116 = br void %BWD_I_UPD_ifconv" [./components.h:116]   --->   Operation 100 'br' 'br_ln116' <Predicate = (xor_ln116_2 & and_ln116)> <Delay = 0.00>
ST_5 : Operation 101 [2/3] (0.99ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 101 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 102 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 103 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_L0_W_0_load, i10 0" [./components.h:122]   --->   Operation 104 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i26 %shl_ln1" [./components.h:122]   --->   Operation 105 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122" [./components.h:122]   --->   Operation 106 'sub' 'sub_ln122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 107 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122" [./components.h:122]   --->   Operation 107 'sub' 'sub_ln122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 31" [./components.h:122]   --->   Operation 108 'bitselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln122, i32 10, i32 25" [./components.h:122]   --->   Operation 109 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 9" [./components.h:122]   --->   Operation 110 'bitselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %sub_ln122" [./components.h:122]   --->   Operation 111 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.71ns)   --->   "%icmp_ln122 = icmp_ne  i9 %trunc_ln122, i9 0" [./components.h:122]   --->   Operation 112 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 25" [./components.h:122]   --->   Operation 113 'bitselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 10" [./components.h:122]   --->   Operation 114 'bitselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%or_ln122 = or i1 %tmp_2831, i1 %icmp_ln122" [./components.h:122]   --->   Operation 115 'or' 'or_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%and_ln122 = and i1 %or_ln122, i1 %tmp_2829" [./components.h:122]   --->   Operation 116 'and' 'and_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%zext_ln122 = zext i1 %and_ln122" [./components.h:122]   --->   Operation 117 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln122 = add i16 %trunc_ln5, i16 %zext_ln122" [./components.h:122]   --->   Operation 118 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 %add_ln122, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 119 'store' 'store_ln122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122, i32 15" [./components.h:122]   --->   Operation 120 'bitselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122 = xor i1 %tmp_2832, i1 1" [./components.h:122]   --->   Operation 121 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_1 = and i1 %tmp_2830, i1 %xor_ln122" [./components.h:122]   --->   Operation 122 'and' 'and_ln122_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 26" [./components.h:122]   --->   Operation 123 'bitselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %sub_ln122, i32 27, i32 31" [./components.h:122]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.70ns)   --->   "%icmp_ln122_1 = icmp_eq  i5 %tmp_s, i5 31" [./components.h:122]   --->   Operation 125 'icmp' 'icmp_ln122_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2834 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %sub_ln122, i32 26, i32 31" [./components.h:122]   --->   Operation 126 'partselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln122_2 = icmp_eq  i6 %tmp_2834, i6 63" [./components.h:122]   --->   Operation 127 'icmp' 'icmp_ln122_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln122_3 = icmp_eq  i6 %tmp_2834, i6 0" [./components.h:122]   --->   Operation 128 'icmp' 'icmp_ln122_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%select_ln122 = select i1 %and_ln122_1, i1 %icmp_ln122_2, i1 %icmp_ln122_3" [./components.h:122]   --->   Operation 129 'select' 'select_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%xor_ln122_1 = xor i1 %tmp_2833, i1 1" [./components.h:122]   --->   Operation 130 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%and_ln122_2 = and i1 %icmp_ln122_1, i1 %xor_ln122_1" [./components.h:122]   --->   Operation 131 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%select_ln122_1 = select i1 %and_ln122_1, i1 %and_ln122_2, i1 %icmp_ln122_2" [./components.h:122]   --->   Operation 132 'select' 'select_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%and_ln122_3 = and i1 %and_ln122_1, i1 %icmp_ln122_2" [./components.h:122]   --->   Operation 133 'and' 'and_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%xor_ln122_2 = xor i1 %and_ln122_3, i1 1" [./components.h:122]   --->   Operation 134 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%xor_ln122_3 = xor i1 %select_ln122, i1 1" [./components.h:122]   --->   Operation 135 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%or_ln122_1 = or i1 %tmp_2832, i1 %xor_ln122_3" [./components.h:122]   --->   Operation 136 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%xor_ln122_4 = xor i1 %tmp_2828, i1 1" [./components.h:122]   --->   Operation 137 'xor' 'xor_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln122_4 = and i1 %or_ln122_1, i1 %xor_ln122_4" [./components.h:122]   --->   Operation 138 'and' 'and_ln122_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%and_ln122_5 = and i1 %tmp_2832, i1 %select_ln122_1" [./components.h:122]   --->   Operation 139 'and' 'and_ln122_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln122_5 = xor i1 %and_ln122_5, i1 1" [./components.h:122]   --->   Operation 140 'xor' 'xor_ln122_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%empty = and i1 %xor_ln122_2, i1 %tmp_2828" [./components.h:122]   --->   Operation 141 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_6 = and i1 %empty, i1 %xor_ln122_5" [./components.h:122]   --->   Operation 142 'and' 'and_ln122_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln122_2 = or i1 %and_ln122_6, i1 %and_ln122_4" [./components.h:122]   --->   Operation 143 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %or_ln122_2, void %for.inc, void %if.end.i.i.i" [./components.h:122]   --->   Operation 144 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_4, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:122]   --->   Operation 145 'br' 'br_ln122' <Predicate = (or_ln122_2)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_6, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:122]   --->   Operation 146 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_4)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc" [./components.h:122]   --->   Operation 147 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.58>
ST_8 : Operation 148 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 32768, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 148 'store' 'store_ln122' <Predicate = (or_ln122_2 & and_ln122_6 & !and_ln122_4)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end15.i.i.i" [./components.h:122]   --->   Operation 149 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_6 & !and_ln122_4)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 32767, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 150 'store' 'store_ln122' <Predicate = (or_ln122_2 & and_ln122_4)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc" [./components.h:122]   --->   Operation 151 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_4)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [./components.h:125]   --->   Operation 152 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dL_dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_C0_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ P_L0_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ P_L0_W_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o                                                                     (alloca           ) [ 0111111110]
mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load (load             ) [ 0000000000]
conv7_i                                                               (sext             ) [ 0011111110]
store_ln101                                                           (store            ) [ 0000000000]
br_ln101                                                              (br               ) [ 0000000000]
o_2                                                                   (load             ) [ 0000000000]
icmp_ln101                                                            (icmp             ) [ 0011111110]
add_ln101                                                             (add              ) [ 0000000000]
br_ln101                                                              (br               ) [ 0000000000]
zext_ln101                                                            (zext             ) [ 0000000000]
C_C0_z_addr                                                           (getelementptr    ) [ 0001000000]
dL_dy_addr                                                            (getelementptr    ) [ 0001000000]
P_L0_b_addr                                                           (getelementptr    ) [ 0011110000]
P_L0_W_0_addr                                                         (getelementptr    ) [ 0011111110]
store_ln101                                                           (store            ) [ 0000000000]
br_ln101                                                              (br               ) [ 0000000000]
z                                                                     (load             ) [ 0000000000]
dL_dy_o                                                               (load             ) [ 0000000000]
icmp_ln15                                                             (icmp             ) [ 0000000000]
shl_ln                                                                (bitconcatenate   ) [ 0000000000]
select_ln109                                                          (select           ) [ 0000000000]
tmp                                                                   (bitselect        ) [ 0000000000]
dL_dz_o                                                               (partselect       ) [ 0000000000]
tmp_2817                                                              (bitselect        ) [ 0000000000]
tmp_2818                                                              (bitselect        ) [ 0000000000]
and_ln109                                                             (and              ) [ 0000000000]
zext_ln109                                                            (zext             ) [ 0000000000]
dL_dz_o_1                                                             (add              ) [ 0000000000]
tmp_2819                                                              (bitselect        ) [ 0000000000]
xor_ln109                                                             (xor              ) [ 0000000000]
or_ln109                                                              (or               ) [ 0000000000]
xor_ln109_1                                                           (xor              ) [ 0000000000]
xor_ln109_2                                                           (xor              ) [ 0000000000]
or_ln109_1                                                            (or               ) [ 0000000000]
and_ln109_1                                                           (and              ) [ 0000000000]
dL_dz_o_2                                                             (select           ) [ 0000000000]
tmp_2820                                                              (bitconcatenate   ) [ 0000000000]
sext_ln112                                                            (sext             ) [ 0000000000]
tmp_2821                                                              (bitconcatenate   ) [ 0000000000]
sext_ln112_1                                                          (sext             ) [ 0000000000]
add_ln112                                                             (add              ) [ 0010100000]
tmp_2822                                                              (bitselect        ) [ 0010100000]
trunc_ln112                                                           (trunc            ) [ 0010100000]
P_L0_b_load                                                           (load             ) [ 0010100000]
specpipeline_ln102                                                    (specpipeline     ) [ 0000000000]
speclooptripcount_ln101                                               (speclooptripcount) [ 0000000000]
specloopname_ln101                                                    (specloopname     ) [ 0000000000]
delta                                                                 (partselect       ) [ 0000000000]
sext_ln112_2                                                          (sext             ) [ 0000000000]
tmp_2823                                                              (bitselect        ) [ 0000000000]
icmp_ln112                                                            (icmp             ) [ 0000000000]
tmp_2824                                                              (bitselect        ) [ 0000000000]
or_ln112                                                              (or               ) [ 0000000000]
and_ln112                                                             (and              ) [ 0000000000]
zext_ln112                                                            (zext             ) [ 0000000000]
delta_3                                                               (add              ) [ 0000000000]
sext_ln112_3                                                          (sext             ) [ 0000000000]
tmp_2825                                                              (bitselect        ) [ 0000000000]
xor_ln112                                                             (xor              ) [ 0000000000]
or_ln112_2                                                            (or               ) [ 0000000000]
xor_ln112_1                                                           (xor              ) [ 0000000000]
xor_ln112_2                                                           (xor              ) [ 0000000000]
or_ln112_1                                                            (or               ) [ 0000000000]
and_ln112_1                                                           (and              ) [ 0000000000]
delta_4                                                               (select           ) [ 0000000000]
sext_ln116                                                            (sext             ) [ 0000000000]
sext_ln116_1                                                          (sext             ) [ 0000000000]
sub_ln116                                                             (sub              ) [ 0000000000]
tmp_2826                                                              (bitselect        ) [ 0000000000]
trunc_ln116                                                           (trunc            ) [ 0000000000]
store_ln116                                                           (store            ) [ 0000000000]
tmp_2827                                                              (bitselect        ) [ 0000000000]
xor_ln116                                                             (xor              ) [ 0000000000]
and_ln116                                                             (and              ) [ 0011111110]
xor_ln116_1                                                           (xor              ) [ 0000000000]
and_ln116_1                                                           (and              ) [ 0001010000]
xor_ln116_2                                                           (xor              ) [ 0011111110]
br_ln116                                                              (br               ) [ 0000000000]
br_ln116                                                              (br               ) [ 0000000000]
br_ln116                                                              (br               ) [ 0000000000]
br_ln116                                                              (br               ) [ 0000000000]
conv_i                                                                (sext             ) [ 0011011000]
store_ln116                                                           (store            ) [ 0000000000]
br_ln116                                                              (br               ) [ 0000000000]
store_ln116                                                           (store            ) [ 0000000000]
br_ln116                                                              (br               ) [ 0000000000]
P_L0_W_0_load                                                         (load             ) [ 0010001000]
mul_ln122                                                             (mul              ) [ 0001000100]
shl_ln1                                                               (bitconcatenate   ) [ 0000000000]
sext_ln122                                                            (sext             ) [ 0001000100]
sub_ln122                                                             (sub              ) [ 0000000000]
tmp_2828                                                              (bitselect        ) [ 0000000000]
trunc_ln5                                                             (partselect       ) [ 0000000000]
tmp_2829                                                              (bitselect        ) [ 0000000000]
trunc_ln122                                                           (trunc            ) [ 0000000000]
icmp_ln122                                                            (icmp             ) [ 0000000000]
tmp_2830                                                              (bitselect        ) [ 0000000000]
tmp_2831                                                              (bitselect        ) [ 0000000000]
or_ln122                                                              (or               ) [ 0000000000]
and_ln122                                                             (and              ) [ 0000000000]
zext_ln122                                                            (zext             ) [ 0000000000]
add_ln122                                                             (add              ) [ 0000000000]
store_ln122                                                           (store            ) [ 0000000000]
tmp_2832                                                              (bitselect        ) [ 0000000000]
xor_ln122                                                             (xor              ) [ 0000000000]
and_ln122_1                                                           (and              ) [ 0000000000]
tmp_2833                                                              (bitselect        ) [ 0000000000]
tmp_s                                                                 (partselect       ) [ 0000000000]
icmp_ln122_1                                                          (icmp             ) [ 0000000000]
tmp_2834                                                              (partselect       ) [ 0000000000]
icmp_ln122_2                                                          (icmp             ) [ 0000000000]
icmp_ln122_3                                                          (icmp             ) [ 0000000000]
select_ln122                                                          (select           ) [ 0000000000]
xor_ln122_1                                                           (xor              ) [ 0000000000]
and_ln122_2                                                           (and              ) [ 0000000000]
select_ln122_1                                                        (select           ) [ 0000000000]
and_ln122_3                                                           (and              ) [ 0000000000]
xor_ln122_2                                                           (xor              ) [ 0000000000]
xor_ln122_3                                                           (xor              ) [ 0000000000]
or_ln122_1                                                            (or               ) [ 0000000000]
xor_ln122_4                                                           (xor              ) [ 0000000000]
and_ln122_4                                                           (and              ) [ 0011111110]
and_ln122_5                                                           (and              ) [ 0000000000]
xor_ln122_5                                                           (xor              ) [ 0000000000]
empty                                                                 (and              ) [ 0000000000]
and_ln122_6                                                           (and              ) [ 0010000010]
or_ln122_2                                                            (or               ) [ 0011111110]
br_ln122                                                              (br               ) [ 0000000000]
br_ln122                                                              (br               ) [ 0000000000]
br_ln122                                                              (br               ) [ 0000000000]
br_ln122                                                              (br               ) [ 0000000000]
store_ln122                                                           (store            ) [ 0000000000]
br_ln122                                                              (br               ) [ 0000000000]
store_ln122                                                           (store            ) [ 0000000000]
br_ln122                                                              (br               ) [ 0000000000]
ret_ln125                                                             (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dL_dy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dL_dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_C0_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_C0_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_L0_b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_b"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P_L0_W_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_W_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="o_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="C_C0_z_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_C0_z_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="dL_dy_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dL_dy_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dL_dy_o/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="P_L0_b_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_L0_b_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="2"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P_L0_b_load/2 store_ln116/4 store_ln116/5 store_ln116/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="P_L0_W_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_L0_W_0_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="6"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2"/>
<pin id="163" dir="0" index="4" bw="7" slack="0"/>
<pin id="164" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="166" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P_L0_W_0_load/4 store_ln122/7 store_ln122/8 store_ln122/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv7_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln101_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="o_2_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln101_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln101_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln101_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln101_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln15_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="26" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln109_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="26" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="26" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="dL_dz_o_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="26" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dL_dz_o/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2817_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="26" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2817/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2818_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="26" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2818/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln109_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln109/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln109_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="dL_dz_o_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dL_dz_o_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_2819_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2819/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln109_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln109_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln109_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln109_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln109_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="and_ln109_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln109_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="dL_dz_o_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dL_dz_o_2/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2820_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2820/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln112_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="19" slack="0"/>
<pin id="346" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_2821_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2821/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln112_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln112_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="0" index="1" bw="17" slack="0"/>
<pin id="363" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2822_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="20" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2822/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln112_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="20" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="delta_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="20" slack="1"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="delta/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln112_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_2/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_2823_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="20" slack="1"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2823/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln112_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_2824_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="20" slack="1"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2824/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln112_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln112_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln112_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="delta_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="delta_3/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln112_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_3/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_2825_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2825/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln112_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln112_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_2/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln112_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="1"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln112_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_2/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln112_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln112_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="delta_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="0" index="2" bw="12" slack="0"/>
<pin id="482" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="delta_4/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln116_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln116_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln116_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_2826_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="17" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2826/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln116_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="17" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_2827_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="17" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2827/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln116_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln116_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln116/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln116_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116_1/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln116_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln116_1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln116_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="conv_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="shl_ln1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="26" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="1"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln122_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="26" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_2828_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2828/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_2829_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2829/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln122_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln122_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_2830_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2830/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_2831_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="5" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2831/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln122_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln122_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln122_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln122_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_2832_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="0" index="2" bw="5" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2832/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln122_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln122_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_1/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_2833_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2833/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_s_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln122_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_1/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_2834_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2834/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln122_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_2/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln122_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_3/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln122_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="xor_ln122_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_1/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln122_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_2/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln122_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="and_ln122_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_3/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="xor_ln122_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_2/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="xor_ln122_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_3/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="or_ln122_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_1/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="xor_ln122_4_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_4/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="and_ln122_4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_4/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="and_ln122_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_5/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="xor_ln122_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_5/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="empty_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="and_ln122_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_6/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln122_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_2/7 "/>
</bind>
</comp>

<comp id="791" class="1007" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="16" slack="3"/>
<pin id="794" dir="0" index="2" bw="26" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln122/4 sub_ln122/6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="o_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="814" class="1005" name="conv7_i_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="3"/>
<pin id="816" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv7_i "/>
</bind>
</comp>

<comp id="819" class="1005" name="icmp_ln101_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="823" class="1005" name="C_C0_z_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="1"/>
<pin id="825" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_C0_z_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="dL_dy_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="7" slack="1"/>
<pin id="830" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dL_dy_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="P_L0_b_addr_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="1"/>
<pin id="835" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="P_L0_b_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="P_L0_W_0_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="2"/>
<pin id="841" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="P_L0_W_0_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln112_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="21" slack="1"/>
<pin id="847" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_2822_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2822 "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln112_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="1"/>
<pin id="860" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln112 "/>
</bind>
</comp>

<comp id="863" class="1005" name="P_L0_b_load_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="P_L0_b_load "/>
</bind>
</comp>

<comp id="868" class="1005" name="and_ln116_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln116 "/>
</bind>
</comp>

<comp id="872" class="1005" name="and_ln116_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln116_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="xor_ln116_2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln116_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="conv_i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="885" class="1005" name="P_L0_W_0_load_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="1"/>
<pin id="887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="P_L0_W_0_load "/>
</bind>
</comp>

<comp id="890" class="1005" name="sext_ln122_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln122 "/>
</bind>
</comp>

<comp id="895" class="1005" name="and_ln122_4_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln122_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="and_ln122_6_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln122_6 "/>
</bind>
</comp>

<comp id="903" class="1005" name="or_ln122_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln122_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="82" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="184" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="211"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="115" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="128" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="212" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="218" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="226" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="226" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="226" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="252" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="242" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="234" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="234" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="284" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="292" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="278" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="328" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="344" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="390"><net_src comp="378" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="398" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="391" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="387" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="42" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="436" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="449" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="436" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="444" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="432" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="492"><net_src comp="478" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="486" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="78" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="493" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="493" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="499" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="512" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="512" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="42" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="499" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="499" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="512" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="478" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="22" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="24" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="564"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="86" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="88" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="34" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="30" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="30" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="591" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="581" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="572" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="627" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="639"><net_src comp="38" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="40" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="42" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="597" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="84" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="94" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="674"><net_src comp="661" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="96" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="684"><net_src comp="86" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="689"><net_src comp="676" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="676" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="102" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="648" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="685" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="691" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="654" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="42" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="670" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="648" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="685" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="648" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="685" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="42" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="697" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="634" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="565" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="42" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="743" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="634" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="717" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="42" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="731" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="565" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="767" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="755" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="550" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="561" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="798"><net_src comp="791" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="799"><net_src comp="791" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="800"><net_src comp="791" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="801"><net_src comp="791" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="803"><net_src comp="791" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="804"><net_src comp="791" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="805"><net_src comp="791" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="806"><net_src comp="791" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="810"><net_src comp="104" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="817"><net_src comp="175" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="822"><net_src comp="187" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="108" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="831"><net_src comp="121" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="836"><net_src comp="134" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="842"><net_src comp="151" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="848"><net_src comp="360" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="855"><net_src comp="366" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="861"><net_src comp="374" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="866"><net_src comp="141" pin="7"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="871"><net_src comp="526" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="538" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="544" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="550" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="888"><net_src comp="158" pin="7"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="893"><net_src comp="561" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="898"><net_src comp="755" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="779" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="785" pin="2"/><net_sink comp="903" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P_L0_b | {4 5 }
	Port: P_L0_W_0 | {7 8 }
 - Input state : 
	Port: backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> > : dL_dy | {2 3 }
	Port: backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> > : mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy | {1 }
	Port: backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> > : C_C0_z | {2 3 }
	Port: backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> > : P_L0_b | {2 3 }
	Port: backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> > : P_L0_W_0 | {4 5 }
  - Chain level:
	State 1
		conv7_i : 1
		store_ln101 : 1
	State 2
		icmp_ln101 : 1
		add_ln101 : 1
		br_ln101 : 2
		zext_ln101 : 1
		C_C0_z_addr : 2
		z : 3
		dL_dy_addr : 2
		dL_dy_o : 3
		P_L0_b_addr : 2
		P_L0_b_load : 3
		P_L0_W_0_addr : 2
		store_ln101 : 2
	State 3
		icmp_ln15 : 1
		shl_ln : 1
		select_ln109 : 2
		tmp : 3
		dL_dz_o : 3
		tmp_2817 : 3
		tmp_2818 : 3
		and_ln109 : 4
		zext_ln109 : 4
		dL_dz_o_1 : 5
		tmp_2819 : 6
		xor_ln109 : 4
		or_ln109 : 7
		xor_ln109_1 : 4
		xor_ln109_2 : 7
		or_ln109_1 : 7
		and_ln109_1 : 7
		dL_dz_o_2 : 7
		tmp_2820 : 8
		sext_ln112 : 9
		tmp_2821 : 8
		sext_ln112_1 : 9
		add_ln112 : 10
		tmp_2822 : 11
		trunc_ln112 : 11
	State 4
		sext_ln112_2 : 1
		or_ln112 : 1
		and_ln112 : 1
		zext_ln112 : 1
		delta_3 : 2
		sext_ln112_3 : 3
		tmp_2825 : 4
		or_ln112_2 : 5
		xor_ln112_2 : 5
		or_ln112_1 : 5
		and_ln112_1 : 5
		delta_4 : 5
		sext_ln116_1 : 6
		sub_ln116 : 7
		tmp_2826 : 8
		trunc_ln116 : 8
		store_ln116 : 9
		tmp_2827 : 8
		xor_ln116 : 9
		and_ln116 : 9
		xor_ln116_1 : 9
		and_ln116_1 : 9
		xor_ln116_2 : 9
		br_ln116 : 9
		br_ln116 : 9
		br_ln116 : 9
		conv_i : 6
		mul_ln122 : 7
	State 5
	State 6
		sext_ln122 : 1
		sub_ln122 : 2
	State 7
		tmp_2828 : 1
		trunc_ln5 : 1
		tmp_2829 : 1
		trunc_ln122 : 1
		icmp_ln122 : 2
		tmp_2830 : 1
		tmp_2831 : 1
		or_ln122 : 3
		and_ln122 : 3
		zext_ln122 : 3
		add_ln122 : 4
		store_ln122 : 5
		tmp_2832 : 5
		xor_ln122 : 6
		and_ln122_1 : 6
		tmp_2833 : 1
		tmp_s : 1
		icmp_ln122_1 : 2
		tmp_2834 : 1
		icmp_ln122_2 : 2
		icmp_ln122_3 : 2
		select_ln122 : 6
		xor_ln122_1 : 2
		and_ln122_2 : 3
		select_ln122_1 : 6
		and_ln122_3 : 6
		xor_ln122_2 : 6
		xor_ln122_3 : 7
		or_ln122_1 : 7
		xor_ln122_4 : 2
		and_ln122_4 : 7
		and_ln122_5 : 7
		xor_ln122_5 : 7
		empty : 6
		and_ln122_6 : 6
		or_ln122_2 : 6
		br_ln122 : 6
		br_ln122 : 7
		br_ln122 : 6
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln101_fu_187   |    0    |    0    |    15   |
|          |    icmp_ln15_fu_212   |    0    |    0    |    23   |
|          |   icmp_ln112_fu_398   |    0    |    0    |    16   |
|   icmp   |   icmp_ln122_fu_591   |    0    |    0    |    16   |
|          |  icmp_ln122_1_fu_670  |    0    |    0    |    12   |
|          |  icmp_ln122_2_fu_685  |    0    |    0    |    13   |
|          |  icmp_ln122_3_fu_691  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln101_fu_193   |    0    |    0    |    15   |
|          |    dL_dz_o_1_fu_278   |    0    |    0    |    23   |
|    add   |    add_ln112_fu_360   |    0    |    0    |    26   |
|          |     delta_3_fu_426    |    0    |    0    |    18   |
|          |    add_ln122_fu_627   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln109_fu_226  |    0    |    0    |    26   |
|          |    dL_dz_o_2_fu_328   |    0    |    0    |    16   |
|  select  |     delta_4_fu_478    |    0    |    0    |    16   |
|          |  select_ln122_fu_697  |    0    |    0    |    2    |
|          | select_ln122_1_fu_717 |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln109_fu_292   |    0    |    0    |    2    |
|          |   xor_ln109_1_fu_304  |    0    |    0    |    2    |
|          |   xor_ln109_2_fu_310  |    0    |    0    |    2    |
|          |    xor_ln112_fu_444   |    0    |    0    |    2    |
|          |   xor_ln112_1_fu_455  |    0    |    0    |    2    |
|          |   xor_ln112_2_fu_460  |    0    |    0    |    2    |
|          |    xor_ln116_fu_520   |    0    |    0    |    2    |
|    xor   |   xor_ln116_1_fu_532  |    0    |    0    |    2    |
|          |   xor_ln116_2_fu_544  |    0    |    0    |    2    |
|          |    xor_ln122_fu_642   |    0    |    0    |    2    |
|          |   xor_ln122_1_fu_705  |    0    |    0    |    2    |
|          |   xor_ln122_2_fu_731  |    0    |    0    |    2    |
|          |   xor_ln122_3_fu_737  |    0    |    0    |    2    |
|          |   xor_ln122_4_fu_749  |    0    |    0    |    2    |
|          |   xor_ln122_5_fu_767  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln109_fu_268   |    0    |    0    |    2    |
|          |   and_ln109_1_fu_322  |    0    |    0    |    2    |
|          |    and_ln112_fu_416   |    0    |    0    |    2    |
|          |   and_ln112_1_fu_472  |    0    |    0    |    2    |
|          |    and_ln116_fu_526   |    0    |    0    |    2    |
|          |   and_ln116_1_fu_538  |    0    |    0    |    2    |
|    and   |    and_ln122_fu_617   |    0    |    0    |    2    |
|          |   and_ln122_1_fu_648  |    0    |    0    |    2    |
|          |   and_ln122_2_fu_711  |    0    |    0    |    2    |
|          |   and_ln122_3_fu_725  |    0    |    0    |    2    |
|          |   and_ln122_4_fu_755  |    0    |    0    |    2    |
|          |   and_ln122_5_fu_761  |    0    |    0    |    2    |
|          |      empty_fu_773     |    0    |    0    |    2    |
|          |   and_ln122_6_fu_779  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln116_fu_493   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln109_fu_298    |    0    |    0    |    2    |
|          |   or_ln109_1_fu_316   |    0    |    0    |    2    |
|          |    or_ln112_fu_410    |    0    |    0    |    2    |
|    or    |   or_ln112_2_fu_449   |    0    |    0    |    2    |
|          |   or_ln112_1_fu_466   |    0    |    0    |    2    |
|          |    or_ln122_fu_611    |    0    |    0    |    2    |
|          |   or_ln122_1_fu_743   |    0    |    0    |    2    |
|          |   or_ln122_2_fu_785   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  mulsub  |       grp_fu_791      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     conv7_i_fu_175    |    0    |    0    |    0    |
|          |   sext_ln112_fu_344   |    0    |    0    |    0    |
|          |  sext_ln112_1_fu_356  |    0    |    0    |    0    |
|          |  sext_ln112_2_fu_387  |    0    |    0    |    0    |
|   sext   |  sext_ln112_3_fu_432  |    0    |    0    |    0    |
|          |   sext_ln116_fu_486   |    0    |    0    |    0    |
|          |  sext_ln116_1_fu_489  |    0    |    0    |    0    |
|          |     conv_i_fu_550     |    0    |    0    |    0    |
|          |   sext_ln122_fu_561   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln101_fu_199   |    0    |    0    |    0    |
|   zext   |   zext_ln109_fu_274   |    0    |    0    |    0    |
|          |   zext_ln112_fu_422   |    0    |    0    |    0    |
|          |   zext_ln122_fu_623   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_218     |    0    |    0    |    0    |
|bitconcatenate|    tmp_2820_fu_336    |    0    |    0    |    0    |
|          |    tmp_2821_fu_348    |    0    |    0    |    0    |
|          |     shl_ln1_fu_554    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_234      |    0    |    0    |    0    |
|          |    tmp_2817_fu_252    |    0    |    0    |    0    |
|          |    tmp_2818_fu_260    |    0    |    0    |    0    |
|          |    tmp_2819_fu_284    |    0    |    0    |    0    |
|          |    tmp_2822_fu_366    |    0    |    0    |    0    |
|          |    tmp_2823_fu_391    |    0    |    0    |    0    |
|          |    tmp_2824_fu_403    |    0    |    0    |    0    |
| bitselect|    tmp_2825_fu_436    |    0    |    0    |    0    |
|          |    tmp_2826_fu_499    |    0    |    0    |    0    |
|          |    tmp_2827_fu_512    |    0    |    0    |    0    |
|          |    tmp_2828_fu_565    |    0    |    0    |    0    |
|          |    tmp_2829_fu_581    |    0    |    0    |    0    |
|          |    tmp_2830_fu_597    |    0    |    0    |    0    |
|          |    tmp_2831_fu_604    |    0    |    0    |    0    |
|          |    tmp_2832_fu_634    |    0    |    0    |    0    |
|          |    tmp_2833_fu_654    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     dL_dz_o_fu_242    |    0    |    0    |    0    |
|          |      delta_fu_378     |    0    |    0    |    0    |
|partselect|    trunc_ln5_fu_572   |    0    |    0    |    0    |
|          |      tmp_s_fu_661     |    0    |    0    |    0    |
|          |    tmp_2834_fu_676    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln112_fu_374  |    0    |    0    |    0    |
|   trunc  |   trunc_ln116_fu_507  |    0    |    0    |    0    |
|          |   trunc_ln122_fu_588  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   372   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| C_C0_z_addr_reg_823 |    7   |
|P_L0_W_0_addr_reg_839|    7   |
|P_L0_W_0_load_reg_885|   16   |
| P_L0_b_addr_reg_833 |    7   |
| P_L0_b_load_reg_863 |   16   |
|  add_ln112_reg_845  |   21   |
| and_ln116_1_reg_872 |    1   |
|  and_ln116_reg_868  |    1   |
| and_ln122_4_reg_895 |    1   |
| and_ln122_6_reg_899 |    1   |
|   conv7_i_reg_814   |   32   |
|    conv_i_reg_880   |   32   |
|  dL_dy_addr_reg_828 |    7   |
|  icmp_ln101_reg_819 |    1   |
|      o_reg_807      |    8   |
|  or_ln122_2_reg_903 |    1   |
|  sext_ln122_reg_890 |   32   |
|   tmp_2822_reg_852  |    1   |
| trunc_ln112_reg_858 |    9   |
| xor_ln116_2_reg_876 |    1   |
+---------------------+--------+
|        Total        |   202  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_128 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_141 |  p1  |   3  |  16  |   48   ||    0    ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_158 |  p1  |   2  |  16  |   32   |
|     grp_fu_791    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   156  || 2.38771 ||    0    ||    50   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   50   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   202  |   422  |
+-----------+--------+--------+--------+--------+
