-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_img_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_img_ce0 : OUT STD_LOGIC;
    input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    hidden_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hidden_out_ce0 : OUT STD_LOGIC;
    hidden_out_we0 : OUT STD_LOGIC;
    hidden_out_d0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
end;


architecture behav of bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3E80 : STD_LOGIC_VECTOR (13 downto 0) := "11111010000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv11_4F0 : STD_LOGIC_VECTOR (10 downto 0) := "10011110000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_19 : STD_LOGIC_VECTOR (13 downto 0) := "00000000011001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weights_l1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights_l1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_scale_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bn_scale_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bn_offset_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bn_offset_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln46_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1159_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_279_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_reg_1164 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_reg_1164_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_reg_1164_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_reg_1164_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_2_fu_293_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_reg_1170_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln46_1_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_1180_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal w_reg_1194 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_res_reg_1204_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln17_4_fu_448_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln17_4_reg_1209 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_3_fu_464_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln17_3_reg_1219 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1239_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1244_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1249_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1254_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1259_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1259_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1264 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1264_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1264_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1269_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1269_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1274_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1274_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1274_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1279 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1279_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1279_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1279_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1284_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1284_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1284_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1289 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1289_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1289_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1289_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1294 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1294_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1294_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1294_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1294_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1299 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1299_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1299_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1299_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1299_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1304 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1304_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1304_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1304_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1304_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1309_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1314_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1319_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1324_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1329_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1334_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1339_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1344_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln17_8_fu_711_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_8_reg_1349 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_7_fu_718_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_7_reg_1354 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_12_fu_761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_12_reg_1359 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_15_fu_802_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_15_reg_1365 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_14_fu_809_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_14_reg_1370 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_19_fu_852_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_19_reg_1375 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_22_fu_889_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_22_reg_1381 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_21_fu_896_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_21_reg_1386 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_26_fu_939_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_26_reg_1391 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_29_fu_982_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_29_reg_1397 : STD_LOGIC_VECTOR (4 downto 0);
    signal hidden_out_addr_reg_1413 : STD_LOGIC_VECTOR (9 downto 0);
    signal hidden_out_addr_reg_1413_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal hidden_out_addr_reg_1413_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal hidden_out_addr_reg_1413_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bn_offset_load_reg_1428 : STD_LOGIC_VECTOR (12 downto 0);
    signal bn_offset_load_reg_1428_pp0_iter14_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln48_fu_335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_1_fu_339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_fu_946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal popcount_acc_fu_152 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal popcount_acc_1_fu_1039_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_156 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln46_fu_305_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_160 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_fu_164 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal add_ln41_fu_261_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (13 downto 0);
    signal weights_l1_ce0_local : STD_LOGIC;
    signal input_img_ce0_local : STD_LOGIC;
    signal bn_scale_ce0_local : STD_LOGIC;
    signal bn_offset_ce0_local : STD_LOGIC;
    signal hidden_out_we0_local : STD_LOGIC;
    signal select_ln66_fu_1099_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_ce0_local : STD_LOGIC;
    signal add_ln41_1_fu_287_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1108_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln51_fu_343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln17_fu_354_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln17_fu_366_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln17_fu_374_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln17_1_fu_378_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_fu_394_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln17_2_fu_400_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln17_1_fu_408_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_1_fu_420_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln17_3_fu_426_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_2_fu_442_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln17_5_fu_670_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln17_4_fu_675_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln17_6_fu_681_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln17_2_fu_688_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_5_fu_692_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_7_fu_698_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_6_fu_705_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_9_fu_724_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_8_fu_729_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_10_fu_735_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_9_fu_742_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_11_fu_748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_10_fu_755_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_11_fu_768_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_13_fu_773_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_12_fu_779_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_14_fu_785_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln17_3_fu_792_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_13_fu_796_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_16_fu_815_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_15_fu_820_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_17_fu_826_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_16_fu_833_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_18_fu_839_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_17_fu_846_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_18_fu_859_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_20_fu_864_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_19_fu_870_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_21_fu_876_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_20_fu_883_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_23_fu_902_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_22_fu_907_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_24_fu_913_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_23_fu_920_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_25_fu_926_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_24_fu_933_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_25_fu_952_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_27_fu_957_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_26_fu_963_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_28_fu_969_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_27_fu_976_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_28_fu_999_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln17_30_fu_1004_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln17_4_fu_1010_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1014_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_29_fu_1021_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln17_31_fu_1027_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln54_fu_1035_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_1_fu_992_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_1045_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal bipolar_val_fu_1053_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1117_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_1075_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln66_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_cast_fu_1084_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1108_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1108_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1108_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1117_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1108_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1108_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1117_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component bgn_inference_mac_muladd_11s_5ns_13s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_weights_l1_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_scale_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_offset_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component bgn_inference_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    weights_l1_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_weights_l1_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 16000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_l1_address0,
        ce0 => weights_l1_ce0_local,
        q0 => weights_l1_q0);

    bn_scale_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_scale_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 5,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bn_scale_address0,
        ce0 => bn_scale_ce0_local,
        q0 => bn_scale_q0);

    bn_offset_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_offset_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 13,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bn_offset_address0,
        ce0 => bn_offset_ce0_local,
        q0 => bn_offset_q0);

    mac_muladd_10ns_5ns_5ns_14_4_1_U1 : component bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1108_p0,
        din1 => grp_fu_1108_p1,
        din2 => grp_fu_1108_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1108_p3);

    mac_muladd_11s_5ns_13s_16_4_1_U2 : component bgn_inference_mac_muladd_11s_5ns_13s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bipolar_val_fu_1053_p2,
        din1 => grp_fu_1117_p1,
        din2 => bn_offset_load_reg_1428_pp0_iter14_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1117_p3);

    flow_control_loop_pipe_sequential_init_U : component bgn_inference_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln41_fu_255_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_160 <= select_ln41_2_fu_293_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_160 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln41_fu_255_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_164 <= add_ln41_fu_261_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_164 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln41_fu_255_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_156 <= add_ln46_fu_305_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_156 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    popcount_acc_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    popcount_acc_fu_152 <= ap_const_lv10_0;
                elsif ((ap_enable_reg_pp0_iter13 = ap_const_logic_1)) then 
                    popcount_acc_fu_152 <= popcount_acc_1_fu_1039_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln17_14_reg_1370 <= add_ln17_14_fu_809_p2;
                add_ln17_21_reg_1386 <= add_ln17_21_fu_896_p2;
                add_ln17_3_reg_1219 <= add_ln17_3_fu_464_p2;
                add_ln17_7_reg_1354 <= add_ln17_7_fu_718_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bn_offset_load_reg_1428 <= bn_offset_q0;
                bn_offset_load_reg_1428_pp0_iter14_reg <= bn_offset_load_reg_1428;
                hidden_out_addr_reg_1413 <= zext_ln41_fu_946_p1(10 - 1 downto 0);
                hidden_out_addr_reg_1413_pp0_iter13_reg <= hidden_out_addr_reg_1413;
                hidden_out_addr_reg_1413_pp0_iter14_reg <= hidden_out_addr_reg_1413_pp0_iter13_reg;
                hidden_out_addr_reg_1413_pp0_iter15_reg <= hidden_out_addr_reg_1413_pp0_iter14_reg;
                icmp_ln46_1_reg_1180_pp0_iter10_reg <= icmp_ln46_1_reg_1180_pp0_iter9_reg;
                icmp_ln46_1_reg_1180_pp0_iter11_reg <= icmp_ln46_1_reg_1180_pp0_iter10_reg;
                icmp_ln46_1_reg_1180_pp0_iter12_reg <= icmp_ln46_1_reg_1180_pp0_iter11_reg;
                icmp_ln46_1_reg_1180_pp0_iter13_reg <= icmp_ln46_1_reg_1180_pp0_iter12_reg;
                icmp_ln46_1_reg_1180_pp0_iter14_reg <= icmp_ln46_1_reg_1180_pp0_iter13_reg;
                icmp_ln46_1_reg_1180_pp0_iter15_reg <= icmp_ln46_1_reg_1180_pp0_iter14_reg;
                icmp_ln46_1_reg_1180_pp0_iter2_reg <= icmp_ln46_1_reg_1180_pp0_iter1_reg;
                icmp_ln46_1_reg_1180_pp0_iter3_reg <= icmp_ln46_1_reg_1180_pp0_iter2_reg;
                icmp_ln46_1_reg_1180_pp0_iter4_reg <= icmp_ln46_1_reg_1180_pp0_iter3_reg;
                icmp_ln46_1_reg_1180_pp0_iter5_reg <= icmp_ln46_1_reg_1180_pp0_iter4_reg;
                icmp_ln46_1_reg_1180_pp0_iter6_reg <= icmp_ln46_1_reg_1180_pp0_iter5_reg;
                icmp_ln46_1_reg_1180_pp0_iter7_reg <= icmp_ln46_1_reg_1180_pp0_iter6_reg;
                icmp_ln46_1_reg_1180_pp0_iter8_reg <= icmp_ln46_1_reg_1180_pp0_iter7_reg;
                icmp_ln46_1_reg_1180_pp0_iter9_reg <= icmp_ln46_1_reg_1180_pp0_iter8_reg;
                icmp_ln46_reg_1159_pp0_iter10_reg <= icmp_ln46_reg_1159_pp0_iter9_reg;
                icmp_ln46_reg_1159_pp0_iter11_reg <= icmp_ln46_reg_1159_pp0_iter10_reg;
                icmp_ln46_reg_1159_pp0_iter12_reg <= icmp_ln46_reg_1159_pp0_iter11_reg;
                icmp_ln46_reg_1159_pp0_iter2_reg <= icmp_ln46_reg_1159_pp0_iter1_reg;
                icmp_ln46_reg_1159_pp0_iter3_reg <= icmp_ln46_reg_1159_pp0_iter2_reg;
                icmp_ln46_reg_1159_pp0_iter4_reg <= icmp_ln46_reg_1159_pp0_iter3_reg;
                icmp_ln46_reg_1159_pp0_iter5_reg <= icmp_ln46_reg_1159_pp0_iter4_reg;
                icmp_ln46_reg_1159_pp0_iter6_reg <= icmp_ln46_reg_1159_pp0_iter5_reg;
                icmp_ln46_reg_1159_pp0_iter7_reg <= icmp_ln46_reg_1159_pp0_iter6_reg;
                icmp_ln46_reg_1159_pp0_iter8_reg <= icmp_ln46_reg_1159_pp0_iter7_reg;
                icmp_ln46_reg_1159_pp0_iter9_reg <= icmp_ln46_reg_1159_pp0_iter8_reg;
                select_ln17_12_reg_1359 <= select_ln17_12_fu_761_p3;
                select_ln17_15_reg_1365 <= select_ln17_15_fu_802_p3;
                select_ln17_19_reg_1375 <= select_ln17_19_fu_852_p3;
                select_ln17_22_reg_1381 <= select_ln17_22_fu_889_p3;
                select_ln17_26_reg_1391 <= select_ln17_26_fu_939_p3;
                select_ln17_29_reg_1397 <= select_ln17_29_fu_982_p3;
                select_ln17_4_reg_1209 <= select_ln17_4_fu_448_p3;
                select_ln17_8_reg_1349 <= select_ln17_8_fu_711_p3;
                select_ln41_2_reg_1170_pp0_iter10_reg <= select_ln41_2_reg_1170_pp0_iter9_reg;
                select_ln41_2_reg_1170_pp0_iter11_reg <= select_ln41_2_reg_1170_pp0_iter10_reg;
                select_ln41_2_reg_1170_pp0_iter2_reg <= select_ln41_2_reg_1170_pp0_iter1_reg;
                select_ln41_2_reg_1170_pp0_iter3_reg <= select_ln41_2_reg_1170_pp0_iter2_reg;
                select_ln41_2_reg_1170_pp0_iter4_reg <= select_ln41_2_reg_1170_pp0_iter3_reg;
                select_ln41_2_reg_1170_pp0_iter5_reg <= select_ln41_2_reg_1170_pp0_iter4_reg;
                select_ln41_2_reg_1170_pp0_iter6_reg <= select_ln41_2_reg_1170_pp0_iter5_reg;
                select_ln41_2_reg_1170_pp0_iter7_reg <= select_ln41_2_reg_1170_pp0_iter6_reg;
                select_ln41_2_reg_1170_pp0_iter8_reg <= select_ln41_2_reg_1170_pp0_iter7_reg;
                select_ln41_2_reg_1170_pp0_iter9_reg <= select_ln41_2_reg_1170_pp0_iter8_reg;
                select_ln41_reg_1164_pp0_iter2_reg <= select_ln41_reg_1164_pp0_iter1_reg;
                select_ln41_reg_1164_pp0_iter3_reg <= select_ln41_reg_1164_pp0_iter2_reg;
                tmp_10_reg_1249 <= xnor_res_fu_349_p2(11 downto 11);
                tmp_10_reg_1249_pp0_iter6_reg <= tmp_10_reg_1249;
                tmp_11_reg_1254 <= xnor_res_fu_349_p2(12 downto 12);
                tmp_11_reg_1254_pp0_iter6_reg <= tmp_11_reg_1254;
                tmp_12_reg_1259 <= xnor_res_fu_349_p2(13 downto 13);
                tmp_12_reg_1259_pp0_iter6_reg <= tmp_12_reg_1259;
                tmp_12_reg_1259_pp0_iter7_reg <= tmp_12_reg_1259_pp0_iter6_reg;
                tmp_13_reg_1264 <= xnor_res_fu_349_p2(14 downto 14);
                tmp_13_reg_1264_pp0_iter6_reg <= tmp_13_reg_1264;
                tmp_13_reg_1264_pp0_iter7_reg <= tmp_13_reg_1264_pp0_iter6_reg;
                tmp_14_reg_1269 <= xnor_res_fu_349_p2(15 downto 15);
                tmp_14_reg_1269_pp0_iter6_reg <= tmp_14_reg_1269;
                tmp_14_reg_1269_pp0_iter7_reg <= tmp_14_reg_1269_pp0_iter6_reg;
                tmp_15_reg_1274 <= xnor_res_fu_349_p2(16 downto 16);
                tmp_15_reg_1274_pp0_iter6_reg <= tmp_15_reg_1274;
                tmp_15_reg_1274_pp0_iter7_reg <= tmp_15_reg_1274_pp0_iter6_reg;
                tmp_15_reg_1274_pp0_iter8_reg <= tmp_15_reg_1274_pp0_iter7_reg;
                tmp_16_reg_1279 <= xnor_res_fu_349_p2(17 downto 17);
                tmp_16_reg_1279_pp0_iter6_reg <= tmp_16_reg_1279;
                tmp_16_reg_1279_pp0_iter7_reg <= tmp_16_reg_1279_pp0_iter6_reg;
                tmp_16_reg_1279_pp0_iter8_reg <= tmp_16_reg_1279_pp0_iter7_reg;
                tmp_17_reg_1284 <= xnor_res_fu_349_p2(18 downto 18);
                tmp_17_reg_1284_pp0_iter6_reg <= tmp_17_reg_1284;
                tmp_17_reg_1284_pp0_iter7_reg <= tmp_17_reg_1284_pp0_iter6_reg;
                tmp_17_reg_1284_pp0_iter8_reg <= tmp_17_reg_1284_pp0_iter7_reg;
                tmp_18_reg_1289 <= xnor_res_fu_349_p2(19 downto 19);
                tmp_18_reg_1289_pp0_iter6_reg <= tmp_18_reg_1289;
                tmp_18_reg_1289_pp0_iter7_reg <= tmp_18_reg_1289_pp0_iter6_reg;
                tmp_18_reg_1289_pp0_iter8_reg <= tmp_18_reg_1289_pp0_iter7_reg;
                tmp_19_reg_1294 <= xnor_res_fu_349_p2(20 downto 20);
                tmp_19_reg_1294_pp0_iter6_reg <= tmp_19_reg_1294;
                tmp_19_reg_1294_pp0_iter7_reg <= tmp_19_reg_1294_pp0_iter6_reg;
                tmp_19_reg_1294_pp0_iter8_reg <= tmp_19_reg_1294_pp0_iter7_reg;
                tmp_19_reg_1294_pp0_iter9_reg <= tmp_19_reg_1294_pp0_iter8_reg;
                tmp_20_reg_1299 <= xnor_res_fu_349_p2(21 downto 21);
                tmp_20_reg_1299_pp0_iter6_reg <= tmp_20_reg_1299;
                tmp_20_reg_1299_pp0_iter7_reg <= tmp_20_reg_1299_pp0_iter6_reg;
                tmp_20_reg_1299_pp0_iter8_reg <= tmp_20_reg_1299_pp0_iter7_reg;
                tmp_20_reg_1299_pp0_iter9_reg <= tmp_20_reg_1299_pp0_iter8_reg;
                tmp_21_reg_1304 <= xnor_res_fu_349_p2(22 downto 22);
                tmp_21_reg_1304_pp0_iter6_reg <= tmp_21_reg_1304;
                tmp_21_reg_1304_pp0_iter7_reg <= tmp_21_reg_1304_pp0_iter6_reg;
                tmp_21_reg_1304_pp0_iter8_reg <= tmp_21_reg_1304_pp0_iter7_reg;
                tmp_21_reg_1304_pp0_iter9_reg <= tmp_21_reg_1304_pp0_iter8_reg;
                tmp_22_reg_1309 <= xnor_res_fu_349_p2(23 downto 23);
                tmp_22_reg_1309_pp0_iter10_reg <= tmp_22_reg_1309_pp0_iter9_reg;
                tmp_22_reg_1309_pp0_iter6_reg <= tmp_22_reg_1309;
                tmp_22_reg_1309_pp0_iter7_reg <= tmp_22_reg_1309_pp0_iter6_reg;
                tmp_22_reg_1309_pp0_iter8_reg <= tmp_22_reg_1309_pp0_iter7_reg;
                tmp_22_reg_1309_pp0_iter9_reg <= tmp_22_reg_1309_pp0_iter8_reg;
                tmp_23_reg_1314 <= xnor_res_fu_349_p2(24 downto 24);
                tmp_23_reg_1314_pp0_iter10_reg <= tmp_23_reg_1314_pp0_iter9_reg;
                tmp_23_reg_1314_pp0_iter6_reg <= tmp_23_reg_1314;
                tmp_23_reg_1314_pp0_iter7_reg <= tmp_23_reg_1314_pp0_iter6_reg;
                tmp_23_reg_1314_pp0_iter8_reg <= tmp_23_reg_1314_pp0_iter7_reg;
                tmp_23_reg_1314_pp0_iter9_reg <= tmp_23_reg_1314_pp0_iter8_reg;
                tmp_24_reg_1319 <= xnor_res_fu_349_p2(25 downto 25);
                tmp_24_reg_1319_pp0_iter10_reg <= tmp_24_reg_1319_pp0_iter9_reg;
                tmp_24_reg_1319_pp0_iter6_reg <= tmp_24_reg_1319;
                tmp_24_reg_1319_pp0_iter7_reg <= tmp_24_reg_1319_pp0_iter6_reg;
                tmp_24_reg_1319_pp0_iter8_reg <= tmp_24_reg_1319_pp0_iter7_reg;
                tmp_24_reg_1319_pp0_iter9_reg <= tmp_24_reg_1319_pp0_iter8_reg;
                tmp_25_reg_1324 <= xnor_res_fu_349_p2(26 downto 26);
                tmp_25_reg_1324_pp0_iter10_reg <= tmp_25_reg_1324_pp0_iter9_reg;
                tmp_25_reg_1324_pp0_iter6_reg <= tmp_25_reg_1324;
                tmp_25_reg_1324_pp0_iter7_reg <= tmp_25_reg_1324_pp0_iter6_reg;
                tmp_25_reg_1324_pp0_iter8_reg <= tmp_25_reg_1324_pp0_iter7_reg;
                tmp_25_reg_1324_pp0_iter9_reg <= tmp_25_reg_1324_pp0_iter8_reg;
                tmp_26_reg_1329 <= xnor_res_fu_349_p2(27 downto 27);
                tmp_26_reg_1329_pp0_iter10_reg <= tmp_26_reg_1329_pp0_iter9_reg;
                tmp_26_reg_1329_pp0_iter11_reg <= tmp_26_reg_1329_pp0_iter10_reg;
                tmp_26_reg_1329_pp0_iter6_reg <= tmp_26_reg_1329;
                tmp_26_reg_1329_pp0_iter7_reg <= tmp_26_reg_1329_pp0_iter6_reg;
                tmp_26_reg_1329_pp0_iter8_reg <= tmp_26_reg_1329_pp0_iter7_reg;
                tmp_26_reg_1329_pp0_iter9_reg <= tmp_26_reg_1329_pp0_iter8_reg;
                tmp_27_reg_1334 <= xnor_res_fu_349_p2(28 downto 28);
                tmp_27_reg_1334_pp0_iter10_reg <= tmp_27_reg_1334_pp0_iter9_reg;
                tmp_27_reg_1334_pp0_iter11_reg <= tmp_27_reg_1334_pp0_iter10_reg;
                tmp_27_reg_1334_pp0_iter6_reg <= tmp_27_reg_1334;
                tmp_27_reg_1334_pp0_iter7_reg <= tmp_27_reg_1334_pp0_iter6_reg;
                tmp_27_reg_1334_pp0_iter8_reg <= tmp_27_reg_1334_pp0_iter7_reg;
                tmp_27_reg_1334_pp0_iter9_reg <= tmp_27_reg_1334_pp0_iter8_reg;
                tmp_28_reg_1339 <= xnor_res_fu_349_p2(29 downto 29);
                tmp_28_reg_1339_pp0_iter10_reg <= tmp_28_reg_1339_pp0_iter9_reg;
                tmp_28_reg_1339_pp0_iter11_reg <= tmp_28_reg_1339_pp0_iter10_reg;
                tmp_28_reg_1339_pp0_iter6_reg <= tmp_28_reg_1339;
                tmp_28_reg_1339_pp0_iter7_reg <= tmp_28_reg_1339_pp0_iter6_reg;
                tmp_28_reg_1339_pp0_iter8_reg <= tmp_28_reg_1339_pp0_iter7_reg;
                tmp_28_reg_1339_pp0_iter9_reg <= tmp_28_reg_1339_pp0_iter8_reg;
                tmp_29_reg_1344 <= xnor_res_fu_349_p2(30 downto 30);
                tmp_29_reg_1344_pp0_iter10_reg <= tmp_29_reg_1344_pp0_iter9_reg;
                tmp_29_reg_1344_pp0_iter11_reg <= tmp_29_reg_1344_pp0_iter10_reg;
                tmp_29_reg_1344_pp0_iter12_reg <= tmp_29_reg_1344_pp0_iter11_reg;
                tmp_29_reg_1344_pp0_iter6_reg <= tmp_29_reg_1344;
                tmp_29_reg_1344_pp0_iter7_reg <= tmp_29_reg_1344_pp0_iter6_reg;
                tmp_29_reg_1344_pp0_iter8_reg <= tmp_29_reg_1344_pp0_iter7_reg;
                tmp_29_reg_1344_pp0_iter9_reg <= tmp_29_reg_1344_pp0_iter8_reg;
                tmp_4_reg_1214 <= xnor_res_fu_349_p2(5 downto 5);
                tmp_5_reg_1224 <= xnor_res_fu_349_p2(6 downto 6);
                tmp_6_reg_1229 <= xnor_res_fu_349_p2(7 downto 7);
                tmp_7_reg_1234 <= xnor_res_fu_349_p2(8 downto 8);
                tmp_8_reg_1239 <= xnor_res_fu_349_p2(9 downto 9);
                tmp_8_reg_1239_pp0_iter6_reg <= tmp_8_reg_1239;
                tmp_9_reg_1244 <= xnor_res_fu_349_p2(10 downto 10);
                tmp_9_reg_1244_pp0_iter6_reg <= tmp_9_reg_1244;
                w_reg_1194 <= weights_l1_q0;
                xnor_res_reg_1204 <= xnor_res_fu_349_p2;
                xnor_res_reg_1204_pp0_iter10_reg <= xnor_res_reg_1204_pp0_iter9_reg;
                xnor_res_reg_1204_pp0_iter11_reg <= xnor_res_reg_1204_pp0_iter10_reg;
                xnor_res_reg_1204_pp0_iter12_reg <= xnor_res_reg_1204_pp0_iter11_reg;
                xnor_res_reg_1204_pp0_iter6_reg <= xnor_res_reg_1204;
                xnor_res_reg_1204_pp0_iter7_reg <= xnor_res_reg_1204_pp0_iter6_reg;
                xnor_res_reg_1204_pp0_iter8_reg <= xnor_res_reg_1204_pp0_iter7_reg;
                xnor_res_reg_1204_pp0_iter9_reg <= xnor_res_reg_1204_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln46_1_reg_1180 <= icmp_ln46_1_fu_311_p2;
                icmp_ln46_1_reg_1180_pp0_iter1_reg <= icmp_ln46_1_reg_1180;
                icmp_ln46_reg_1159 <= icmp_ln46_fu_273_p2;
                icmp_ln46_reg_1159_pp0_iter1_reg <= icmp_ln46_reg_1159;
                select_ln41_2_reg_1170 <= select_ln41_2_fu_293_p3;
                select_ln41_2_reg_1170_pp0_iter1_reg <= select_ln41_2_reg_1170;
                select_ln41_reg_1164 <= select_ln41_fu_279_p3;
                select_ln41_reg_1164_pp0_iter1_reg <= select_ln41_reg_1164;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln17_10_fu_755_p2 <= std_logic_vector(unsigned(select_ln17_11_fu_748_p3) + unsigned(ap_const_lv4_1));
    add_ln17_11_fu_768_p2 <= std_logic_vector(unsigned(select_ln17_12_reg_1359) + unsigned(ap_const_lv4_1));
    add_ln17_12_fu_779_p2 <= std_logic_vector(unsigned(select_ln17_13_fu_773_p3) + unsigned(ap_const_lv4_1));
    add_ln17_13_fu_796_p2 <= std_logic_vector(unsigned(zext_ln17_3_fu_792_p1) + unsigned(ap_const_lv5_1));
    add_ln17_14_fu_809_p2 <= std_logic_vector(unsigned(select_ln17_15_fu_802_p3) + unsigned(ap_const_lv5_1));
    add_ln17_15_fu_820_p2 <= std_logic_vector(unsigned(select_ln17_16_fu_815_p3) + unsigned(ap_const_lv5_1));
    add_ln17_16_fu_833_p2 <= std_logic_vector(unsigned(select_ln17_17_fu_826_p3) + unsigned(ap_const_lv5_1));
    add_ln17_17_fu_846_p2 <= std_logic_vector(unsigned(select_ln17_18_fu_839_p3) + unsigned(ap_const_lv5_1));
    add_ln17_18_fu_859_p2 <= std_logic_vector(unsigned(select_ln17_19_reg_1375) + unsigned(ap_const_lv5_1));
    add_ln17_19_fu_870_p2 <= std_logic_vector(unsigned(select_ln17_20_fu_864_p3) + unsigned(ap_const_lv5_1));
    add_ln17_1_fu_420_p2 <= std_logic_vector(unsigned(zext_ln17_1_fu_408_p1) + unsigned(ap_const_lv3_1));
    add_ln17_20_fu_883_p2 <= std_logic_vector(unsigned(select_ln17_21_fu_876_p3) + unsigned(ap_const_lv5_1));
    add_ln17_21_fu_896_p2 <= std_logic_vector(unsigned(select_ln17_22_fu_889_p3) + unsigned(ap_const_lv5_1));
    add_ln17_22_fu_907_p2 <= std_logic_vector(unsigned(select_ln17_23_fu_902_p3) + unsigned(ap_const_lv5_1));
    add_ln17_23_fu_920_p2 <= std_logic_vector(unsigned(select_ln17_24_fu_913_p3) + unsigned(ap_const_lv5_1));
    add_ln17_24_fu_933_p2 <= std_logic_vector(unsigned(select_ln17_25_fu_926_p3) + unsigned(ap_const_lv5_1));
    add_ln17_25_fu_952_p2 <= std_logic_vector(unsigned(select_ln17_26_reg_1391) + unsigned(ap_const_lv5_1));
    add_ln17_26_fu_963_p2 <= std_logic_vector(unsigned(select_ln17_27_fu_957_p3) + unsigned(ap_const_lv5_1));
    add_ln17_27_fu_976_p2 <= std_logic_vector(unsigned(select_ln17_28_fu_969_p3) + unsigned(ap_const_lv5_1));
    add_ln17_28_fu_999_p2 <= std_logic_vector(unsigned(select_ln17_29_reg_1397) + unsigned(ap_const_lv5_1));
    add_ln17_29_fu_1021_p2 <= std_logic_vector(unsigned(zext_ln17_4_fu_1010_p1) + unsigned(ap_const_lv6_1));
    add_ln17_2_fu_442_p2 <= std_logic_vector(unsigned(select_ln17_3_fu_426_p3) + unsigned(ap_const_lv3_1));
    add_ln17_3_fu_464_p2 <= std_logic_vector(unsigned(select_ln17_4_fu_448_p3) + unsigned(ap_const_lv3_1));
    add_ln17_4_fu_675_p2 <= std_logic_vector(unsigned(select_ln17_5_fu_670_p3) + unsigned(ap_const_lv3_1));
    add_ln17_5_fu_692_p2 <= std_logic_vector(unsigned(zext_ln17_2_fu_688_p1) + unsigned(ap_const_lv4_1));
    add_ln17_6_fu_705_p2 <= std_logic_vector(unsigned(select_ln17_7_fu_698_p3) + unsigned(ap_const_lv4_1));
    add_ln17_7_fu_718_p2 <= std_logic_vector(unsigned(select_ln17_8_fu_711_p3) + unsigned(ap_const_lv4_1));
    add_ln17_8_fu_729_p2 <= std_logic_vector(unsigned(select_ln17_9_fu_724_p3) + unsigned(ap_const_lv4_1));
    add_ln17_9_fu_742_p2 <= std_logic_vector(unsigned(select_ln17_10_fu_735_p3) + unsigned(ap_const_lv4_1));
    add_ln17_fu_394_p2 <= std_logic_vector(unsigned(select_ln17_1_fu_378_p3) + unsigned(ap_const_lv2_1));
    add_ln41_1_fu_287_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv10_1));
    add_ln41_fu_261_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv14_1));
    add_ln46_fu_305_p2 <= std_logic_vector(unsigned(select_ln41_fu_279_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln41_fu_255_p2)
    begin
        if (((icmp_ln41_fu_255_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_160)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_164)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_164;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_156)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_156;
        end if; 
    end process;

    bipolar_val_fu_1053_p2 <= std_logic_vector(unsigned(shl_ln_fu_1045_p3) + unsigned(ap_const_lv11_4F0));
    bn_offset_address0 <= zext_ln41_fu_946_p1(10 - 1 downto 0);

    bn_offset_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            bn_offset_ce0_local <= ap_const_logic_1;
        else 
            bn_offset_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bn_scale_address0 <= zext_ln41_fu_946_p1(10 - 1 downto 0);

    bn_scale_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            bn_scale_ce0_local <= ap_const_logic_1;
        else 
            bn_scale_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1108_p0 <= grp_fu_1108_p00(10 - 1 downto 0);
    grp_fu_1108_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_fu_293_p3),14));
    grp_fu_1108_p1 <= ap_const_lv14_19(5 - 1 downto 0);
    grp_fu_1108_p2 <= grp_fu_1108_p20(5 - 1 downto 0);
    grp_fu_1108_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_reg_1164_pp0_iter1_reg),14));
    grp_fu_1117_p1 <= grp_fu_1117_p10(5 - 1 downto 0);
    grp_fu_1117_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bn_scale_q0),16));
    hidden_out_address0 <= hidden_out_addr_reg_1413_pp0_iter15_reg;
    hidden_out_ce0 <= hidden_out_ce0_local;

    hidden_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            hidden_out_ce0_local <= ap_const_logic_1;
        else 
            hidden_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    hidden_out_d0 <= select_ln66_fu_1099_p3;
    hidden_out_we0 <= hidden_out_we0_local;

    hidden_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001, icmp_ln46_1_reg_1180_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln46_1_reg_1180_pp0_iter15_reg = ap_const_lv1_1))) then 
            hidden_out_we0_local <= ap_const_logic_1;
        else 
            hidden_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln41_fu_255_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv14_3E80) else "0";
    icmp_ln46_1_fu_311_p2 <= "1" when (add_ln46_fu_305_p2 = ap_const_lv5_19) else "0";
    icmp_ln46_fu_273_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv5_19) else "0";
    icmp_ln66_fu_1093_p2 <= "1" when (signed(trunc_ln_fu_1075_p4) > signed(ap_const_lv8_0)) else "0";
    input_img_address0 <= zext_ln46_1_fu_339_p1(5 - 1 downto 0);
    input_img_ce0 <= input_img_ce0_local;

    input_img_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            input_img_ce0_local <= ap_const_logic_1;
        else 
            input_img_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    popcount_acc_1_fu_1039_p2 <= std_logic_vector(unsigned(zext_ln54_fu_1035_p1) + unsigned(select_ln41_1_fu_992_p3));
    select_ln17_10_fu_735_p3 <= 
        add_ln17_8_fu_729_p2 when (tmp_9_reg_1244_pp0_iter6_reg(0) = '1') else 
        select_ln17_9_fu_724_p3;
    select_ln17_11_fu_748_p3 <= 
        add_ln17_9_fu_742_p2 when (tmp_10_reg_1249_pp0_iter6_reg(0) = '1') else 
        select_ln17_10_fu_735_p3;
    select_ln17_12_fu_761_p3 <= 
        add_ln17_10_fu_755_p2 when (tmp_11_reg_1254_pp0_iter6_reg(0) = '1') else 
        select_ln17_11_fu_748_p3;
    select_ln17_13_fu_773_p3 <= 
        add_ln17_11_fu_768_p2 when (tmp_12_reg_1259_pp0_iter7_reg(0) = '1') else 
        select_ln17_12_reg_1359;
    select_ln17_14_fu_785_p3 <= 
        add_ln17_12_fu_779_p2 when (tmp_13_reg_1264_pp0_iter7_reg(0) = '1') else 
        select_ln17_13_fu_773_p3;
    select_ln17_15_fu_802_p3 <= 
        add_ln17_13_fu_796_p2 when (tmp_14_reg_1269_pp0_iter7_reg(0) = '1') else 
        zext_ln17_3_fu_792_p1;
    select_ln17_16_fu_815_p3 <= 
        add_ln17_14_reg_1370 when (tmp_15_reg_1274_pp0_iter8_reg(0) = '1') else 
        select_ln17_15_reg_1365;
    select_ln17_17_fu_826_p3 <= 
        add_ln17_15_fu_820_p2 when (tmp_16_reg_1279_pp0_iter8_reg(0) = '1') else 
        select_ln17_16_fu_815_p3;
    select_ln17_18_fu_839_p3 <= 
        add_ln17_16_fu_833_p2 when (tmp_17_reg_1284_pp0_iter8_reg(0) = '1') else 
        select_ln17_17_fu_826_p3;
    select_ln17_19_fu_852_p3 <= 
        add_ln17_17_fu_846_p2 when (tmp_18_reg_1289_pp0_iter8_reg(0) = '1') else 
        select_ln17_18_fu_839_p3;
    select_ln17_1_fu_378_p3 <= 
        select_ln17_fu_366_p3 when (tmp_fu_358_p3(0) = '1') else 
        zext_ln17_fu_374_p1;
    select_ln17_20_fu_864_p3 <= 
        add_ln17_18_fu_859_p2 when (tmp_19_reg_1294_pp0_iter9_reg(0) = '1') else 
        select_ln17_19_reg_1375;
    select_ln17_21_fu_876_p3 <= 
        add_ln17_19_fu_870_p2 when (tmp_20_reg_1299_pp0_iter9_reg(0) = '1') else 
        select_ln17_20_fu_864_p3;
    select_ln17_22_fu_889_p3 <= 
        add_ln17_20_fu_883_p2 when (tmp_21_reg_1304_pp0_iter9_reg(0) = '1') else 
        select_ln17_21_fu_876_p3;
    select_ln17_23_fu_902_p3 <= 
        add_ln17_21_reg_1386 when (tmp_22_reg_1309_pp0_iter10_reg(0) = '1') else 
        select_ln17_22_reg_1381;
    select_ln17_24_fu_913_p3 <= 
        add_ln17_22_fu_907_p2 when (tmp_23_reg_1314_pp0_iter10_reg(0) = '1') else 
        select_ln17_23_fu_902_p3;
    select_ln17_25_fu_926_p3 <= 
        add_ln17_23_fu_920_p2 when (tmp_24_reg_1319_pp0_iter10_reg(0) = '1') else 
        select_ln17_24_fu_913_p3;
    select_ln17_26_fu_939_p3 <= 
        add_ln17_24_fu_933_p2 when (tmp_25_reg_1324_pp0_iter10_reg(0) = '1') else 
        select_ln17_25_fu_926_p3;
    select_ln17_27_fu_957_p3 <= 
        add_ln17_25_fu_952_p2 when (tmp_26_reg_1329_pp0_iter11_reg(0) = '1') else 
        select_ln17_26_reg_1391;
    select_ln17_28_fu_969_p3 <= 
        add_ln17_26_fu_963_p2 when (tmp_27_reg_1334_pp0_iter11_reg(0) = '1') else 
        select_ln17_27_fu_957_p3;
    select_ln17_29_fu_982_p3 <= 
        add_ln17_27_fu_976_p2 when (tmp_28_reg_1339_pp0_iter11_reg(0) = '1') else 
        select_ln17_28_fu_969_p3;
    select_ln17_2_fu_400_p3 <= 
        add_ln17_fu_394_p2 when (tmp_1_fu_386_p3(0) = '1') else 
        select_ln17_1_fu_378_p3;
    select_ln17_30_fu_1004_p3 <= 
        add_ln17_28_fu_999_p2 when (tmp_29_reg_1344_pp0_iter12_reg(0) = '1') else 
        select_ln17_29_reg_1397;
    select_ln17_31_fu_1027_p3 <= 
        add_ln17_29_fu_1021_p2 when (tmp_30_fu_1014_p3(0) = '1') else 
        zext_ln17_4_fu_1010_p1;
    select_ln17_3_fu_426_p3 <= 
        add_ln17_1_fu_420_p2 when (tmp_2_fu_412_p3(0) = '1') else 
        zext_ln17_1_fu_408_p1;
    select_ln17_4_fu_448_p3 <= 
        add_ln17_2_fu_442_p2 when (tmp_3_fu_434_p3(0) = '1') else 
        select_ln17_3_fu_426_p3;
    select_ln17_5_fu_670_p3 <= 
        add_ln17_3_reg_1219 when (tmp_4_reg_1214(0) = '1') else 
        select_ln17_4_reg_1209;
    select_ln17_6_fu_681_p3 <= 
        add_ln17_4_fu_675_p2 when (tmp_5_reg_1224(0) = '1') else 
        select_ln17_5_fu_670_p3;
    select_ln17_7_fu_698_p3 <= 
        add_ln17_5_fu_692_p2 when (tmp_6_reg_1229(0) = '1') else 
        zext_ln17_2_fu_688_p1;
    select_ln17_8_fu_711_p3 <= 
        add_ln17_6_fu_705_p2 when (tmp_7_reg_1234(0) = '1') else 
        select_ln17_7_fu_698_p3;
    select_ln17_9_fu_724_p3 <= 
        add_ln17_7_reg_1354 when (tmp_8_reg_1239_pp0_iter6_reg(0) = '1') else 
        select_ln17_8_reg_1349;
    select_ln17_fu_366_p3 <= 
        ap_const_lv2_2 when (trunc_ln17_fu_354_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln41_1_fu_992_p3 <= 
        ap_const_lv10_0 when (icmp_ln46_reg_1159_pp0_iter12_reg(0) = '1') else 
        popcount_acc_fu_152;
    select_ln41_2_fu_293_p3 <= 
        add_ln41_1_fu_287_p2 when (icmp_ln46_fu_273_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln41_fu_279_p3 <= 
        ap_const_lv5_0 when (icmp_ln46_fu_273_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln66_fu_1099_p3 <= 
        trunc_ln_cast_fu_1084_p4 when (icmp_ln66_fu_1093_p2(0) = '1') else 
        ap_const_lv7_0;
    shl_ln_fu_1045_p3 <= (popcount_acc_1_fu_1039_p2 & ap_const_lv1_0);
    tmp_1_fu_386_p3 <= xnor_res_fu_349_p2(2 downto 2);
    tmp_2_fu_412_p3 <= xnor_res_fu_349_p2(3 downto 3);
    tmp_30_fu_1014_p3 <= xnor_res_reg_1204_pp0_iter12_reg(31 downto 31);
    tmp_3_fu_434_p3 <= xnor_res_fu_349_p2(4 downto 4);
    tmp_fu_358_p3 <= xnor_res_fu_349_p2(1 downto 1);
    trunc_ln17_fu_354_p1 <= xnor_res_fu_349_p2(1 - 1 downto 0);
    trunc_ln_cast_fu_1084_p4 <= grp_fu_1117_p3(14 downto 8);
    trunc_ln_fu_1075_p4 <= grp_fu_1117_p3(15 downto 8);
    weights_l1_address0 <= zext_ln48_fu_335_p1(14 - 1 downto 0);

    weights_l1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            weights_l1_ce0_local <= ap_const_logic_1;
        else 
            weights_l1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    xnor_res_fu_349_p2 <= (xor_ln51_fu_343_p2 xor w_reg_1194);
    xor_ln51_fu_343_p2 <= (input_img_q0 xor ap_const_lv32_FFFFFFFF);
    zext_ln17_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_2_fu_400_p3),3));
    zext_ln17_2_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_6_fu_681_p3),4));
    zext_ln17_3_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_14_fu_785_p3),5));
    zext_ln17_4_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_30_fu_1004_p3),6));
    zext_ln17_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln17_fu_354_p1),2));
    zext_ln41_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_reg_1170_pp0_iter11_reg),64));
    zext_ln46_1_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_reg_1164_pp0_iter3_reg),64));
    zext_ln48_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1108_p3),64));
    zext_ln54_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_31_fu_1027_p3),10));
end behav;
