{"vcs1":{"timestamp_begin":1699100244.567532153, "rt":1.15, "ut":0.21, "st":0.22}}
{"vcselab":{"timestamp_begin":1699100245.795007217, "rt":1.07, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1699100246.934025693, "rt":0.31, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699100244.022855017}
{"VCS_COMP_START_TIME": 1699100244.022855017}
{"VCS_COMP_END_TIME": 1699100248.493114329}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329756}}
{"stitch_vcselab": {"peak_mem": 215276}}
