A 5 u Ic_cell_template 5cacf2778c0d.03.7f.00.00.01.00.48.f6 1 4 9 0
V v 1 2 5cacfa912b21.03.7f.00.00.01.00.48.f6
F f 1 "decoder.iccel_1"
F o 0 
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/decoder/viewpoints/decoder_SDL_HIER" 1 Eddm_design_viewpoint 5cacf2778a27.03.7f.00.00.01.00.48.f6 5cacf2778a26.03.7f.00.00.01.00.48.f6
R csduv 3 "$VLSI/Project/and3/and3" 1 Ic_cell_template 5cabac5a4737.03.7f.00.00.01.00.54.00 5cabaa8ecb0c.03.7f.00.00.01.00.54.00
R csduv 4 "$VLSI/Project/inv/inv" 1 Ic_cell_template 5ca25f94f421.03.7f.00.00.01.00.59.2d 5ca25d6ba202.03.7f.00.00.01.00.59.2d
R csduv 5 "$GENERIC13/process/vias/M3M4" 15 Ic_cell_template 4a60aad6d285.03.93.22.28.e1.00.3a.ee 4a561bb13417.03.93.22.28.e1.00.25.b6
R csduv 6 "$GENERIC13/process/vias/M4M5" 15 Ic_cell_template 4a561c1a8648.03.93.22.28.e1.00.26.11 4a561bdc32ae.03.93.22.28.e1.00.25.b6
R csduv 7 "$GENERIC13/process/vias/M5M6" 11 Ic_cell_template 4a561e0a8c79.03.93.22.28.e1.00.29.be 4a561db49214.03.93.22.28.e1.00.29.6f
R csdni 8 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
