#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19e5230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19e53c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19d72d0 .functor NOT 1, L_0x1a3ac00, C4<0>, C4<0>, C4<0>;
L_0x1a3a9e0 .functor XOR 2, L_0x1a3a880, L_0x1a3a940, C4<00>, C4<00>;
L_0x1a3aaf0 .functor XOR 2, L_0x1a3a9e0, L_0x1a3aa50, C4<00>, C4<00>;
v0x1a34870_0 .net *"_ivl_10", 1 0, L_0x1a3aa50;  1 drivers
v0x1a34970_0 .net *"_ivl_12", 1 0, L_0x1a3aaf0;  1 drivers
v0x1a34a50_0 .net *"_ivl_2", 1 0, L_0x1a37c30;  1 drivers
v0x1a34b10_0 .net *"_ivl_4", 1 0, L_0x1a3a880;  1 drivers
v0x1a34bf0_0 .net *"_ivl_6", 1 0, L_0x1a3a940;  1 drivers
v0x1a34d20_0 .net *"_ivl_8", 1 0, L_0x1a3a9e0;  1 drivers
v0x1a34e00_0 .net "a", 0 0, v0x1a30740_0;  1 drivers
v0x1a34ea0_0 .net "b", 0 0, v0x1a307e0_0;  1 drivers
v0x1a34f40_0 .net "c", 0 0, v0x1a30880_0;  1 drivers
v0x1a34fe0_0 .var "clk", 0 0;
v0x1a35080_0 .net "d", 0 0, v0x1a309c0_0;  1 drivers
v0x1a35120_0 .net "out_pos_dut", 0 0, L_0x1a3a550;  1 drivers
v0x1a351c0_0 .net "out_pos_ref", 0 0, L_0x1a366f0;  1 drivers
v0x1a35260_0 .net "out_sop_dut", 0 0, L_0x1a37a60;  1 drivers
v0x1a35300_0 .net "out_sop_ref", 0 0, L_0x1a0aef0;  1 drivers
v0x1a353a0_0 .var/2u "stats1", 223 0;
v0x1a35440_0 .var/2u "strobe", 0 0;
v0x1a354e0_0 .net "tb_match", 0 0, L_0x1a3ac00;  1 drivers
v0x1a355b0_0 .net "tb_mismatch", 0 0, L_0x19d72d0;  1 drivers
v0x1a35650_0 .net "wavedrom_enable", 0 0, v0x1a30c90_0;  1 drivers
v0x1a35720_0 .net "wavedrom_title", 511 0, v0x1a30d30_0;  1 drivers
L_0x1a37c30 .concat [ 1 1 0 0], L_0x1a366f0, L_0x1a0aef0;
L_0x1a3a880 .concat [ 1 1 0 0], L_0x1a366f0, L_0x1a0aef0;
L_0x1a3a940 .concat [ 1 1 0 0], L_0x1a3a550, L_0x1a37a60;
L_0x1a3aa50 .concat [ 1 1 0 0], L_0x1a366f0, L_0x1a0aef0;
L_0x1a3ac00 .cmp/eeq 2, L_0x1a37c30, L_0x1a3aaf0;
S_0x19e5550 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19e53c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19d76b0 .functor AND 1, v0x1a30880_0, v0x1a309c0_0, C4<1>, C4<1>;
L_0x19d7a90 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x19d7e70 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x19d80f0 .functor AND 1, L_0x19d7a90, L_0x19d7e70, C4<1>, C4<1>;
L_0x19efdc0 .functor AND 1, L_0x19d80f0, v0x1a30880_0, C4<1>, C4<1>;
L_0x1a0aef0 .functor OR 1, L_0x19d76b0, L_0x19efdc0, C4<0>, C4<0>;
L_0x1a35b70 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a35be0 .functor OR 1, L_0x1a35b70, v0x1a309c0_0, C4<0>, C4<0>;
L_0x1a35cf0 .functor AND 1, v0x1a30880_0, L_0x1a35be0, C4<1>, C4<1>;
L_0x1a35db0 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a35e80 .functor OR 1, L_0x1a35db0, v0x1a307e0_0, C4<0>, C4<0>;
L_0x1a35ef0 .functor AND 1, L_0x1a35cf0, L_0x1a35e80, C4<1>, C4<1>;
L_0x1a36070 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a360e0 .functor OR 1, L_0x1a36070, v0x1a309c0_0, C4<0>, C4<0>;
L_0x1a36000 .functor AND 1, v0x1a30880_0, L_0x1a360e0, C4<1>, C4<1>;
L_0x1a36270 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a36370 .functor OR 1, L_0x1a36270, v0x1a309c0_0, C4<0>, C4<0>;
L_0x1a36430 .functor AND 1, L_0x1a36000, L_0x1a36370, C4<1>, C4<1>;
L_0x1a365e0 .functor XNOR 1, L_0x1a35ef0, L_0x1a36430, C4<0>, C4<0>;
v0x19d6c00_0 .net *"_ivl_0", 0 0, L_0x19d76b0;  1 drivers
v0x19d7000_0 .net *"_ivl_12", 0 0, L_0x1a35b70;  1 drivers
v0x19d73e0_0 .net *"_ivl_14", 0 0, L_0x1a35be0;  1 drivers
v0x19d77c0_0 .net *"_ivl_16", 0 0, L_0x1a35cf0;  1 drivers
v0x19d7ba0_0 .net *"_ivl_18", 0 0, L_0x1a35db0;  1 drivers
v0x19d7f80_0 .net *"_ivl_2", 0 0, L_0x19d7a90;  1 drivers
v0x19d8200_0 .net *"_ivl_20", 0 0, L_0x1a35e80;  1 drivers
v0x1a2ecb0_0 .net *"_ivl_24", 0 0, L_0x1a36070;  1 drivers
v0x1a2ed90_0 .net *"_ivl_26", 0 0, L_0x1a360e0;  1 drivers
v0x1a2ee70_0 .net *"_ivl_28", 0 0, L_0x1a36000;  1 drivers
v0x1a2ef50_0 .net *"_ivl_30", 0 0, L_0x1a36270;  1 drivers
v0x1a2f030_0 .net *"_ivl_32", 0 0, L_0x1a36370;  1 drivers
v0x1a2f110_0 .net *"_ivl_36", 0 0, L_0x1a365e0;  1 drivers
L_0x7f0cb0296018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a2f1d0_0 .net *"_ivl_38", 0 0, L_0x7f0cb0296018;  1 drivers
v0x1a2f2b0_0 .net *"_ivl_4", 0 0, L_0x19d7e70;  1 drivers
v0x1a2f390_0 .net *"_ivl_6", 0 0, L_0x19d80f0;  1 drivers
v0x1a2f470_0 .net *"_ivl_8", 0 0, L_0x19efdc0;  1 drivers
v0x1a2f550_0 .net "a", 0 0, v0x1a30740_0;  alias, 1 drivers
v0x1a2f610_0 .net "b", 0 0, v0x1a307e0_0;  alias, 1 drivers
v0x1a2f6d0_0 .net "c", 0 0, v0x1a30880_0;  alias, 1 drivers
v0x1a2f790_0 .net "d", 0 0, v0x1a309c0_0;  alias, 1 drivers
v0x1a2f850_0 .net "out_pos", 0 0, L_0x1a366f0;  alias, 1 drivers
v0x1a2f910_0 .net "out_sop", 0 0, L_0x1a0aef0;  alias, 1 drivers
v0x1a2f9d0_0 .net "pos0", 0 0, L_0x1a35ef0;  1 drivers
v0x1a2fa90_0 .net "pos1", 0 0, L_0x1a36430;  1 drivers
L_0x1a366f0 .functor MUXZ 1, L_0x7f0cb0296018, L_0x1a35ef0, L_0x1a365e0, C4<>;
S_0x1a2fc10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19e53c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a30740_0 .var "a", 0 0;
v0x1a307e0_0 .var "b", 0 0;
v0x1a30880_0 .var "c", 0 0;
v0x1a30920_0 .net "clk", 0 0, v0x1a34fe0_0;  1 drivers
v0x1a309c0_0 .var "d", 0 0;
v0x1a30ab0_0 .var/2u "fail", 0 0;
v0x1a30b50_0 .var/2u "fail1", 0 0;
v0x1a30bf0_0 .net "tb_match", 0 0, L_0x1a3ac00;  alias, 1 drivers
v0x1a30c90_0 .var "wavedrom_enable", 0 0;
v0x1a30d30_0 .var "wavedrom_title", 511 0;
E_0x19e3ba0/0 .event negedge, v0x1a30920_0;
E_0x19e3ba0/1 .event posedge, v0x1a30920_0;
E_0x19e3ba0 .event/or E_0x19e3ba0/0, E_0x19e3ba0/1;
S_0x1a2ff40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a2fc10;
 .timescale -12 -12;
v0x1a30180_0 .var/2s "i", 31 0;
E_0x19e3a40 .event posedge, v0x1a30920_0;
S_0x1a30280 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a2fc10;
 .timescale -12 -12;
v0x1a30480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a30560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a2fc10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a30f10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19e53c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a368a0 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a36930 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a36ad0 .functor AND 1, L_0x1a368a0, L_0x1a36930, C4<1>, C4<1>;
L_0x1a36be0 .functor NOT 1, v0x1a30880_0, C4<0>, C4<0>, C4<0>;
L_0x1a36d90 .functor AND 1, L_0x1a36ad0, L_0x1a36be0, C4<1>, C4<1>;
L_0x1a36ea0 .functor NOT 1, v0x1a309c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a37060 .functor AND 1, L_0x1a36d90, L_0x1a36ea0, C4<1>, C4<1>;
L_0x1a37170 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a37340 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a373b0 .functor AND 1, L_0x1a37170, L_0x1a37340, C4<1>, C4<1>;
L_0x1a37520 .functor AND 1, L_0x1a373b0, v0x1a30880_0, C4<1>, C4<1>;
L_0x1a37590 .functor AND 1, L_0x1a37520, v0x1a309c0_0, C4<1>, C4<1>;
L_0x1a376c0 .functor OR 1, L_0x1a37060, L_0x1a37590, C4<0>, C4<0>;
L_0x1a377d0 .functor AND 1, v0x1a30740_0, v0x1a307e0_0, C4<1>, C4<1>;
L_0x1a37650 .functor AND 1, L_0x1a377d0, v0x1a30880_0, C4<1>, C4<1>;
L_0x1a37910 .functor AND 1, L_0x1a37650, v0x1a309c0_0, C4<1>, C4<1>;
L_0x1a37a60 .functor OR 1, L_0x1a376c0, L_0x1a37910, C4<0>, C4<0>;
L_0x1a37bc0 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a37cd0 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a37d40 .functor OR 1, L_0x1a37bc0, L_0x1a37cd0, C4<0>, C4<0>;
L_0x1a37f00 .functor NOT 1, v0x1a30880_0, C4<0>, C4<0>, C4<0>;
L_0x1a37f70 .functor OR 1, L_0x1a37d40, L_0x1a37f00, C4<0>, C4<0>;
L_0x1a38140 .functor NOT 1, v0x1a309c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a381b0 .functor OR 1, L_0x1a37f70, L_0x1a38140, C4<0>, C4<0>;
L_0x1a38390 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a38400 .functor OR 1, v0x1a30740_0, L_0x1a38390, C4<0>, C4<0>;
L_0x1a385a0 .functor NOT 1, v0x1a30880_0, C4<0>, C4<0>, C4<0>;
L_0x1a38610 .functor OR 1, L_0x1a38400, L_0x1a385a0, C4<0>, C4<0>;
L_0x1a38810 .functor NOT 1, v0x1a309c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a38880 .functor OR 1, L_0x1a38610, L_0x1a38810, C4<0>, C4<0>;
L_0x1a38a90 .functor AND 1, L_0x1a381b0, L_0x1a38880, C4<1>, C4<1>;
L_0x1a38ba0 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a38d20 .functor OR 1, L_0x1a38ba0, v0x1a307e0_0, C4<0>, C4<0>;
L_0x1a38de0 .functor NOT 1, v0x1a30880_0, C4<0>, C4<0>, C4<0>;
L_0x1a38f70 .functor OR 1, L_0x1a38d20, L_0x1a38de0, C4<0>, C4<0>;
L_0x1a39080 .functor NOT 1, v0x1a309c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a39220 .functor OR 1, L_0x1a38f70, L_0x1a39080, C4<0>, C4<0>;
L_0x1a39330 .functor AND 1, L_0x1a38a90, L_0x1a39220, C4<1>, C4<1>;
L_0x1a390f0 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a39160 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a39590 .functor OR 1, L_0x1a390f0, L_0x1a39160, C4<0>, C4<0>;
L_0x1a39650 .functor OR 1, L_0x1a39590, v0x1a30880_0, C4<0>, C4<0>;
L_0x1a39870 .functor NOT 1, v0x1a309c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a398e0 .functor OR 1, L_0x1a39650, L_0x1a39870, C4<0>, C4<0>;
L_0x1a39b60 .functor AND 1, L_0x1a39330, L_0x1a398e0, C4<1>, C4<1>;
L_0x1a39c70 .functor NOT 1, v0x1a30740_0, C4<0>, C4<0>, C4<0>;
L_0x1a39e60 .functor NOT 1, v0x1a307e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a39ed0 .functor OR 1, L_0x1a39c70, L_0x1a39e60, C4<0>, C4<0>;
L_0x1a3a170 .functor NOT 1, v0x1a30880_0, C4<0>, C4<0>, C4<0>;
L_0x1a3a1e0 .functor OR 1, L_0x1a39ed0, L_0x1a3a170, C4<0>, C4<0>;
L_0x1a3a490 .functor OR 1, L_0x1a3a1e0, v0x1a309c0_0, C4<0>, C4<0>;
L_0x1a3a550 .functor AND 1, L_0x1a39b60, L_0x1a3a490, C4<1>, C4<1>;
v0x1a310d0_0 .net *"_ivl_0", 0 0, L_0x1a368a0;  1 drivers
v0x1a311b0_0 .net *"_ivl_10", 0 0, L_0x1a36ea0;  1 drivers
v0x1a31290_0 .net *"_ivl_100", 0 0, L_0x1a3a490;  1 drivers
v0x1a31380_0 .net *"_ivl_12", 0 0, L_0x1a37060;  1 drivers
v0x1a31460_0 .net *"_ivl_14", 0 0, L_0x1a37170;  1 drivers
v0x1a31590_0 .net *"_ivl_16", 0 0, L_0x1a37340;  1 drivers
v0x1a31670_0 .net *"_ivl_18", 0 0, L_0x1a373b0;  1 drivers
v0x1a31750_0 .net *"_ivl_2", 0 0, L_0x1a36930;  1 drivers
v0x1a31830_0 .net *"_ivl_20", 0 0, L_0x1a37520;  1 drivers
v0x1a319a0_0 .net *"_ivl_22", 0 0, L_0x1a37590;  1 drivers
v0x1a31a80_0 .net *"_ivl_24", 0 0, L_0x1a376c0;  1 drivers
v0x1a31b60_0 .net *"_ivl_26", 0 0, L_0x1a377d0;  1 drivers
v0x1a31c40_0 .net *"_ivl_28", 0 0, L_0x1a37650;  1 drivers
v0x1a31d20_0 .net *"_ivl_30", 0 0, L_0x1a37910;  1 drivers
v0x1a31e00_0 .net *"_ivl_34", 0 0, L_0x1a37bc0;  1 drivers
v0x1a31ee0_0 .net *"_ivl_36", 0 0, L_0x1a37cd0;  1 drivers
v0x1a31fc0_0 .net *"_ivl_38", 0 0, L_0x1a37d40;  1 drivers
v0x1a321b0_0 .net *"_ivl_4", 0 0, L_0x1a36ad0;  1 drivers
v0x1a32290_0 .net *"_ivl_40", 0 0, L_0x1a37f00;  1 drivers
v0x1a32370_0 .net *"_ivl_42", 0 0, L_0x1a37f70;  1 drivers
v0x1a32450_0 .net *"_ivl_44", 0 0, L_0x1a38140;  1 drivers
v0x1a32530_0 .net *"_ivl_46", 0 0, L_0x1a381b0;  1 drivers
v0x1a32610_0 .net *"_ivl_48", 0 0, L_0x1a38390;  1 drivers
v0x1a326f0_0 .net *"_ivl_50", 0 0, L_0x1a38400;  1 drivers
v0x1a327d0_0 .net *"_ivl_52", 0 0, L_0x1a385a0;  1 drivers
v0x1a328b0_0 .net *"_ivl_54", 0 0, L_0x1a38610;  1 drivers
v0x1a32990_0 .net *"_ivl_56", 0 0, L_0x1a38810;  1 drivers
v0x1a32a70_0 .net *"_ivl_58", 0 0, L_0x1a38880;  1 drivers
v0x1a32b50_0 .net *"_ivl_6", 0 0, L_0x1a36be0;  1 drivers
v0x1a32c30_0 .net *"_ivl_60", 0 0, L_0x1a38a90;  1 drivers
v0x1a32d10_0 .net *"_ivl_62", 0 0, L_0x1a38ba0;  1 drivers
v0x1a32df0_0 .net *"_ivl_64", 0 0, L_0x1a38d20;  1 drivers
v0x1a32ed0_0 .net *"_ivl_66", 0 0, L_0x1a38de0;  1 drivers
v0x1a331c0_0 .net *"_ivl_68", 0 0, L_0x1a38f70;  1 drivers
v0x1a332a0_0 .net *"_ivl_70", 0 0, L_0x1a39080;  1 drivers
v0x1a33380_0 .net *"_ivl_72", 0 0, L_0x1a39220;  1 drivers
v0x1a33460_0 .net *"_ivl_74", 0 0, L_0x1a39330;  1 drivers
v0x1a33540_0 .net *"_ivl_76", 0 0, L_0x1a390f0;  1 drivers
v0x1a33620_0 .net *"_ivl_78", 0 0, L_0x1a39160;  1 drivers
v0x1a33700_0 .net *"_ivl_8", 0 0, L_0x1a36d90;  1 drivers
v0x1a337e0_0 .net *"_ivl_80", 0 0, L_0x1a39590;  1 drivers
v0x1a338c0_0 .net *"_ivl_82", 0 0, L_0x1a39650;  1 drivers
v0x1a339a0_0 .net *"_ivl_84", 0 0, L_0x1a39870;  1 drivers
v0x1a33a80_0 .net *"_ivl_86", 0 0, L_0x1a398e0;  1 drivers
v0x1a33b60_0 .net *"_ivl_88", 0 0, L_0x1a39b60;  1 drivers
v0x1a33c40_0 .net *"_ivl_90", 0 0, L_0x1a39c70;  1 drivers
v0x1a33d20_0 .net *"_ivl_92", 0 0, L_0x1a39e60;  1 drivers
v0x1a33e00_0 .net *"_ivl_94", 0 0, L_0x1a39ed0;  1 drivers
v0x1a33ee0_0 .net *"_ivl_96", 0 0, L_0x1a3a170;  1 drivers
v0x1a33fc0_0 .net *"_ivl_98", 0 0, L_0x1a3a1e0;  1 drivers
v0x1a340a0_0 .net "a", 0 0, v0x1a30740_0;  alias, 1 drivers
v0x1a34140_0 .net "b", 0 0, v0x1a307e0_0;  alias, 1 drivers
v0x1a34230_0 .net "c", 0 0, v0x1a30880_0;  alias, 1 drivers
v0x1a34320_0 .net "d", 0 0, v0x1a309c0_0;  alias, 1 drivers
v0x1a34410_0 .net "out_pos", 0 0, L_0x1a3a550;  alias, 1 drivers
v0x1a344d0_0 .net "out_sop", 0 0, L_0x1a37a60;  alias, 1 drivers
S_0x1a34650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19e53c0;
 .timescale -12 -12;
E_0x19cc9f0 .event anyedge, v0x1a35440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a35440_0;
    %nor/r;
    %assign/vec4 v0x1a35440_0, 0;
    %wait E_0x19cc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a2fc10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a30ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a30b50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a2fc10;
T_4 ;
    %wait E_0x19e3ba0;
    %load/vec4 v0x1a30bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a30ab0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a2fc10;
T_5 ;
    %wait E_0x19e3a40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %wait E_0x19e3a40;
    %load/vec4 v0x1a30ab0_0;
    %store/vec4 v0x1a30b50_0, 0, 1;
    %fork t_1, S_0x1a2ff40;
    %jmp t_0;
    .scope S_0x1a2ff40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a30180_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a30180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19e3a40;
    %load/vec4 v0x1a30180_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a30180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a30180_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a2fc10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19e3ba0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a309c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a30880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a307e0_0, 0;
    %assign/vec4 v0x1a30740_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a30ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a30b50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19e53c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a34fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a35440_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19e53c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a34fe0_0;
    %inv;
    %store/vec4 v0x1a34fe0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19e53c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a30920_0, v0x1a355b0_0, v0x1a34e00_0, v0x1a34ea0_0, v0x1a34f40_0, v0x1a35080_0, v0x1a35300_0, v0x1a35260_0, v0x1a351c0_0, v0x1a35120_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19e53c0;
T_9 ;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19e53c0;
T_10 ;
    %wait E_0x19e3ba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a353a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
    %load/vec4 v0x1a354e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a353a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a35300_0;
    %load/vec4 v0x1a35300_0;
    %load/vec4 v0x1a35260_0;
    %xor;
    %load/vec4 v0x1a35300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a351c0_0;
    %load/vec4 v0x1a351c0_0;
    %load/vec4 v0x1a35120_0;
    %xor;
    %load/vec4 v0x1a351c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a353a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a353a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response32/top_module.sv";
