{
  "module_name": "i915_reg.h",
  "hash_id": "a53dbf3dc967f52921ab08ce8d6205c60a730f40e146a42c56b163d5f72e5ec3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/i915_reg.h",
  "human_readable_source": " \n\n#ifndef _I915_REG_H_\n#define _I915_REG_H_\n\n#include \"i915_reg_defs.h\"\n#include \"display/intel_display_reg_defs.h\"\n\n \n\n#define GU_CNTL_PROTECTED\t\t_MMIO(0x10100C)\n#define   DEPRESENT\t\t\tREG_BIT(9)\n\n#define GU_CNTL\t\t\t\t_MMIO(0x101010)\n#define   LMEM_INIT\t\t\tREG_BIT(7)\n#define   DRIVERFLR\t\t\tREG_BIT(31)\n#define GU_DEBUG\t\t\t_MMIO(0x101018)\n#define   DRIVERFLR_STATUS\t\tREG_BIT(31)\n\n#define GEN6_STOLEN_RESERVED\t\t_MMIO(0x1082C0)\n#define GEN6_STOLEN_RESERVED_ADDR_MASK\t(0xFFF << 20)\n#define GEN7_STOLEN_RESERVED_ADDR_MASK\t(0x3FFF << 18)\n#define GEN6_STOLEN_RESERVED_SIZE_MASK\t(3 << 4)\n#define GEN6_STOLEN_RESERVED_1M\t\t(0 << 4)\n#define GEN6_STOLEN_RESERVED_512K\t(1 << 4)\n#define GEN6_STOLEN_RESERVED_256K\t(2 << 4)\n#define GEN6_STOLEN_RESERVED_128K\t(3 << 4)\n#define GEN7_STOLEN_RESERVED_SIZE_MASK\t(1 << 5)\n#define GEN7_STOLEN_RESERVED_1M\t\t(0 << 5)\n#define GEN7_STOLEN_RESERVED_256K\t(1 << 5)\n#define GEN8_STOLEN_RESERVED_SIZE_MASK\t(3 << 7)\n#define GEN8_STOLEN_RESERVED_1M\t\t(0 << 7)\n#define GEN8_STOLEN_RESERVED_2M\t\t(1 << 7)\n#define GEN8_STOLEN_RESERVED_4M\t\t(2 << 7)\n#define GEN8_STOLEN_RESERVED_8M\t\t(3 << 7)\n#define GEN6_STOLEN_RESERVED_ENABLE\t(1 << 0)\n#define GEN11_STOLEN_RESERVED_ADDR_MASK\t(0xFFFFFFFFFFFULL << 20)\n\n#define _VGA_MSR_WRITE _MMIO(0x3c2)\n\n#define _GEN7_PIPEA_DE_LOAD_SL\t0x70068\n#define _GEN7_PIPEB_DE_LOAD_SL\t0x71068\n#define GEN7_PIPE_DE_LOAD_SL(pipe) _MMIO_PIPE(pipe, _GEN7_PIPEA_DE_LOAD_SL, _GEN7_PIPEB_DE_LOAD_SL)\n\n \n#define DEBUG_RESET_I830\t\t_MMIO(0x6070)\n#define  DEBUG_RESET_FULL\t\t(1 << 7)\n#define  DEBUG_RESET_RENDER\t\t(1 << 8)\n#define  DEBUG_RESET_DISPLAY\t\t(1 << 9)\n\n \n#define VLV_IOSF_DOORBELL_REQ\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x2100)\n#define   IOSF_DEVFN_SHIFT\t\t\t24\n#define   IOSF_OPCODE_SHIFT\t\t\t16\n#define   IOSF_PORT_SHIFT\t\t\t8\n#define   IOSF_BYTE_ENABLES_SHIFT\t\t4\n#define   IOSF_BAR_SHIFT\t\t\t1\n#define   IOSF_SB_BUSY\t\t\t\t(1 << 0)\n#define   IOSF_PORT_BUNIT\t\t\t0x03\n#define   IOSF_PORT_PUNIT\t\t\t0x04\n#define   IOSF_PORT_NC\t\t\t\t0x11\n#define   IOSF_PORT_DPIO\t\t\t0x12\n#define   IOSF_PORT_GPIO_NC\t\t\t0x13\n#define   IOSF_PORT_CCK\t\t\t\t0x14\n#define   IOSF_PORT_DPIO_2\t\t\t0x1a\n#define   IOSF_PORT_FLISDSI\t\t\t0x1b\n#define   IOSF_PORT_GPIO_SC\t\t\t0x48\n#define   IOSF_PORT_GPIO_SUS\t\t\t0xa8\n#define   IOSF_PORT_CCU\t\t\t\t0xa9\n#define   CHV_IOSF_PORT_GPIO_N\t\t\t0x13\n#define   CHV_IOSF_PORT_GPIO_SE\t\t\t0x48\n#define   CHV_IOSF_PORT_GPIO_E\t\t\t0xa8\n#define   CHV_IOSF_PORT_GPIO_SW\t\t\t0xb2\n#define VLV_IOSF_DATA\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x2104)\n#define VLV_IOSF_ADDR\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x2108)\n\n \n#define DPIO_DEVFN\t\t\t0\n\n#define DPIO_CTL\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x2110)\n#define  DPIO_MODSEL1\t\t\t(1 << 3)  \n#define  DPIO_MODSEL0\t\t\t(1 << 2)  \n#define  DPIO_SFR_BYPASS\t\t(1 << 1)\n#define  DPIO_CMNRST\t\t\t(1 << 0)\n\n#define DPIO_PHY(pipe)\t\t\t((pipe) >> 1)\n\n \n#define _VLV_PLL_DW3_CH0\t\t0x800c\n#define   DPIO_POST_DIV_SHIFT\t\t(28)  \n#define   DPIO_POST_DIV_DAC\t\t0\n#define   DPIO_POST_DIV_HDMIDP\t\t1  \n#define   DPIO_POST_DIV_LVDS1\t\t2\n#define   DPIO_POST_DIV_LVDS2\t\t3\n#define   DPIO_K_SHIFT\t\t\t(24)  \n#define   DPIO_P1_SHIFT\t\t\t(21)  \n#define   DPIO_P2_SHIFT\t\t\t(16)  \n#define   DPIO_N_SHIFT\t\t\t(12)  \n#define   DPIO_ENABLE_CALIBRATION\t(1 << 11)\n#define   DPIO_M1DIV_SHIFT\t\t(8)  \n#define   DPIO_M2DIV_MASK\t\t0xff\n#define _VLV_PLL_DW3_CH1\t\t0x802c\n#define VLV_PLL_DW3(ch) _PIPE(ch, _VLV_PLL_DW3_CH0, _VLV_PLL_DW3_CH1)\n\n#define _VLV_PLL_DW5_CH0\t\t0x8014\n#define   DPIO_REFSEL_OVERRIDE\t\t27\n#define   DPIO_PLL_MODESEL_SHIFT\t24  \n#define   DPIO_BIAS_CURRENT_CTL_SHIFT\t21  \n#define   DPIO_PLL_REFCLK_SEL_SHIFT\t16  \n#define   DPIO_PLL_REFCLK_SEL_MASK\t3\n#define   DPIO_DRIVER_CTL_SHIFT\t\t12  \n#define   DPIO_CLK_BIAS_CTL_SHIFT\t8  \n#define _VLV_PLL_DW5_CH1\t\t0x8034\n#define VLV_PLL_DW5(ch) _PIPE(ch, _VLV_PLL_DW5_CH0, _VLV_PLL_DW5_CH1)\n\n#define _VLV_PLL_DW7_CH0\t\t0x801c\n#define _VLV_PLL_DW7_CH1\t\t0x803c\n#define VLV_PLL_DW7(ch) _PIPE(ch, _VLV_PLL_DW7_CH0, _VLV_PLL_DW7_CH1)\n\n#define _VLV_PLL_DW8_CH0\t\t0x8040\n#define _VLV_PLL_DW8_CH1\t\t0x8060\n#define VLV_PLL_DW8(ch) _PIPE(ch, _VLV_PLL_DW8_CH0, _VLV_PLL_DW8_CH1)\n\n#define VLV_PLL_DW9_BCAST\t\t0xc044\n#define _VLV_PLL_DW9_CH0\t\t0x8044\n#define _VLV_PLL_DW9_CH1\t\t0x8064\n#define VLV_PLL_DW9(ch) _PIPE(ch, _VLV_PLL_DW9_CH0, _VLV_PLL_DW9_CH1)\n\n#define _VLV_PLL_DW10_CH0\t\t0x8048\n#define _VLV_PLL_DW10_CH1\t\t0x8068\n#define VLV_PLL_DW10(ch) _PIPE(ch, _VLV_PLL_DW10_CH0, _VLV_PLL_DW10_CH1)\n\n#define _VLV_PLL_DW11_CH0\t\t0x804c\n#define _VLV_PLL_DW11_CH1\t\t0x806c\n#define VLV_PLL_DW11(ch) _PIPE(ch, _VLV_PLL_DW11_CH0, _VLV_PLL_DW11_CH1)\n\n \n#define VLV_REF_DW13\t\t\t0x80ac\n\n#define VLV_CMN_DW0\t\t\t0x8100\n\n \n\n#define _VLV_PCS_DW0_CH0\t\t0x8200\n#define _VLV_PCS_DW0_CH1\t\t0x8400\n#define   DPIO_PCS_TX_LANE2_RESET\t(1 << 16)\n#define   DPIO_PCS_TX_LANE1_RESET\t(1 << 7)\n#define   DPIO_LEFT_TXFIFO_RST_MASTER2\t(1 << 4)\n#define   DPIO_RIGHT_TXFIFO_RST_MASTER2\t(1 << 3)\n#define VLV_PCS_DW0(ch) _PORT(ch, _VLV_PCS_DW0_CH0, _VLV_PCS_DW0_CH1)\n\n#define _VLV_PCS01_DW0_CH0\t\t0x200\n#define _VLV_PCS23_DW0_CH0\t\t0x400\n#define _VLV_PCS01_DW0_CH1\t\t0x2600\n#define _VLV_PCS23_DW0_CH1\t\t0x2800\n#define VLV_PCS01_DW0(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1)\n#define VLV_PCS23_DW0(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1)\n\n#define _VLV_PCS_DW1_CH0\t\t0x8204\n#define _VLV_PCS_DW1_CH1\t\t0x8404\n#define   CHV_PCS_REQ_SOFTRESET_EN\t(1 << 23)\n#define   DPIO_PCS_CLK_CRI_RXEB_EIOS_EN\t(1 << 22)\n#define   DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN (1 << 21)\n#define   DPIO_PCS_CLK_DATAWIDTH_SHIFT\t(6)\n#define   DPIO_PCS_CLK_SOFT_RESET\t(1 << 5)\n#define VLV_PCS_DW1(ch) _PORT(ch, _VLV_PCS_DW1_CH0, _VLV_PCS_DW1_CH1)\n\n#define _VLV_PCS01_DW1_CH0\t\t0x204\n#define _VLV_PCS23_DW1_CH0\t\t0x404\n#define _VLV_PCS01_DW1_CH1\t\t0x2604\n#define _VLV_PCS23_DW1_CH1\t\t0x2804\n#define VLV_PCS01_DW1(ch) _PORT(ch, _VLV_PCS01_DW1_CH0, _VLV_PCS01_DW1_CH1)\n#define VLV_PCS23_DW1(ch) _PORT(ch, _VLV_PCS23_DW1_CH0, _VLV_PCS23_DW1_CH1)\n\n#define _VLV_PCS_DW8_CH0\t\t0x8220\n#define _VLV_PCS_DW8_CH1\t\t0x8420\n#define   CHV_PCS_USEDCLKCHANNEL_OVRRIDE\t(1 << 20)\n#define   CHV_PCS_USEDCLKCHANNEL\t\t(1 << 21)\n#define VLV_PCS_DW8(ch) _PORT(ch, _VLV_PCS_DW8_CH0, _VLV_PCS_DW8_CH1)\n\n#define _VLV_PCS01_DW8_CH0\t\t0x0220\n#define _VLV_PCS23_DW8_CH0\t\t0x0420\n#define _VLV_PCS01_DW8_CH1\t\t0x2620\n#define _VLV_PCS23_DW8_CH1\t\t0x2820\n#define VLV_PCS01_DW8(port) _PORT(port, _VLV_PCS01_DW8_CH0, _VLV_PCS01_DW8_CH1)\n#define VLV_PCS23_DW8(port) _PORT(port, _VLV_PCS23_DW8_CH0, _VLV_PCS23_DW8_CH1)\n\n#define _VLV_PCS_DW9_CH0\t\t0x8224\n#define _VLV_PCS_DW9_CH1\t\t0x8424\n#define   DPIO_PCS_TX2MARGIN_MASK\t(0x7 << 13)\n#define   DPIO_PCS_TX2MARGIN_000\t(0 << 13)\n#define   DPIO_PCS_TX2MARGIN_101\t(1 << 13)\n#define   DPIO_PCS_TX1MARGIN_MASK\t(0x7 << 10)\n#define   DPIO_PCS_TX1MARGIN_000\t(0 << 10)\n#define   DPIO_PCS_TX1MARGIN_101\t(1 << 10)\n#define\tVLV_PCS_DW9(ch) _PORT(ch, _VLV_PCS_DW9_CH0, _VLV_PCS_DW9_CH1)\n\n#define _VLV_PCS01_DW9_CH0\t\t0x224\n#define _VLV_PCS23_DW9_CH0\t\t0x424\n#define _VLV_PCS01_DW9_CH1\t\t0x2624\n#define _VLV_PCS23_DW9_CH1\t\t0x2824\n#define VLV_PCS01_DW9(ch) _PORT(ch, _VLV_PCS01_DW9_CH0, _VLV_PCS01_DW9_CH1)\n#define VLV_PCS23_DW9(ch) _PORT(ch, _VLV_PCS23_DW9_CH0, _VLV_PCS23_DW9_CH1)\n\n#define _CHV_PCS_DW10_CH0\t\t0x8228\n#define _CHV_PCS_DW10_CH1\t\t0x8428\n#define   DPIO_PCS_SWING_CALC_TX0_TX2\t(1 << 30)\n#define   DPIO_PCS_SWING_CALC_TX1_TX3\t(1 << 31)\n#define   DPIO_PCS_TX2DEEMP_MASK\t(0xf << 24)\n#define   DPIO_PCS_TX2DEEMP_9P5\t\t(0 << 24)\n#define   DPIO_PCS_TX2DEEMP_6P0\t\t(2 << 24)\n#define   DPIO_PCS_TX1DEEMP_MASK\t(0xf << 16)\n#define   DPIO_PCS_TX1DEEMP_9P5\t\t(0 << 16)\n#define   DPIO_PCS_TX1DEEMP_6P0\t\t(2 << 16)\n#define CHV_PCS_DW10(ch) _PORT(ch, _CHV_PCS_DW10_CH0, _CHV_PCS_DW10_CH1)\n\n#define _VLV_PCS01_DW10_CH0\t\t0x0228\n#define _VLV_PCS23_DW10_CH0\t\t0x0428\n#define _VLV_PCS01_DW10_CH1\t\t0x2628\n#define _VLV_PCS23_DW10_CH1\t\t0x2828\n#define VLV_PCS01_DW10(port) _PORT(port, _VLV_PCS01_DW10_CH0, _VLV_PCS01_DW10_CH1)\n#define VLV_PCS23_DW10(port) _PORT(port, _VLV_PCS23_DW10_CH0, _VLV_PCS23_DW10_CH1)\n\n#define _VLV_PCS_DW11_CH0\t\t0x822c\n#define _VLV_PCS_DW11_CH1\t\t0x842c\n#define   DPIO_TX2_STAGGER_MASK(x)\t((x) << 24)\n#define   DPIO_LANEDESKEW_STRAP_OVRD\t(1 << 3)\n#define   DPIO_LEFT_TXFIFO_RST_MASTER\t(1 << 1)\n#define   DPIO_RIGHT_TXFIFO_RST_MASTER\t(1 << 0)\n#define VLV_PCS_DW11(ch) _PORT(ch, _VLV_PCS_DW11_CH0, _VLV_PCS_DW11_CH1)\n\n#define _VLV_PCS01_DW11_CH0\t\t0x022c\n#define _VLV_PCS23_DW11_CH0\t\t0x042c\n#define _VLV_PCS01_DW11_CH1\t\t0x262c\n#define _VLV_PCS23_DW11_CH1\t\t0x282c\n#define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1)\n#define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1)\n\n#define _VLV_PCS01_DW12_CH0\t\t0x0230\n#define _VLV_PCS23_DW12_CH0\t\t0x0430\n#define _VLV_PCS01_DW12_CH1\t\t0x2630\n#define _VLV_PCS23_DW12_CH1\t\t0x2830\n#define VLV_PCS01_DW12(ch) _PORT(ch, _VLV_PCS01_DW12_CH0, _VLV_PCS01_DW12_CH1)\n#define VLV_PCS23_DW12(ch) _PORT(ch, _VLV_PCS23_DW12_CH0, _VLV_PCS23_DW12_CH1)\n\n#define _VLV_PCS_DW12_CH0\t\t0x8230\n#define _VLV_PCS_DW12_CH1\t\t0x8430\n#define   DPIO_TX2_STAGGER_MULT(x)\t((x) << 20)\n#define   DPIO_TX1_STAGGER_MULT(x)\t((x) << 16)\n#define   DPIO_TX1_STAGGER_MASK(x)\t((x) << 8)\n#define   DPIO_LANESTAGGER_STRAP_OVRD\t(1 << 6)\n#define   DPIO_LANESTAGGER_STRAP(x)\t((x) << 0)\n#define VLV_PCS_DW12(ch) _PORT(ch, _VLV_PCS_DW12_CH0, _VLV_PCS_DW12_CH1)\n\n#define _VLV_PCS_DW14_CH0\t\t0x8238\n#define _VLV_PCS_DW14_CH1\t\t0x8438\n#define\tVLV_PCS_DW14(ch) _PORT(ch, _VLV_PCS_DW14_CH0, _VLV_PCS_DW14_CH1)\n\n#define _VLV_PCS_DW23_CH0\t\t0x825c\n#define _VLV_PCS_DW23_CH1\t\t0x845c\n#define VLV_PCS_DW23(ch) _PORT(ch, _VLV_PCS_DW23_CH0, _VLV_PCS_DW23_CH1)\n\n#define _VLV_TX_DW2_CH0\t\t\t0x8288\n#define _VLV_TX_DW2_CH1\t\t\t0x8488\n#define   DPIO_SWING_MARGIN000_SHIFT\t16\n#define   DPIO_SWING_MARGIN000_MASK\t(0xff << DPIO_SWING_MARGIN000_SHIFT)\n#define   DPIO_UNIQ_TRANS_SCALE_SHIFT\t8\n#define VLV_TX_DW2(ch) _PORT(ch, _VLV_TX_DW2_CH0, _VLV_TX_DW2_CH1)\n\n#define _VLV_TX_DW3_CH0\t\t\t0x828c\n#define _VLV_TX_DW3_CH1\t\t\t0x848c\n \n#define   DPIO_TX_UNIQ_TRANS_SCALE_EN\t(1 << 27)\n#define   DPIO_SWING_MARGIN101_SHIFT\t16\n#define   DPIO_SWING_MARGIN101_MASK\t(0xff << DPIO_SWING_MARGIN101_SHIFT)\n#define VLV_TX_DW3(ch) _PORT(ch, _VLV_TX_DW3_CH0, _VLV_TX_DW3_CH1)\n\n#define _VLV_TX_DW4_CH0\t\t\t0x8290\n#define _VLV_TX_DW4_CH1\t\t\t0x8490\n#define   DPIO_SWING_DEEMPH9P5_SHIFT\t24\n#define   DPIO_SWING_DEEMPH9P5_MASK\t(0xff << DPIO_SWING_DEEMPH9P5_SHIFT)\n#define   DPIO_SWING_DEEMPH6P0_SHIFT\t16\n#define   DPIO_SWING_DEEMPH6P0_MASK\t(0xff << DPIO_SWING_DEEMPH6P0_SHIFT)\n#define VLV_TX_DW4(ch) _PORT(ch, _VLV_TX_DW4_CH0, _VLV_TX_DW4_CH1)\n\n#define _VLV_TX3_DW4_CH0\t\t0x690\n#define _VLV_TX3_DW4_CH1\t\t0x2a90\n#define VLV_TX3_DW4(ch) _PORT(ch, _VLV_TX3_DW4_CH0, _VLV_TX3_DW4_CH1)\n\n#define _VLV_TX_DW5_CH0\t\t\t0x8294\n#define _VLV_TX_DW5_CH1\t\t\t0x8494\n#define   DPIO_TX_OCALINIT_EN\t\t(1 << 31)\n#define VLV_TX_DW5(ch) _PORT(ch, _VLV_TX_DW5_CH0, _VLV_TX_DW5_CH1)\n\n#define _VLV_TX_DW11_CH0\t\t0x82ac\n#define _VLV_TX_DW11_CH1\t\t0x84ac\n#define VLV_TX_DW11(ch) _PORT(ch, _VLV_TX_DW11_CH0, _VLV_TX_DW11_CH1)\n\n#define _VLV_TX_DW14_CH0\t\t0x82b8\n#define _VLV_TX_DW14_CH1\t\t0x84b8\n#define VLV_TX_DW14(ch) _PORT(ch, _VLV_TX_DW14_CH0, _VLV_TX_DW14_CH1)\n\n \n#define _CHV_PLL_DW0_CH0\t\t0x8000\n#define _CHV_PLL_DW0_CH1\t\t0x8180\n#define CHV_PLL_DW0(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1)\n\n#define _CHV_PLL_DW1_CH0\t\t0x8004\n#define _CHV_PLL_DW1_CH1\t\t0x8184\n#define   DPIO_CHV_N_DIV_SHIFT\t\t8\n#define   DPIO_CHV_M1_DIV_BY_2\t\t(0 << 0)\n#define CHV_PLL_DW1(ch) _PIPE(ch, _CHV_PLL_DW1_CH0, _CHV_PLL_DW1_CH1)\n\n#define _CHV_PLL_DW2_CH0\t\t0x8008\n#define _CHV_PLL_DW2_CH1\t\t0x8188\n#define CHV_PLL_DW2(ch) _PIPE(ch, _CHV_PLL_DW2_CH0, _CHV_PLL_DW2_CH1)\n\n#define _CHV_PLL_DW3_CH0\t\t0x800c\n#define _CHV_PLL_DW3_CH1\t\t0x818c\n#define  DPIO_CHV_FRAC_DIV_EN\t\t(1 << 16)\n#define  DPIO_CHV_FIRST_MOD\t\t(0 << 8)\n#define  DPIO_CHV_SECOND_MOD\t\t(1 << 8)\n#define  DPIO_CHV_FEEDFWD_GAIN_SHIFT\t0\n#define  DPIO_CHV_FEEDFWD_GAIN_MASK\t\t(0xF << 0)\n#define CHV_PLL_DW3(ch) _PIPE(ch, _CHV_PLL_DW3_CH0, _CHV_PLL_DW3_CH1)\n\n#define _CHV_PLL_DW6_CH0\t\t0x8018\n#define _CHV_PLL_DW6_CH1\t\t0x8198\n#define   DPIO_CHV_GAIN_CTRL_SHIFT\t16\n#define\t  DPIO_CHV_INT_COEFF_SHIFT\t8\n#define   DPIO_CHV_PROP_COEFF_SHIFT\t0\n#define CHV_PLL_DW6(ch) _PIPE(ch, _CHV_PLL_DW6_CH0, _CHV_PLL_DW6_CH1)\n\n#define _CHV_PLL_DW8_CH0\t\t0x8020\n#define _CHV_PLL_DW8_CH1\t\t0x81A0\n#define   DPIO_CHV_TDC_TARGET_CNT_SHIFT 0\n#define   DPIO_CHV_TDC_TARGET_CNT_MASK  (0x3FF << 0)\n#define CHV_PLL_DW8(ch) _PIPE(ch, _CHV_PLL_DW8_CH0, _CHV_PLL_DW8_CH1)\n\n#define _CHV_PLL_DW9_CH0\t\t0x8024\n#define _CHV_PLL_DW9_CH1\t\t0x81A4\n#define  DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT\t\t1  \n#define  DPIO_CHV_INT_LOCK_THRESHOLD_MASK\t\t(7 << 1)\n#define  DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE\t1  \n#define CHV_PLL_DW9(ch) _PIPE(ch, _CHV_PLL_DW9_CH0, _CHV_PLL_DW9_CH1)\n\n#define _CHV_CMN_DW0_CH0               0x8100\n#define   DPIO_ALLDL_POWERDOWN_SHIFT_CH0\t19\n#define   DPIO_ANYDL_POWERDOWN_SHIFT_CH0\t18\n#define   DPIO_ALLDL_POWERDOWN\t\t\t(1 << 1)\n#define   DPIO_ANYDL_POWERDOWN\t\t\t(1 << 0)\n\n#define _CHV_CMN_DW5_CH0               0x8114\n#define   CHV_BUFRIGHTENA1_DISABLE\t(0 << 20)\n#define   CHV_BUFRIGHTENA1_NORMAL\t(1 << 20)\n#define   CHV_BUFRIGHTENA1_FORCE\t(3 << 20)\n#define   CHV_BUFRIGHTENA1_MASK\t\t(3 << 20)\n#define   CHV_BUFLEFTENA1_DISABLE\t(0 << 22)\n#define   CHV_BUFLEFTENA1_NORMAL\t(1 << 22)\n#define   CHV_BUFLEFTENA1_FORCE\t\t(3 << 22)\n#define   CHV_BUFLEFTENA1_MASK\t\t(3 << 22)\n\n#define _CHV_CMN_DW13_CH0\t\t0x8134\n#define _CHV_CMN_DW0_CH1\t\t0x8080\n#define   DPIO_CHV_S1_DIV_SHIFT\t\t21\n#define   DPIO_CHV_P1_DIV_SHIFT\t\t13  \n#define   DPIO_CHV_P2_DIV_SHIFT\t\t8   \n#define   DPIO_CHV_K_DIV_SHIFT\t\t4\n#define   DPIO_PLL_FREQLOCK\t\t(1 << 1)\n#define   DPIO_PLL_LOCK\t\t\t(1 << 0)\n#define CHV_CMN_DW13(ch) _PIPE(ch, _CHV_CMN_DW13_CH0, _CHV_CMN_DW0_CH1)\n\n#define _CHV_CMN_DW14_CH0\t\t0x8138\n#define _CHV_CMN_DW1_CH1\t\t0x8084\n#define   DPIO_AFC_RECAL\t\t(1 << 14)\n#define   DPIO_DCLKP_EN\t\t\t(1 << 13)\n#define   CHV_BUFLEFTENA2_DISABLE\t(0 << 17)  \n#define   CHV_BUFLEFTENA2_NORMAL\t(1 << 17)  \n#define   CHV_BUFLEFTENA2_FORCE\t\t(3 << 17)  \n#define   CHV_BUFLEFTENA2_MASK\t\t(3 << 17)  \n#define   CHV_BUFRIGHTENA2_DISABLE\t(0 << 19)  \n#define   CHV_BUFRIGHTENA2_NORMAL\t(1 << 19)  \n#define   CHV_BUFRIGHTENA2_FORCE\t(3 << 19)  \n#define   CHV_BUFRIGHTENA2_MASK\t\t(3 << 19)  \n#define CHV_CMN_DW14(ch) _PIPE(ch, _CHV_CMN_DW14_CH0, _CHV_CMN_DW1_CH1)\n\n#define _CHV_CMN_DW19_CH0\t\t0x814c\n#define _CHV_CMN_DW6_CH1\t\t0x8098\n#define   DPIO_ALLDL_POWERDOWN_SHIFT_CH1\t30  \n#define   DPIO_ANYDL_POWERDOWN_SHIFT_CH1\t29  \n#define   DPIO_DYNPWRDOWNEN_CH1\t\t(1 << 28)  \n#define   CHV_CMN_USEDCLKCHANNEL\t(1 << 13)\n\n#define CHV_CMN_DW19(ch) _PIPE(ch, _CHV_CMN_DW19_CH0, _CHV_CMN_DW6_CH1)\n\n#define CHV_CMN_DW28\t\t\t0x8170\n#define   DPIO_CL1POWERDOWNEN\t\t(1 << 23)\n#define   DPIO_DYNPWRDOWNEN_CH0\t\t(1 << 22)\n#define   DPIO_SUS_CLK_CONFIG_ON\t\t(0 << 0)\n#define   DPIO_SUS_CLK_CONFIG_CLKREQ\t\t(1 << 0)\n#define   DPIO_SUS_CLK_CONFIG_GATE\t\t(2 << 0)\n#define   DPIO_SUS_CLK_CONFIG_GATE_CLKREQ\t(3 << 0)\n\n#define CHV_CMN_DW30\t\t\t0x8178\n#define   DPIO_CL2_LDOFUSE_PWRENB\t(1 << 6)\n#define   DPIO_LRC_BYPASS\t\t(1 << 3)\n\n#define _TXLANE(ch, lane, offset) ((ch ? 0x2400 : 0) + \\\n\t\t\t\t\t(lane) * 0x200 + (offset))\n\n#define CHV_TX_DW0(ch, lane) _TXLANE(ch, lane, 0x80)\n#define CHV_TX_DW1(ch, lane) _TXLANE(ch, lane, 0x84)\n#define CHV_TX_DW2(ch, lane) _TXLANE(ch, lane, 0x88)\n#define CHV_TX_DW3(ch, lane) _TXLANE(ch, lane, 0x8c)\n#define CHV_TX_DW4(ch, lane) _TXLANE(ch, lane, 0x90)\n#define CHV_TX_DW5(ch, lane) _TXLANE(ch, lane, 0x94)\n#define CHV_TX_DW6(ch, lane) _TXLANE(ch, lane, 0x98)\n#define CHV_TX_DW7(ch, lane) _TXLANE(ch, lane, 0x9c)\n#define CHV_TX_DW8(ch, lane) _TXLANE(ch, lane, 0xa0)\n#define CHV_TX_DW9(ch, lane) _TXLANE(ch, lane, 0xa4)\n#define CHV_TX_DW10(ch, lane) _TXLANE(ch, lane, 0xa8)\n#define CHV_TX_DW11(ch, lane) _TXLANE(ch, lane, 0xac)\n#define   DPIO_FRC_LATENCY_SHFIT\t8\n#define CHV_TX_DW14(ch, lane) _TXLANE(ch, lane, 0xb8)\n#define   DPIO_UPAR_SHIFT\t\t30\n\n \n#define _BXT_PHY0_BASE\t\t\t0x6C000\n#define _BXT_PHY1_BASE\t\t\t0x162000\n#define _BXT_PHY2_BASE\t\t\t0x163000\n#define BXT_PHY_BASE(phy)\t\t\t\t\t\t\t\\\n\t _PICK_EVEN_2RANGES(phy, 1,\t\t\t\t\t\t\\\n\t\t\t    _BXT_PHY0_BASE, _BXT_PHY0_BASE,\t\t\t\\\n\t\t\t    _BXT_PHY1_BASE, _BXT_PHY2_BASE)\n\n#define _BXT_PHY(phy, reg)\t\t\t\t\t\t\\\n\t_MMIO(BXT_PHY_BASE(phy) - _BXT_PHY0_BASE + (reg))\n\n#define _BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1)\t\t\\\n\t(BXT_PHY_BASE(phy) + _PIPE((ch), (reg_ch0) - _BXT_PHY0_BASE,\t\\\n\t\t\t\t\t (reg_ch1) - _BXT_PHY0_BASE))\n#define _MMIO_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1)\t\t\\\n\t_MMIO(_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1))\n\n#define BXT_P_CR_GT_DISP_PWRON\t\t_MMIO(0x138090)\n#define  MIPIO_RST_CTRL\t\t\t\t(1 << 2)\n\n#define _BXT_PHY_CTL_DDI_A\t\t0x64C00\n#define _BXT_PHY_CTL_DDI_B\t\t0x64C10\n#define _BXT_PHY_CTL_DDI_C\t\t0x64C20\n#define   BXT_PHY_CMNLANE_POWERDOWN_ACK\t(1 << 10)\n#define   BXT_PHY_LANE_POWERDOWN_ACK\t(1 << 9)\n#define   BXT_PHY_LANE_ENABLED\t\t(1 << 8)\n#define BXT_PHY_CTL(port)\t\t_MMIO_PORT(port, _BXT_PHY_CTL_DDI_A, \\\n\t\t\t\t\t\t\t _BXT_PHY_CTL_DDI_B)\n\n#define _PHY_CTL_FAMILY_DDI\t\t0x64C90\n#define _PHY_CTL_FAMILY_EDP\t\t0x64C80\n#define _PHY_CTL_FAMILY_DDI_C\t\t0x64CA0\n#define   COMMON_RESET_DIS\t\t(1 << 31)\n#define BXT_PHY_CTL_FAMILY(phy)\t\t\t\t\t\t\t\\\n\t _MMIO(_PICK_EVEN_2RANGES(phy, 1,\t\t\t\t\t\\\n\t\t\t\t  _PHY_CTL_FAMILY_DDI, _PHY_CTL_FAMILY_DDI,\t\\\n\t\t\t\t  _PHY_CTL_FAMILY_EDP, _PHY_CTL_FAMILY_DDI_C))\n\n \n#define _PORT_PLL_A\t\t\t0x46074\n#define _PORT_PLL_B\t\t\t0x46078\n#define _PORT_PLL_C\t\t\t0x4607c\n#define   PORT_PLL_ENABLE\t\tREG_BIT(31)\n#define   PORT_PLL_LOCK\t\t\tREG_BIT(30)\n#define   PORT_PLL_REF_SEL\t\tREG_BIT(27)\n#define   PORT_PLL_POWER_ENABLE\t\tREG_BIT(26)\n#define   PORT_PLL_POWER_STATE\t\tREG_BIT(25)\n#define BXT_PORT_PLL_ENABLE(port)\t_MMIO_PORT(port, _PORT_PLL_A, _PORT_PLL_B)\n\n#define _PORT_PLL_EBB_0_A\t\t0x162034\n#define _PORT_PLL_EBB_0_B\t\t0x6C034\n#define _PORT_PLL_EBB_0_C\t\t0x6C340\n#define   PORT_PLL_P1_MASK\t\tREG_GENMASK(15, 13)\n#define   PORT_PLL_P1(p1)\t\tREG_FIELD_PREP(PORT_PLL_P1_MASK, (p1))\n#define   PORT_PLL_P2_MASK\t\tREG_GENMASK(12, 8)\n#define   PORT_PLL_P2(p2)\t\tREG_FIELD_PREP(PORT_PLL_P2_MASK, (p2))\n#define BXT_PORT_PLL_EBB_0(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PLL_EBB_0_B, \\\n\t\t\t\t\t\t\t _PORT_PLL_EBB_0_C)\n\n#define _PORT_PLL_EBB_4_A\t\t0x162038\n#define _PORT_PLL_EBB_4_B\t\t0x6C038\n#define _PORT_PLL_EBB_4_C\t\t0x6C344\n#define   PORT_PLL_RECALIBRATE\t\tREG_BIT(14)\n#define   PORT_PLL_10BIT_CLK_ENABLE\tREG_BIT(13)\n#define BXT_PORT_PLL_EBB_4(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PLL_EBB_4_B, \\\n\t\t\t\t\t\t\t _PORT_PLL_EBB_4_C)\n\n#define _PORT_PLL_0_A\t\t\t0x162100\n#define _PORT_PLL_0_B\t\t\t0x6C100\n#define _PORT_PLL_0_C\t\t\t0x6C380\n \n#define   PORT_PLL_M2_INT_MASK\t\tREG_GENMASK(7, 0)\n#define   PORT_PLL_M2_INT(m2_int)\tREG_FIELD_PREP(PORT_PLL_M2_INT_MASK, (m2_int))\n \n#define   PORT_PLL_N_MASK\t\tREG_GENMASK(11, 8)\n#define   PORT_PLL_N(n)\t\t\tREG_FIELD_PREP(PORT_PLL_N_MASK, (n))\n \n#define   PORT_PLL_M2_FRAC_MASK\t\tREG_GENMASK(21, 0)\n#define   PORT_PLL_M2_FRAC(m2_frac)\tREG_FIELD_PREP(PORT_PLL_M2_FRAC_MASK, (m2_frac))\n \n#define   PORT_PLL_M2_FRAC_ENABLE\tREG_BIT(16)\n \n#define   PORT_PLL_GAIN_CTL_MASK\tREG_GENMASK(18, 16)\n#define   PORT_PLL_GAIN_CTL(x)\t\tREG_FIELD_PREP(PORT_PLL_GAIN_CTL_MASK, (x))\n#define   PORT_PLL_INT_COEFF_MASK\tREG_GENMASK(12, 8)\n#define   PORT_PLL_INT_COEFF(x)\t\tREG_FIELD_PREP(PORT_PLL_INT_COEFF_MASK, (x))\n#define   PORT_PLL_PROP_COEFF_MASK\tREG_GENMASK(3, 0)\n#define   PORT_PLL_PROP_COEFF(x)\tREG_FIELD_PREP(PORT_PLL_PROP_COEFF_MASK, (x))\n \n#define   PORT_PLL_TARGET_CNT_MASK\tREG_GENMASK(9, 0)\n#define   PORT_PLL_TARGET_CNT(x)\tREG_FIELD_PREP(PORT_PLL_TARGET_CNT_MASK, (x))\n \n#define  PORT_PLL_LOCK_THRESHOLD_MASK\tREG_GENMASK(3, 1)\n#define  PORT_PLL_LOCK_THRESHOLD(x)\tREG_FIELD_PREP(PORT_PLL_LOCK_THRESHOLD_MASK, (x))\n \n#define  PORT_PLL_DCO_AMP_OVR_EN_H\tREG_BIT(27)\n#define  PORT_PLL_DCO_AMP_MASK\t\tREG_GENMASK(13, 10)\n#define  PORT_PLL_DCO_AMP(x)\t\tREG_FIELD_PREP(PORT_PLL_DCO_AMP_MASK, (x))\n#define _PORT_PLL_BASE(phy, ch)\t\t_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t    _PORT_PLL_0_B, \\\n\t\t\t\t\t\t    _PORT_PLL_0_C)\n#define BXT_PORT_PLL(phy, ch, idx)\t_MMIO(_PORT_PLL_BASE(phy, ch) + \\\n\t\t\t\t\t      (idx) * 4)\n\n \n#define _PORT_CL1CM_DW0_A\t\t0x162000\n#define _PORT_CL1CM_DW0_BC\t\t0x6C000\n#define   PHY_POWER_GOOD\t\t(1 << 16)\n#define   PHY_RESERVED\t\t\t(1 << 7)\n#define BXT_PORT_CL1CM_DW0(phy)\t\t_BXT_PHY((phy), _PORT_CL1CM_DW0_BC)\n\n#define _PORT_CL1CM_DW9_A\t\t0x162024\n#define _PORT_CL1CM_DW9_BC\t\t0x6C024\n#define   IREF0RC_OFFSET_SHIFT\t\t8\n#define   IREF0RC_OFFSET_MASK\t\t(0xFF << IREF0RC_OFFSET_SHIFT)\n#define BXT_PORT_CL1CM_DW9(phy)\t\t_BXT_PHY((phy), _PORT_CL1CM_DW9_BC)\n\n#define _PORT_CL1CM_DW10_A\t\t0x162028\n#define _PORT_CL1CM_DW10_BC\t\t0x6C028\n#define   IREF1RC_OFFSET_SHIFT\t\t8\n#define   IREF1RC_OFFSET_MASK\t\t(0xFF << IREF1RC_OFFSET_SHIFT)\n#define BXT_PORT_CL1CM_DW10(phy)\t_BXT_PHY((phy), _PORT_CL1CM_DW10_BC)\n\n#define _PORT_CL1CM_DW28_A\t\t0x162070\n#define _PORT_CL1CM_DW28_BC\t\t0x6C070\n#define   OCL1_POWER_DOWN_EN\t\t(1 << 23)\n#define   DW28_OLDO_DYN_PWR_DOWN_EN\t(1 << 22)\n#define   SUS_CLK_CONFIG\t\t0x3\n#define BXT_PORT_CL1CM_DW28(phy)\t_BXT_PHY((phy), _PORT_CL1CM_DW28_BC)\n\n#define _PORT_CL1CM_DW30_A\t\t0x162078\n#define _PORT_CL1CM_DW30_BC\t\t0x6C078\n#define   OCL2_LDOFUSE_PWR_DIS\t\t(1 << 6)\n#define BXT_PORT_CL1CM_DW30(phy)\t_BXT_PHY((phy), _PORT_CL1CM_DW30_BC)\n\n \n#define _PORT_CL2CM_DW6_A\t\t0x162358\n#define _PORT_CL2CM_DW6_BC\t\t0x6C358\n#define BXT_PORT_CL2CM_DW6(phy)\t\t_BXT_PHY((phy), _PORT_CL2CM_DW6_BC)\n#define   DW6_OLDO_DYN_PWR_DOWN_EN\t(1 << 28)\n\n \n#define _PORT_REF_DW3_A\t\t\t0x16218C\n#define _PORT_REF_DW3_BC\t\t0x6C18C\n#define   GRC_DONE\t\t\t(1 << 22)\n#define BXT_PORT_REF_DW3(phy)\t\t_BXT_PHY((phy), _PORT_REF_DW3_BC)\n\n#define _PORT_REF_DW6_A\t\t\t0x162198\n#define _PORT_REF_DW6_BC\t\t0x6C198\n#define   GRC_CODE_SHIFT\t\t24\n#define   GRC_CODE_MASK\t\t\t(0xFF << GRC_CODE_SHIFT)\n#define   GRC_CODE_FAST_SHIFT\t\t16\n#define   GRC_CODE_FAST_MASK\t\t(0xFF << GRC_CODE_FAST_SHIFT)\n#define   GRC_CODE_SLOW_SHIFT\t\t8\n#define   GRC_CODE_SLOW_MASK\t\t(0xFF << GRC_CODE_SLOW_SHIFT)\n#define   GRC_CODE_NOM_MASK\t\t0xFF\n#define BXT_PORT_REF_DW6(phy)\t\t_BXT_PHY((phy), _PORT_REF_DW6_BC)\n\n#define _PORT_REF_DW8_A\t\t\t0x1621A0\n#define _PORT_REF_DW8_BC\t\t0x6C1A0\n#define   GRC_DIS\t\t\t(1 << 15)\n#define   GRC_RDY_OVRD\t\t\t(1 << 1)\n#define BXT_PORT_REF_DW8(phy)\t\t_BXT_PHY((phy), _PORT_REF_DW8_BC)\n\n \n#define _PORT_PCS_DW10_LN01_A\t\t0x162428\n#define _PORT_PCS_DW10_LN01_B\t\t0x6C428\n#define _PORT_PCS_DW10_LN01_C\t\t0x6C828\n#define _PORT_PCS_DW10_GRP_A\t\t0x162C28\n#define _PORT_PCS_DW10_GRP_B\t\t0x6CC28\n#define _PORT_PCS_DW10_GRP_C\t\t0x6CE28\n#define BXT_PORT_PCS_DW10_LN01(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW10_LN01_B, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW10_LN01_C)\n#define BXT_PORT_PCS_DW10_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW10_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW10_GRP_C)\n\n#define   TX2_SWING_CALC_INIT\t\t(1 << 31)\n#define   TX1_SWING_CALC_INIT\t\t(1 << 30)\n\n#define _PORT_PCS_DW12_LN01_A\t\t0x162430\n#define _PORT_PCS_DW12_LN01_B\t\t0x6C430\n#define _PORT_PCS_DW12_LN01_C\t\t0x6C830\n#define _PORT_PCS_DW12_LN23_A\t\t0x162630\n#define _PORT_PCS_DW12_LN23_B\t\t0x6C630\n#define _PORT_PCS_DW12_LN23_C\t\t0x6CA30\n#define _PORT_PCS_DW12_GRP_A\t\t0x162c30\n#define _PORT_PCS_DW12_GRP_B\t\t0x6CC30\n#define _PORT_PCS_DW12_GRP_C\t\t0x6CE30\n#define   LANESTAGGER_STRAP_OVRD\t(1 << 6)\n#define   LANE_STAGGER_MASK\t\t0x1F\n#define BXT_PORT_PCS_DW12_LN01(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_LN01_B, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_LN01_C)\n#define BXT_PORT_PCS_DW12_LN23(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_LN23_B, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_LN23_C)\n#define BXT_PORT_PCS_DW12_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_PCS_DW12_GRP_C)\n\n \n#define _BXT_LANE_OFFSET(lane)           (((lane) >> 1) * 0x200 +\t\\\n\t\t\t\t\t  ((lane) & 1) * 0x80)\n\n#define _PORT_TX_DW2_LN0_A\t\t0x162508\n#define _PORT_TX_DW2_LN0_B\t\t0x6C508\n#define _PORT_TX_DW2_LN0_C\t\t0x6C908\n#define _PORT_TX_DW2_GRP_A\t\t0x162D08\n#define _PORT_TX_DW2_GRP_B\t\t0x6CD08\n#define _PORT_TX_DW2_GRP_C\t\t0x6CF08\n#define BXT_PORT_TX_DW2_LN0(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW2_LN0_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW2_LN0_C)\n#define BXT_PORT_TX_DW2_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW2_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW2_GRP_C)\n#define   MARGIN_000_SHIFT\t\t16\n#define   MARGIN_000\t\t\t(0xFF << MARGIN_000_SHIFT)\n#define   UNIQ_TRANS_SCALE_SHIFT\t8\n#define   UNIQ_TRANS_SCALE\t\t(0xFF << UNIQ_TRANS_SCALE_SHIFT)\n\n#define _PORT_TX_DW3_LN0_A\t\t0x16250C\n#define _PORT_TX_DW3_LN0_B\t\t0x6C50C\n#define _PORT_TX_DW3_LN0_C\t\t0x6C90C\n#define _PORT_TX_DW3_GRP_A\t\t0x162D0C\n#define _PORT_TX_DW3_GRP_B\t\t0x6CD0C\n#define _PORT_TX_DW3_GRP_C\t\t0x6CF0C\n#define BXT_PORT_TX_DW3_LN0(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW3_LN0_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW3_LN0_C)\n#define BXT_PORT_TX_DW3_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW3_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW3_GRP_C)\n#define   SCALE_DCOMP_METHOD\t\t(1 << 26)\n#define   UNIQUE_TRANGE_EN_METHOD\t(1 << 27)\n\n#define _PORT_TX_DW4_LN0_A\t\t0x162510\n#define _PORT_TX_DW4_LN0_B\t\t0x6C510\n#define _PORT_TX_DW4_LN0_C\t\t0x6C910\n#define _PORT_TX_DW4_GRP_A\t\t0x162D10\n#define _PORT_TX_DW4_GRP_B\t\t0x6CD10\n#define _PORT_TX_DW4_GRP_C\t\t0x6CF10\n#define BXT_PORT_TX_DW4_LN0(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW4_LN0_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW4_LN0_C)\n#define BXT_PORT_TX_DW4_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW4_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW4_GRP_C)\n#define   DEEMPH_SHIFT\t\t\t24\n#define   DE_EMPHASIS\t\t\t(0xFF << DEEMPH_SHIFT)\n\n#define _PORT_TX_DW5_LN0_A\t\t0x162514\n#define _PORT_TX_DW5_LN0_B\t\t0x6C514\n#define _PORT_TX_DW5_LN0_C\t\t0x6C914\n#define _PORT_TX_DW5_GRP_A\t\t0x162D14\n#define _PORT_TX_DW5_GRP_B\t\t0x6CD14\n#define _PORT_TX_DW5_GRP_C\t\t0x6CF14\n#define BXT_PORT_TX_DW5_LN0(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW5_LN0_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW5_LN0_C)\n#define BXT_PORT_TX_DW5_GRP(phy, ch)\t_MMIO_BXT_PHY_CH(phy, ch, \\\n\t\t\t\t\t\t\t _PORT_TX_DW5_GRP_B, \\\n\t\t\t\t\t\t\t _PORT_TX_DW5_GRP_C)\n#define   DCC_DELAY_RANGE_1\t\t(1 << 9)\n#define   DCC_DELAY_RANGE_2\t\t(1 << 8)\n\n#define _PORT_TX_DW14_LN0_A\t\t0x162538\n#define _PORT_TX_DW14_LN0_B\t\t0x6C538\n#define _PORT_TX_DW14_LN0_C\t\t0x6C938\n#define   LATENCY_OPTIM_SHIFT\t\t30\n#define   LATENCY_OPTIM\t\t\t(1 << LATENCY_OPTIM_SHIFT)\n#define BXT_PORT_TX_DW14_LN(phy, ch, lane)\t\t\t\t\\\n\t_MMIO(_BXT_PHY_CH(phy, ch, _PORT_TX_DW14_LN0_B,\t\t\t\\\n\t\t\t\t   _PORT_TX_DW14_LN0_C) +\t\t\\\n\t      _BXT_LANE_OFFSET(lane))\n\n \n#define UAIMI_SPR1\t\t\t_MMIO(0x4F074)\n \n#define SKL_VCCIO_MASK\t\t\t0x1\n \n#define DISPIO_CR_TX_BMU_CR0\t\t_MMIO(0x6C00C)\n \n#define BALANCE_LEG_SHIFT(port)\t\t(8 + 3 * (port))\n#define BALANCE_LEG_MASK(port)\t\t(7 << (8 + 3 * (port)))\n \n#define BALANCE_LEG_DISABLE_SHIFT\t23\n#define BALANCE_LEG_DISABLE(port)\t(1 << (23 + (port)))\n\n \n#define FENCE_REG(i)\t\t\t_MMIO(0x2000 + (((i) & 8) << 9) + ((i) & 7) * 4)\n#define   I830_FENCE_START_MASK\t\t0x07f80000\n#define   I830_FENCE_TILING_Y_SHIFT\t12\n#define   I830_FENCE_SIZE_BITS(size)\t((ffs((size) >> 19) - 1) << 8)\n#define   I830_FENCE_PITCH_SHIFT\t4\n#define   I830_FENCE_REG_VALID\t\t(1 << 0)\n#define   I915_FENCE_MAX_PITCH_VAL\t4\n#define   I830_FENCE_MAX_PITCH_VAL\t6\n#define   I830_FENCE_MAX_SIZE_VAL\t(1 << 8)\n\n#define   I915_FENCE_START_MASK\t\t0x0ff00000\n#define   I915_FENCE_SIZE_BITS(size)\t((ffs((size) >> 20) - 1) << 8)\n\n#define FENCE_REG_965_LO(i)\t\t_MMIO(0x03000 + (i) * 8)\n#define FENCE_REG_965_HI(i)\t\t_MMIO(0x03000 + (i) * 8 + 4)\n#define   I965_FENCE_PITCH_SHIFT\t2\n#define   I965_FENCE_TILING_Y_SHIFT\t1\n#define   I965_FENCE_REG_VALID\t\t(1 << 0)\n#define   I965_FENCE_MAX_PITCH_VAL\t0x0400\n\n#define FENCE_REG_GEN6_LO(i)\t\t_MMIO(0x100000 + (i) * 8)\n#define FENCE_REG_GEN6_HI(i)\t\t_MMIO(0x100000 + (i) * 8 + 4)\n#define   GEN6_FENCE_PITCH_SHIFT\t32\n#define   GEN7_FENCE_MAX_PITCH_VAL\t0x0800\n\n\n \n#define TILECTL\t\t\t\t_MMIO(0x101000)\n#define   TILECTL_SWZCTL\t\t\t(1 << 0)\n#define   TILECTL_TLBPF\t\t\t(1 << 1)\n#define   TILECTL_TLB_PREFETCH_DIS\t(1 << 2)\n#define   TILECTL_BACKSNOOP_DIS\t\t(1 << 3)\n\n \n#define PGTBL_CTL\t_MMIO(0x02020)\n#define   PGTBL_ADDRESS_LO_MASK\t0xfffff000  \n#define   PGTBL_ADDRESS_HI_MASK\t0x000000f0  \n#define PGTBL_ER\t_MMIO(0x02024)\n#define PRB0_BASE\t(0x2030 - 0x30)\n#define PRB1_BASE\t(0x2040 - 0x30)  \n#define PRB2_BASE\t(0x2050 - 0x30)  \n#define SRB0_BASE\t(0x2100 - 0x30)  \n#define SRB1_BASE\t(0x2110 - 0x30)  \n#define SRB2_BASE\t(0x2120 - 0x30)  \n#define SRB3_BASE\t(0x2130 - 0x30)  \n#define RENDER_RING_BASE\t0x02000\n#define BSD_RING_BASE\t\t0x04000\n#define GEN6_BSD_RING_BASE\t0x12000\n#define GEN8_BSD2_RING_BASE\t0x1c000\n#define GEN11_BSD_RING_BASE\t0x1c0000\n#define GEN11_BSD2_RING_BASE\t0x1c4000\n#define GEN11_BSD3_RING_BASE\t0x1d0000\n#define GEN11_BSD4_RING_BASE\t0x1d4000\n#define XEHP_BSD5_RING_BASE\t0x1e0000\n#define XEHP_BSD6_RING_BASE\t0x1e4000\n#define XEHP_BSD7_RING_BASE\t0x1f0000\n#define XEHP_BSD8_RING_BASE\t0x1f4000\n#define VEBOX_RING_BASE\t\t0x1a000\n#define GEN11_VEBOX_RING_BASE\t\t0x1c8000\n#define GEN11_VEBOX2_RING_BASE\t\t0x1d8000\n#define XEHP_VEBOX3_RING_BASE\t\t0x1e8000\n#define XEHP_VEBOX4_RING_BASE\t\t0x1f8000\n#define MTL_GSC_RING_BASE\t\t0x11a000\n#define GEN12_COMPUTE0_RING_BASE\t0x1a000\n#define GEN12_COMPUTE1_RING_BASE\t0x1c000\n#define GEN12_COMPUTE2_RING_BASE\t0x1e000\n#define GEN12_COMPUTE3_RING_BASE\t0x26000\n#define BLT_RING_BASE\t\t0x22000\n#define XEHPC_BCS1_RING_BASE\t0x3e0000\n#define XEHPC_BCS2_RING_BASE\t0x3e2000\n#define XEHPC_BCS3_RING_BASE\t0x3e4000\n#define XEHPC_BCS4_RING_BASE\t0x3e6000\n#define XEHPC_BCS5_RING_BASE\t0x3e8000\n#define XEHPC_BCS6_RING_BASE\t0x3ea000\n#define XEHPC_BCS7_RING_BASE\t0x3ec000\n#define XEHPC_BCS8_RING_BASE\t0x3ee000\n#define DG1_GSC_HECI1_BASE\t0x00258000\n#define DG1_GSC_HECI2_BASE\t0x00259000\n#define DG2_GSC_HECI1_BASE\t0x00373000\n#define DG2_GSC_HECI2_BASE\t0x00374000\n#define MTL_GSC_HECI1_BASE\t0x00116000\n#define MTL_GSC_HECI2_BASE\t0x00117000\n\n#define HECI_H_CSR(base)\t_MMIO((base) + 0x4)\n#define   HECI_H_CSR_IE\t\tREG_BIT(0)\n#define   HECI_H_CSR_IS\t\tREG_BIT(1)\n#define   HECI_H_CSR_IG\t\tREG_BIT(2)\n#define   HECI_H_CSR_RDY\tREG_BIT(3)\n#define   HECI_H_CSR_RST\tREG_BIT(4)\n\n#define HECI_H_GS1(base)\t_MMIO((base) + 0xc4c)\n#define   HECI_H_GS1_ER_PREP\tREG_BIT(0)\n\n \n#define HECI_FWSTS1\t\t\t\t0xc40\n#define   HECI1_FWSTS1_CURRENT_STATE\t\t\tREG_GENMASK(3, 0)\n#define   HECI1_FWSTS1_CURRENT_STATE_RESET\t\t0\n#define   HECI1_FWSTS1_PROXY_STATE_NORMAL\t\t5\n#define   HECI1_FWSTS1_INIT_COMPLETE\t\t\tREG_BIT(9)\n#define HECI_FWSTS2\t\t\t\t0xc48\n#define HECI_FWSTS3\t\t\t\t0xc60\n#define HECI_FWSTS4\t\t\t\t0xc64\n#define HECI_FWSTS5\t\t\t\t0xc68\n#define   HECI1_FWSTS5_HUC_AUTH_DONE\t(1 << 19)\n#define HECI_FWSTS6\t\t\t\t0xc6c\n\n \n#define HECI_FWSTS(base, x) _MMIO((base) + _PICK(x, -(base), \\\n\t\t\t\t\t\t    HECI_FWSTS1, \\\n\t\t\t\t\t\t    HECI_FWSTS2, \\\n\t\t\t\t\t\t    HECI_FWSTS3, \\\n\t\t\t\t\t\t    HECI_FWSTS4, \\\n\t\t\t\t\t\t    HECI_FWSTS5, \\\n\t\t\t\t\t\t    HECI_FWSTS6))\n\n#define HSW_GTT_CACHE_EN\t_MMIO(0x4024)\n#define   GTT_CACHE_EN_ALL\t0xF0007FFF\n#define GEN7_WR_WATERMARK\t_MMIO(0x4028)\n#define GEN7_GFX_PRIO_CTRL\t_MMIO(0x402C)\n#define ARB_MODE\t\t_MMIO(0x4030)\n#define   ARB_MODE_SWIZZLE_SNB\t(1 << 4)\n#define   ARB_MODE_SWIZZLE_IVB\t(1 << 5)\n#define GEN7_GFX_PEND_TLB0\t_MMIO(0x4034)\n#define GEN7_GFX_PEND_TLB1\t_MMIO(0x4038)\n \n#define GEN7_LRA_LIMITS(i)\t_MMIO(0x403C + (i) * 4)\n#define GEN7_LRA_LIMITS_REG_NUM\t13\n#define GEN7_MEDIA_MAX_REQ_COUNT\t_MMIO(0x4070)\n#define GEN7_GFX_MAX_REQ_COUNT\t\t_MMIO(0x4074)\n\n#define GEN7_ERR_INT\t_MMIO(0x44040)\n#define   ERR_INT_POISON\t\t(1 << 31)\n#define   ERR_INT_MMIO_UNCLAIMED\t(1 << 13)\n#define   ERR_INT_PIPE_CRC_DONE_C\t(1 << 8)\n#define   ERR_INT_FIFO_UNDERRUN_C\t(1 << 6)\n#define   ERR_INT_PIPE_CRC_DONE_B\t(1 << 5)\n#define   ERR_INT_FIFO_UNDERRUN_B\t(1 << 3)\n#define   ERR_INT_PIPE_CRC_DONE_A\t(1 << 2)\n#define   ERR_INT_PIPE_CRC_DONE(pipe)\t(1 << (2 + (pipe) * 3))\n#define   ERR_INT_FIFO_UNDERRUN_A\t(1 << 0)\n#define   ERR_INT_FIFO_UNDERRUN(pipe)\t(1 << ((pipe) * 3))\n\n#define FPGA_DBG\t\t_MMIO(0x42300)\n#define   FPGA_DBG_RM_NOCLAIM\tREG_BIT(31)\n\n#define CLAIM_ER\t\t_MMIO(VLV_DISPLAY_BASE + 0x2028)\n#define   CLAIM_ER_CLR\t\tREG_BIT(31)\n#define   CLAIM_ER_OVERFLOW\tREG_BIT(16)\n#define   CLAIM_ER_CTR_MASK\tREG_GENMASK(15, 0)\n\n#define DERRMR\t\t_MMIO(0x44050)\n \n#define   DERRMR_PIPEA_SCANLINE\t\t(1 << 0)\n#define   DERRMR_PIPEA_PRI_FLIP_DONE\t(1 << 1)\n#define   DERRMR_PIPEA_SPR_FLIP_DONE\t(1 << 2)\n#define   DERRMR_PIPEA_VBLANK\t\t(1 << 3)\n#define   DERRMR_PIPEA_HBLANK\t\t(1 << 5)\n#define   DERRMR_PIPEB_SCANLINE\t\t(1 << 8)\n#define   DERRMR_PIPEB_PRI_FLIP_DONE\t(1 << 9)\n#define   DERRMR_PIPEB_SPR_FLIP_DONE\t(1 << 10)\n#define   DERRMR_PIPEB_VBLANK\t\t(1 << 11)\n#define   DERRMR_PIPEB_HBLANK\t\t(1 << 13)\n \n#define   DERRMR_PIPEC_SCANLINE\t\t(1 << 14)\n#define   DERRMR_PIPEC_PRI_FLIP_DONE\t(1 << 15)\n#define   DERRMR_PIPEC_SPR_FLIP_DONE\t(1 << 20)\n#define   DERRMR_PIPEC_VBLANK\t\t(1 << 21)\n#define   DERRMR_PIPEC_HBLANK\t\t(1 << 22)\n\n#define VLV_GU_CTL0\t_MMIO(VLV_DISPLAY_BASE + 0x2030)\n#define VLV_GU_CTL1\t_MMIO(VLV_DISPLAY_BASE + 0x2034)\n#define SCPD0\t\t_MMIO(0x209c)  \n#define  SCPD_FBC_IGNORE_3D\t\t\t(1 << 6)\n#define  CSTATE_RENDER_CLOCK_GATE_DISABLE\t(1 << 5)\n#define GEN2_IER\t_MMIO(0x20a0)\n#define GEN2_IIR\t_MMIO(0x20a4)\n#define GEN2_IMR\t_MMIO(0x20a8)\n#define GEN2_ISR\t_MMIO(0x20ac)\n#define VLV_GUNIT_CLOCK_GATE\t_MMIO(VLV_DISPLAY_BASE + 0x2060)\n#define   GINT_DIS\t\t(1 << 22)\n#define   GCFG_DIS\t\t(1 << 8)\n#define VLV_GUNIT_CLOCK_GATE2\t_MMIO(VLV_DISPLAY_BASE + 0x2064)\n#define VLV_IIR_RW\t_MMIO(VLV_DISPLAY_BASE + 0x2084)\n#define VLV_IER\t\t_MMIO(VLV_DISPLAY_BASE + 0x20a0)\n#define VLV_IIR\t\t_MMIO(VLV_DISPLAY_BASE + 0x20a4)\n#define VLV_IMR\t\t_MMIO(VLV_DISPLAY_BASE + 0x20a8)\n#define VLV_ISR\t\t_MMIO(VLV_DISPLAY_BASE + 0x20ac)\n#define VLV_PCBR\t_MMIO(VLV_DISPLAY_BASE + 0x2120)\n#define VLV_PCBR_ADDR_SHIFT\t12\n\n#define   DISPLAY_PLANE_FLIP_PENDING(plane) (1 << (11 - (plane)))  \n#define EIR\t\t_MMIO(0x20b0)\n#define EMR\t\t_MMIO(0x20b4)\n#define ESR\t\t_MMIO(0x20b8)\n#define   GM45_ERROR_PAGE_TABLE\t\t\t\t(1 << 5)\n#define   GM45_ERROR_MEM_PRIV\t\t\t\t(1 << 4)\n#define   I915_ERROR_PAGE_TABLE\t\t\t\t(1 << 4)\n#define   GM45_ERROR_CP_PRIV\t\t\t\t(1 << 3)\n#define   I915_ERROR_MEMORY_REFRESH\t\t\t(1 << 1)\n#define   I915_ERROR_INSTRUCTION\t\t\t(1 << 0)\n#define INSTPM\t        _MMIO(0x20c0)\n#define   INSTPM_SELF_EN (1 << 12)  \n#define   INSTPM_AGPBUSY_INT_EN (1 << 11)  \n#define   INSTPM_FORCE_ORDERING\t\t\t\t(1 << 7)  \n#define   INSTPM_TLB_INVALIDATE\t(1 << 9)\n#define   INSTPM_SYNC_FLUSH\t(1 << 5)\n#define MEM_MODE\t_MMIO(0x20cc)\n#define   MEM_DISPLAY_B_TRICKLE_FEED_DISABLE (1 << 3)  \n#define   MEM_DISPLAY_A_TRICKLE_FEED_DISABLE (1 << 2)  \n#define   MEM_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2)  \n#define FW_BLC\t\t_MMIO(0x20d8)\n#define FW_BLC2\t\t_MMIO(0x20dc)\n#define FW_BLC_SELF\t_MMIO(0x20e0)  \n#define   FW_BLC_SELF_EN_MASK      (1 << 31)\n#define   FW_BLC_SELF_FIFO_MASK    (1 << 16)  \n#define   FW_BLC_SELF_EN           (1 << 15)  \n#define MM_BURST_LENGTH     0x00700000\n#define MM_FIFO_WATERMARK   0x0001F000\n#define LM_BURST_LENGTH     0x00000700\n#define LM_FIFO_WATERMARK   0x0000001F\n#define MI_ARB_STATE\t_MMIO(0x20e4)  \n\n#define _MBUS_ABOX0_CTL\t\t\t0x45038\n#define _MBUS_ABOX1_CTL\t\t\t0x45048\n#define _MBUS_ABOX2_CTL\t\t\t0x4504C\n#define MBUS_ABOX_CTL(x)\t\t\t\t\t\t\t\\\n\t_MMIO(_PICK_EVEN_2RANGES(x, 2,\t\t\t\t\t\t\\\n\t\t\t\t _MBUS_ABOX0_CTL, _MBUS_ABOX1_CTL,\t\t\\\n\t\t\t\t _MBUS_ABOX2_CTL, _MBUS_ABOX2_CTL))\n\n#define MBUS_ABOX_BW_CREDIT_MASK\t(3 << 20)\n#define MBUS_ABOX_BW_CREDIT(x)\t\t((x) << 20)\n#define MBUS_ABOX_B_CREDIT_MASK\t\t(0xF << 16)\n#define MBUS_ABOX_B_CREDIT(x)\t\t((x) << 16)\n#define MBUS_ABOX_BT_CREDIT_POOL2_MASK\t(0x1F << 8)\n#define MBUS_ABOX_BT_CREDIT_POOL2(x)\t((x) << 8)\n#define MBUS_ABOX_BT_CREDIT_POOL1_MASK\t(0x1F << 0)\n#define MBUS_ABOX_BT_CREDIT_POOL1(x)\t((x) << 0)\n\n \n#define   MI_ARB_RENDER_TLB_LOW_PRIORITY\t(1 << 15)\n\n \n#define   MI_ARB_ISOCH_WAIT_GTT\t\t\t(1 << 14)\n\n \n#define   MI_ARB_BLOCK_GRANT_MASK\t\t(3 << 12)\n#define   MI_ARB_BLOCK_GRANT_8\t\t\t(0 << 12)\t \n#define   MI_ARB_BLOCK_GRANT_4\t\t\t(1 << 12)\t \n#define   MI_ARB_BLOCK_GRANT_2\t\t\t(2 << 12)\t \n#define   MI_ARB_BLOCK_GRANT_0\t\t\t(3 << 12)\t \n\n \n#define   MI_ARB_C3_LP_WRITE_ENABLE\t\t(1 << 11)\n\n \n#define   MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE\t(1 << 10)\n\n \n#define   MI_ARB_DUAL_DATA_PHASE_DISABLE\t(1 << 9)\n\n \n#define   MI_ARB_CACHE_SNOOP_DISABLE\t\t(1 << 8)\n\n \n#define   MI_ARB_TIME_SLICE_MASK\t\t(7 << 5)\n#define   MI_ARB_TIME_SLICE_1\t\t\t(0 << 5)\n#define   MI_ARB_TIME_SLICE_2\t\t\t(1 << 5)\n#define   MI_ARB_TIME_SLICE_4\t\t\t(2 << 5)\n#define   MI_ARB_TIME_SLICE_6\t\t\t(3 << 5)\n#define   MI_ARB_TIME_SLICE_8\t\t\t(4 << 5)\n#define   MI_ARB_TIME_SLICE_10\t\t\t(5 << 5)\n#define   MI_ARB_TIME_SLICE_14\t\t\t(6 << 5)\n#define   MI_ARB_TIME_SLICE_16\t\t\t(7 << 5)\n\n \n#define   MI_ARB_LOW_PRIORITY_GRACE_4KB\t\t(0 << 4)\t \n#define   MI_ARB_LOW_PRIORITY_GRACE_8KB\t\t(1 << 4)\n\n \n#define   MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE\t(1 << 2)\n\n \n#define   MI_ARB_DISPLAY_PRIORITY_A_B\t\t(0 << 0)\t \n#define   MI_ARB_DISPLAY_PRIORITY_B_A\t\t(1 << 0)\t \n\n#define MI_STATE\t_MMIO(0x20e4)  \n#define   MI_AGPBUSY_INT_EN\t\t\t(1 << 1)  \n#define   MI_AGPBUSY_830_MODE\t\t\t(1 << 0)  \n\n \n#define GT_BLT_FLUSHDW_NOTIFY_INTERRUPT\t\t(1 << 26)\n#define GT_BLT_CS_ERROR_INTERRUPT\t\t(1 << 25)\n#define GT_BLT_USER_INTERRUPT\t\t\t(1 << 22)\n#define GT_BSD_CS_ERROR_INTERRUPT\t\t(1 << 15)\n#define GT_BSD_USER_INTERRUPT\t\t\t(1 << 12)\n#define GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1\t(1 << 11)  \n#define GT_WAIT_SEMAPHORE_INTERRUPT\t\tREG_BIT(11)  \n#define GT_CONTEXT_SWITCH_INTERRUPT\t\t(1 <<  8)\n#define GT_RENDER_L3_PARITY_ERROR_INTERRUPT\t(1 <<  5)  \n#define GT_RENDER_PIPECTL_NOTIFY_INTERRUPT\t(1 <<  4)\n#define GT_CS_MASTER_ERROR_INTERRUPT\t\tREG_BIT(3)\n#define GT_RENDER_SYNC_STATUS_INTERRUPT\t\t(1 <<  2)\n#define GT_RENDER_DEBUG_INTERRUPT\t\t(1 <<  1)\n#define GT_RENDER_USER_INTERRUPT\t\t(1 <<  0)\n\n#define PM_VEBOX_CS_ERROR_INTERRUPT\t\t(1 << 12)  \n#define PM_VEBOX_USER_INTERRUPT\t\t\t(1 << 10)  \n\n#define GT_PARITY_ERROR(dev_priv) \\\n\t(GT_RENDER_L3_PARITY_ERROR_INTERRUPT | \\\n\t (IS_HASWELL(dev_priv) ? GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 : 0))\n\n \n#define ILK_BSD_USER_INTERRUPT\t\t\t\t(1 << 5)\n\n#define I915_PM_INTERRUPT\t\t\t\t(1 << 31)\n#define I915_ISP_INTERRUPT\t\t\t\t(1 << 22)\n#define I915_LPE_PIPE_B_INTERRUPT\t\t\t(1 << 21)\n#define I915_LPE_PIPE_A_INTERRUPT\t\t\t(1 << 20)\n#define I915_MIPIC_INTERRUPT\t\t\t\t(1 << 19)\n#define I915_MIPIA_INTERRUPT\t\t\t\t(1 << 18)\n#define I915_PIPE_CONTROL_NOTIFY_INTERRUPT\t\t(1 << 18)\n#define I915_DISPLAY_PORT_INTERRUPT\t\t\t(1 << 17)\n#define I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT\t\t(1 << 16)\n#define I915_MASTER_ERROR_INTERRUPT\t\t\t(1 << 15)\n#define I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT\t\t(1 << 14)\n#define I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT\t(1 << 14)  \n#define I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT\t\t(1 << 13)\n#define I915_HWB_OOM_INTERRUPT\t\t\t\t(1 << 13)\n#define I915_LPE_PIPE_C_INTERRUPT\t\t\t(1 << 12)\n#define I915_SYNC_STATUS_INTERRUPT\t\t\t(1 << 12)\n#define I915_MISC_INTERRUPT\t\t\t\t(1 << 11)\n#define I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT\t(1 << 11)\n#define I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT\t\t(1 << 10)\n#define I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT\t(1 << 10)\n#define I915_DISPLAY_PIPE_C_EVENT_INTERRUPT\t\t(1 << 9)\n#define I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT\t(1 << 9)\n#define I915_DISPLAY_PIPE_C_DPBM_INTERRUPT\t\t(1 << 8)\n#define I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT\t(1 << 8)\n#define I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT\t\t(1 << 7)\n#define I915_DISPLAY_PIPE_A_EVENT_INTERRUPT\t\t(1 << 6)\n#define I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT\t\t(1 << 5)\n#define I915_DISPLAY_PIPE_B_EVENT_INTERRUPT\t\t(1 << 4)\n#define I915_DISPLAY_PIPE_A_DPBM_INTERRUPT\t\t(1 << 3)\n#define I915_DISPLAY_PIPE_B_DPBM_INTERRUPT\t\t(1 << 2)\n#define I915_DEBUG_INTERRUPT\t\t\t\t(1 << 2)\n#define I915_WINVALID_INTERRUPT\t\t\t\t(1 << 1)\n#define I915_USER_INTERRUPT\t\t\t\t(1 << 1)\n#define I915_ASLE_INTERRUPT\t\t\t\t(1 << 0)\n#define I915_BSD_USER_INTERRUPT\t\t\t\t(1 << 25)\n\n#define I915_HDMI_LPE_AUDIO_BASE\t(VLV_DISPLAY_BASE + 0x65000)\n#define I915_HDMI_LPE_AUDIO_SIZE\t0x1000\n\n \n#define VLV_AUD_CHICKEN_BIT_REG\t\t_MMIO(VLV_DISPLAY_BASE + 0x62F38)\n#define VLV_CHICKEN_BIT_DBG_ENABLE\t(1 << 0)\n\n#define _VLV_AUD_PORT_EN_B_DBG\t\t(VLV_DISPLAY_BASE + 0x62F20)\n#define _VLV_AUD_PORT_EN_C_DBG\t\t(VLV_DISPLAY_BASE + 0x62F30)\n#define _VLV_AUD_PORT_EN_D_DBG\t\t(VLV_DISPLAY_BASE + 0x62F34)\n#define VLV_AUD_PORT_EN_DBG(port)\t_MMIO_PORT3((port) - PORT_B,\t   \\\n\t\t\t\t\t\t    _VLV_AUD_PORT_EN_B_DBG, \\\n\t\t\t\t\t\t    _VLV_AUD_PORT_EN_C_DBG, \\\n\t\t\t\t\t\t    _VLV_AUD_PORT_EN_D_DBG)\n#define VLV_AMP_MUTE\t\t        (1 << 1)\n\n#define GEN6_BSD_RNCID\t\t\t_MMIO(0x12198)\n\n#define GEN7_FF_THREAD_MODE\t\t_MMIO(0x20a0)\n#define   GEN7_FF_SCHED_MASK\t\t0x0077070\n#define   GEN8_FF_DS_REF_CNT_FFME\t(1 << 19)\n#define   GEN12_FF_TESSELATION_DOP_GATE_DISABLE BIT(19)\n#define   GEN7_FF_TS_SCHED_HS1\t\t(0x5 << 16)\n#define   GEN7_FF_TS_SCHED_HS0\t\t(0x3 << 16)\n#define   GEN7_FF_TS_SCHED_LOAD_BALANCE\t(0x1 << 16)\n#define   GEN7_FF_TS_SCHED_HW\t\t(0x0 << 16)  \n#define   GEN7_FF_VS_REF_CNT_FFME\t(1 << 15)\n#define   GEN7_FF_VS_SCHED_HS1\t\t(0x5 << 12)\n#define   GEN7_FF_VS_SCHED_HS0\t\t(0x3 << 12)\n#define   GEN7_FF_VS_SCHED_LOAD_BALANCE\t(0x1 << 12)  \n#define   GEN7_FF_VS_SCHED_HW\t\t(0x0 << 12)\n#define   GEN7_FF_DS_SCHED_HS1\t\t(0x5 << 4)\n#define   GEN7_FF_DS_SCHED_HS0\t\t(0x3 << 4)\n#define   GEN7_FF_DS_SCHED_LOAD_BALANCE\t(0x1 << 4)   \n#define   GEN7_FF_DS_SCHED_HW\t\t(0x0 << 4)\n\n \n\n#define FBC_CFB_BASE\t\t_MMIO(0x3200)  \n#define FBC_LL_BASE\t\t_MMIO(0x3204)  \n#define FBC_CONTROL\t\t_MMIO(0x3208)\n#define   FBC_CTL_EN\t\t\tREG_BIT(31)\n#define   FBC_CTL_PERIODIC\t\tREG_BIT(30)\n#define   FBC_CTL_INTERVAL_MASK\t\tREG_GENMASK(29, 16)\n#define   FBC_CTL_INTERVAL(x)\t\tREG_FIELD_PREP(FBC_CTL_INTERVAL_MASK, (x))\n#define   FBC_CTL_STOP_ON_MOD\t\tREG_BIT(15)\n#define   FBC_CTL_UNCOMPRESSIBLE\tREG_BIT(14)  \n#define   FBC_CTL_C3_IDLE\t\tREG_BIT(13)  \n#define   FBC_CTL_STRIDE_MASK\t\tREG_GENMASK(12, 5)\n#define   FBC_CTL_STRIDE(x)\t\tREG_FIELD_PREP(FBC_CTL_STRIDE_MASK, (x))\n#define   FBC_CTL_FENCENO_MASK\t\tREG_GENMASK(3, 0)\n#define   FBC_CTL_FENCENO(x)\t\tREG_FIELD_PREP(FBC_CTL_FENCENO_MASK, (x))\n#define FBC_COMMAND\t\t_MMIO(0x320c)\n#define   FBC_CMD_COMPRESS\t\tREG_BIT(0)\n#define FBC_STATUS\t\t_MMIO(0x3210)\n#define   FBC_STAT_COMPRESSING\t\tREG_BIT(31)\n#define   FBC_STAT_COMPRESSED\t\tREG_BIT(30)\n#define   FBC_STAT_MODIFIED\t\tREG_BIT(29)\n#define   FBC_STAT_CURRENT_LINE_MASK\tREG_GENMASK(10, 0)\n#define FBC_CONTROL2\t\t_MMIO(0x3214)  \n#define   FBC_CTL_FENCE_DBL\t\tREG_BIT(4)\n#define   FBC_CTL_IDLE_MASK\t\tREG_GENMASK(3, 2)\n#define   FBC_CTL_IDLE_IMM\t\tREG_FIELD_PREP(FBC_CTL_IDLE_MASK, 0)\n#define   FBC_CTL_IDLE_FULL\t\tREG_FIELD_PREP(FBC_CTL_IDLE_MASK, 1)\n#define   FBC_CTL_IDLE_LINE\t\tREG_FIELD_PREP(FBC_CTL_IDLE_MASK, 2)\n#define   FBC_CTL_IDLE_DEBUG\t\tREG_FIELD_PREP(FBC_CTL_IDLE_MASK, 3)\n#define   FBC_CTL_CPU_FENCE_EN\t\tREG_BIT(1)\n#define   FBC_CTL_PLANE_MASK\t\tREG_GENMASK(1, 0)\n#define   FBC_CTL_PLANE(i9xx_plane)\tREG_FIELD_PREP(FBC_CTL_PLANE_MASK, (i9xx_plane))\n#define FBC_FENCE_OFF\t\t_MMIO(0x3218)   \n#define FBC_MOD_NUM\t\t_MMIO(0x3220)   \n#define   FBC_MOD_NUM_MASK\t\tREG_GENMASK(31, 1)\n#define   FBC_MOD_NUM_VALID\t\tREG_BIT(0)\n#define FBC_TAG(i)\t\t_MMIO(0x3300 + (i) * 4)  \n#define   FBC_TAG_MASK\t\t\tREG_GENMASK(1, 0)  \n#define   FBC_TAG_MODIFIED\t\tREG_FIELD_PREP(FBC_TAG_MASK, 0)\n#define   FBC_TAG_UNCOMPRESSED\t\tREG_FIELD_PREP(FBC_TAG_MASK, 1)\n#define   FBC_TAG_UNCOMPRESSIBLE\tREG_FIELD_PREP(FBC_TAG_MASK, 2)\n#define   FBC_TAG_COMPRESSED\t\tREG_FIELD_PREP(FBC_TAG_MASK, 3)\n\n#define FBC_LL_SIZE\t\t(1536)\n\n \n#define DPFC_CB_BASE\t\t\t_MMIO(0x3200)\n#define ILK_DPFC_CB_BASE(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43200, 0x43240)\n#define DPFC_CONTROL\t\t\t_MMIO(0x3208)\n#define ILK_DPFC_CONTROL(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43208, 0x43248)\n#define   DPFC_CTL_EN\t\t\t\tREG_BIT(31)\n#define   DPFC_CTL_PLANE_MASK_G4X\t\tREG_BIT(30)  \n#define   DPFC_CTL_PLANE_G4X(i9xx_plane)\tREG_FIELD_PREP(DPFC_CTL_PLANE_MASK_G4X, (i9xx_plane))\n#define   DPFC_CTL_FENCE_EN_G4X\t\t\tREG_BIT(29)  \n#define   DPFC_CTL_PLANE_MASK_IVB\t\tREG_GENMASK(30, 29)  \n#define   DPFC_CTL_PLANE_IVB(i9xx_plane)\tREG_FIELD_PREP(DPFC_CTL_PLANE_MASK_IVB, (i9xx_plane))\n#define   DPFC_CTL_FENCE_EN_IVB\t\t\tREG_BIT(28)  \n#define   DPFC_CTL_PERSISTENT_MODE\t\tREG_BIT(25)  \n#define   DPFC_CTL_FALSE_COLOR\t\t\tREG_BIT(10)  \n#define   DPFC_CTL_SR_EN\t\t\tREG_BIT(10)  \n#define   DPFC_CTL_SR_EXIT_DIS\t\t\tREG_BIT(9)  \n#define   DPFC_CTL_LIMIT_MASK\t\t\tREG_GENMASK(7, 6)\n#define   DPFC_CTL_LIMIT_1X\t\t\tREG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 0)\n#define   DPFC_CTL_LIMIT_2X\t\t\tREG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 1)\n#define   DPFC_CTL_LIMIT_4X\t\t\tREG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 2)\n#define   DPFC_CTL_FENCENO_MASK\t\t\tREG_GENMASK(3, 0)\n#define   DPFC_CTL_FENCENO(fence)\t\tREG_FIELD_PREP(DPFC_CTL_FENCENO_MASK, (fence))\n#define DPFC_RECOMP_CTL\t\t\t_MMIO(0x320c)\n#define ILK_DPFC_RECOMP_CTL(fbc_id)\t_MMIO_PIPE((fbc_id), 0x4320c, 0x4324c)\n#define   DPFC_RECOMP_STALL_EN\t\t\tREG_BIT(27)\n#define   DPFC_RECOMP_STALL_WM_MASK\t\tREG_GENMASK(26, 16)\n#define   DPFC_RECOMP_TIMER_COUNT_MASK\t\tREG_GENMASK(5, 0)\n#define DPFC_STATUS\t\t\t_MMIO(0x3210)\n#define ILK_DPFC_STATUS(fbc_id)\t\t_MMIO_PIPE((fbc_id), 0x43210, 0x43250)\n#define   DPFC_INVAL_SEG_MASK\t\t\tREG_GENMASK(26, 16)\n#define   DPFC_COMP_SEG_MASK\t\t\tREG_GENMASK(10, 0)\n#define DPFC_STATUS2\t\t\t_MMIO(0x3214)\n#define ILK_DPFC_STATUS2(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43214, 0x43254)\n#define   DPFC_COMP_SEG_MASK_IVB\t\tREG_GENMASK(11, 0)\n#define DPFC_FENCE_YOFF\t\t\t_MMIO(0x3218)\n#define ILK_DPFC_FENCE_YOFF(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43218, 0x43258)\n#define DPFC_CHICKEN\t\t\t_MMIO(0x3224)\n#define ILK_DPFC_CHICKEN(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43224, 0x43264)\n#define   DPFC_HT_MODIFY\t\t\tREG_BIT(31)  \n#define   DPFC_NUKE_ON_ANY_MODIFICATION\t\tREG_BIT(23)  \n#define   DPFC_CHICKEN_COMP_DUMMY_PIXEL\t\tREG_BIT(14)  \n#define   DPFC_CHICKEN_FORCE_SLB_INVALIDATION\tREG_BIT(13)  \n#define   DPFC_DISABLE_DUMMY0\t\t\tREG_BIT(8)  \n\n#define GLK_FBC_STRIDE(fbc_id)\t_MMIO_PIPE((fbc_id), 0x43228, 0x43268)\n#define   FBC_STRIDE_OVERRIDE\tREG_BIT(15)\n#define   FBC_STRIDE_MASK\tREG_GENMASK(14, 0)\n#define   FBC_STRIDE(x)\t\tREG_FIELD_PREP(FBC_STRIDE_MASK, (x))\n\n#define ILK_FBC_RT_BASE\t\t_MMIO(0x2128)\n#define   ILK_FBC_RT_VALID\tREG_BIT(0)\n#define   SNB_FBC_FRONT_BUFFER\tREG_BIT(1)\n\n#define ILK_DISPLAY_CHICKEN1\t_MMIO(0x42000)\n#define   ILK_FBCQ_DIS\t\t\tREG_BIT(22)\n#define   ILK_PABSTRETCH_DIS\t\tREG_BIT(21)\n#define   ILK_SABSTRETCH_DIS\t\tREG_BIT(20)\n#define   IVB_PRI_STRETCH_MAX_MASK\tREG_GENMASK(21, 20)\n#define   IVB_PRI_STRETCH_MAX_X8\tREG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 0)\n#define   IVB_PRI_STRETCH_MAX_X4\tREG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 1)\n#define   IVB_PRI_STRETCH_MAX_X2\tREG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 2)\n#define   IVB_PRI_STRETCH_MAX_X1\tREG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 3)\n#define   IVB_SPR_STRETCH_MAX_MASK\tREG_GENMASK(19, 18)\n#define   IVB_SPR_STRETCH_MAX_X8\tREG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 0)\n#define   IVB_SPR_STRETCH_MAX_X4\tREG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 1)\n#define   IVB_SPR_STRETCH_MAX_X2\tREG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 2)\n#define   IVB_SPR_STRETCH_MAX_X1\tREG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 3)\n\n\n \n#define SNB_DPFC_CTL_SA\t\t_MMIO(0x100100)\n#define   SNB_DPFC_FENCE_EN\t\tREG_BIT(29)\n#define   SNB_DPFC_FENCENO_MASK\t\tREG_GENMASK(4, 0)\n#define   SNB_DPFC_FENCENO(fence)\tREG_FIELD_PREP(SNB_DPFC_FENCENO_MASK, (fence))\n#define SNB_DPFC_CPU_FENCE_OFFSET\t_MMIO(0x100104)\n\n \n#define IVB_FBC_RT_BASE\t\t\t_MMIO(0x7020)\n#define IVB_FBC_RT_BASE_UPPER\t\t_MMIO(0x7024)\n\n#define IPS_CTL\t\t_MMIO(0x43408)\n#define   IPS_ENABLE\t\tREG_BIT(31)\n#define   IPS_FALSE_COLOR\tREG_BIT(4)\n\n#define MSG_FBC_REND_STATE(fbc_id)\t_MMIO_PIPE((fbc_id), 0x50380, 0x50384)\n#define   FBC_REND_NUKE\t\t\tREG_BIT(2)\n#define   FBC_REND_CACHE_CLEAN\t\tREG_BIT(1)\n\n \n#define _DPLL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x6014)\n#define _DPLL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x6018)\n#define _CHV_DPLL_C (DISPLAY_MMIO_BASE(dev_priv) + 0x6030)\n#define DPLL(pipe) _MMIO_PIPE3((pipe), _DPLL_A, _DPLL_B, _CHV_DPLL_C)\n\n#define VGA0\t_MMIO(0x6000)\n#define VGA1\t_MMIO(0x6004)\n#define VGA_PD\t_MMIO(0x6010)\n#define   VGA0_PD_P2_DIV_4\t(1 << 7)\n#define   VGA0_PD_P1_DIV_2\t(1 << 5)\n#define   VGA0_PD_P1_SHIFT\t0\n#define   VGA0_PD_P1_MASK\t(0x1f << 0)\n#define   VGA1_PD_P2_DIV_4\t(1 << 15)\n#define   VGA1_PD_P1_DIV_2\t(1 << 13)\n#define   VGA1_PD_P1_SHIFT\t8\n#define   VGA1_PD_P1_MASK\t(0x1f << 8)\n#define   DPLL_VCO_ENABLE\t\t(1 << 31)\n#define   DPLL_SDVO_HIGH_SPEED\t\t(1 << 30)\n#define   DPLL_DVO_2X_MODE\t\t(1 << 30)\n#define   DPLL_EXT_BUFFER_ENABLE_VLV\t(1 << 30)\n#define   DPLL_SYNCLOCK_ENABLE\t\t(1 << 29)\n#define   DPLL_REF_CLK_ENABLE_VLV\t(1 << 29)\n#define   DPLL_VGA_MODE_DIS\t\t(1 << 28)\n#define   DPLLB_MODE_DAC_SERIAL\t\t(1 << 26)  \n#define   DPLLB_MODE_LVDS\t\t(2 << 26)  \n#define   DPLL_MODE_MASK\t\t(3 << 26)\n#define   DPLL_DAC_SERIAL_P2_CLOCK_DIV_10 (0 << 24)  \n#define   DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 (1 << 24)  \n#define   DPLLB_LVDS_P2_CLOCK_DIV_14\t(0 << 24)  \n#define   DPLLB_LVDS_P2_CLOCK_DIV_7\t(1 << 24)  \n#define   DPLL_P2_CLOCK_DIV_MASK\t0x03000000  \n#define   DPLL_FPA01_P1_POST_DIV_MASK\t0x00ff0000  \n#define   DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW\t0x00ff8000  \n#define   DPLL_LOCK_VLV\t\t\t(1 << 15)\n#define   DPLL_INTEGRATED_CRI_CLK_VLV\t(1 << 14)\n#define   DPLL_INTEGRATED_REF_CLK_VLV\t(1 << 13)\n#define   DPLL_SSC_REF_CLK_CHV\t\t(1 << 13)\n#define   DPLL_PORTC_READY_MASK\t\t(0xf << 4)\n#define   DPLL_PORTB_READY_MASK\t\t(0xf)\n\n#define   DPLL_FPA01_P1_POST_DIV_MASK_I830\t0x001f0000\n\n \n#define DPIO_PHY_STATUS\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x6240)\n#define   DPLL_PORTD_READY_MASK\t\t(0xf)\n#define DISPLAY_PHY_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x60100)\n#define   PHY_CH_POWER_DOWN_OVRD_EN(phy, ch)\t(1 << (2 * (phy) + (ch) + 27))\n#define   PHY_LDO_DELAY_0NS\t\t\t0x0\n#define   PHY_LDO_DELAY_200NS\t\t\t0x1\n#define   PHY_LDO_DELAY_600NS\t\t\t0x2\n#define   PHY_LDO_SEQ_DELAY(delay, phy)\t\t((delay) << (2 * (phy) + 23))\n#define   PHY_CH_POWER_DOWN_OVRD(mask, phy, ch)\t((mask) << (8 * (phy) + 4 * (ch) + 11))\n#define   PHY_CH_SU_PSR\t\t\t\t0x1\n#define   PHY_CH_DEEP_PSR\t\t\t0x7\n#define   PHY_CH_POWER_MODE(mode, phy, ch)\t((mode) << (6 * (phy) + 3 * (ch) + 2))\n#define   PHY_COM_LANE_RESET_DEASSERT(phy)\t(1 << (phy))\n#define DISPLAY_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x60104)\n#define   PHY_POWERGOOD(phy)\t(((phy) == DPIO_PHY0) ? (1 << 31) : (1 << 30))\n#define   PHY_STATUS_CMN_LDO(phy, ch)                   (1 << (6 - (6 * (phy) + 3 * (ch))))\n#define   PHY_STATUS_SPLINE_LDO(phy, ch, spline)        (1 << (8 - (6 * (phy) + 3 * (ch) + (spline))))\n\n \n#define   DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS\t0x003f0000\n#define   DPLL_FPA01_P1_POST_DIV_SHIFT\t16\n#define   DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW 15\n \n#define   PLL_P2_DIVIDE_BY_4\t\t(1 << 23)\n#define   PLL_P1_DIVIDE_BY_TWO\t\t(1 << 21)  \n#define   PLL_REF_INPUT_DREFCLK\t\t(0 << 13)\n#define   PLL_REF_INPUT_TVCLKINA\t(1 << 13)  \n#define   PLL_REF_INPUT_TVCLKINBC\t(2 << 13)  \n#define   PLLB_REF_INPUT_SPREADSPECTRUMIN (3 << 13)\n#define   PLL_REF_INPUT_MASK\t\t(3 << 13)\n#define   PLL_LOAD_PULSE_PHASE_SHIFT\t\t9\n \n# define PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT     9\n# define PLL_REF_SDVO_HDMI_MULTIPLIER_MASK      (7 << 9)\n# define PLL_REF_SDVO_HDMI_MULTIPLIER(x)\t(((x) - 1) << 9)\n# define DPLL_FPA1_P1_POST_DIV_SHIFT            0\n# define DPLL_FPA1_P1_POST_DIV_MASK             0xff\n\n \n#define   PLL_LOAD_PULSE_PHASE_MASK\t\t(0xf << PLL_LOAD_PULSE_PHASE_SHIFT)\n#define   DISPLAY_RATE_SELECT_FPA1\t\t(1 << 8)\n \n#define   SDVO_MULTIPLIER_MASK\t\t\t0x000000ff\n#define   SDVO_MULTIPLIER_SHIFT_HIRES\t\t4\n#define   SDVO_MULTIPLIER_SHIFT_VGA\t\t0\n\n#define _DPLL_A_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x601c)\n#define _DPLL_B_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x6020)\n#define _CHV_DPLL_C_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x603c)\n#define DPLL_MD(pipe) _MMIO_PIPE3((pipe), _DPLL_A_MD, _DPLL_B_MD, _CHV_DPLL_C_MD)\n\n \n#define   DPLL_MD_UDI_DIVIDER_MASK\t\t0x3f000000\n#define   DPLL_MD_UDI_DIVIDER_SHIFT\t\t24\n \n#define   DPLL_MD_VGA_UDI_DIVIDER_MASK\t\t0x003f0000\n#define   DPLL_MD_VGA_UDI_DIVIDER_SHIFT\t\t16\n \n#define   DPLL_MD_UDI_MULTIPLIER_MASK\t\t0x00003f00\n#define   DPLL_MD_UDI_MULTIPLIER_SHIFT\t\t8\n \n#define   DPLL_MD_VGA_UDI_MULTIPLIER_MASK\t0x0000003f\n#define   DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT\t0\n\n#define RAWCLK_FREQ_VLV\t\t_MMIO(VLV_DISPLAY_BASE + 0x6024)\n\n#define _FPA0\t0x6040\n#define _FPA1\t0x6044\n#define _FPB0\t0x6048\n#define _FPB1\t0x604c\n#define FP0(pipe) _MMIO_PIPE(pipe, _FPA0, _FPB0)\n#define FP1(pipe) _MMIO_PIPE(pipe, _FPA1, _FPB1)\n#define   FP_N_DIV_MASK\t\t0x003f0000\n#define   FP_N_PINEVIEW_DIV_MASK\t0x00ff0000\n#define   FP_N_DIV_SHIFT\t\t16\n#define   FP_M1_DIV_MASK\t0x00003f00\n#define   FP_M1_DIV_SHIFT\t\t 8\n#define   FP_M2_DIV_MASK\t0x0000003f\n#define   FP_M2_PINEVIEW_DIV_MASK\t0x000000ff\n#define   FP_M2_DIV_SHIFT\t\t 0\n#define DPLL_TEST\t_MMIO(0x606c)\n#define   DPLLB_TEST_SDVO_DIV_1\t\t(0 << 22)\n#define   DPLLB_TEST_SDVO_DIV_2\t\t(1 << 22)\n#define   DPLLB_TEST_SDVO_DIV_4\t\t(2 << 22)\n#define   DPLLB_TEST_SDVO_DIV_MASK\t(3 << 22)\n#define   DPLLB_TEST_N_BYPASS\t\t(1 << 19)\n#define   DPLLB_TEST_M_BYPASS\t\t(1 << 18)\n#define   DPLLB_INPUT_BUFFER_ENABLE\t(1 << 16)\n#define   DPLLA_TEST_N_BYPASS\t\t(1 << 3)\n#define   DPLLA_TEST_M_BYPASS\t\t(1 << 2)\n#define   DPLLA_INPUT_BUFFER_ENABLE\t(1 << 0)\n#define D_STATE\t\t_MMIO(0x6104)\n#define  DSTATE_GFX_RESET_I830\t\t\t(1 << 6)\n#define  DSTATE_PLL_D3_OFF\t\t\t(1 << 3)\n#define  DSTATE_GFX_CLOCK_GATING\t\t(1 << 1)\n#define  DSTATE_DOT_CLOCK_GATING\t\t(1 << 0)\n#define DSPCLK_GATE_D(__i915)\t\t_MMIO(DISPLAY_MMIO_BASE(__i915) + 0x6200)\n# define DPUNIT_B_CLOCK_GATE_DISABLE\t\t(1 << 30)  \n# define VSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 29)  \n# define VRHUNIT_CLOCK_GATE_DISABLE\t\t(1 << 28)  \n# define VRDUNIT_CLOCK_GATE_DISABLE\t\t(1 << 27)  \n# define AUDUNIT_CLOCK_GATE_DISABLE\t\t(1 << 26)  \n# define DPUNIT_A_CLOCK_GATE_DISABLE\t\t(1 << 25)  \n# define DPCUNIT_CLOCK_GATE_DISABLE\t\t(1 << 24)  \n# define PNV_GMBUSUNIT_CLOCK_GATE_DISABLE\t(1 << 24)  \n# define TVRUNIT_CLOCK_GATE_DISABLE\t\t(1 << 23)  \n# define TVCUNIT_CLOCK_GATE_DISABLE\t\t(1 << 22)  \n# define TVFUNIT_CLOCK_GATE_DISABLE\t\t(1 << 21)  \n# define TVEUNIT_CLOCK_GATE_DISABLE\t\t(1 << 20)  \n# define DVSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 19)  \n# define DSSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 18)  \n# define DDBUNIT_CLOCK_GATE_DISABLE\t\t(1 << 17)  \n# define DPRUNIT_CLOCK_GATE_DISABLE\t\t(1 << 16)  \n# define DPFUNIT_CLOCK_GATE_DISABLE\t\t(1 << 15)  \n# define DPBMUNIT_CLOCK_GATE_DISABLE\t\t(1 << 14)  \n# define DPLSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 13)  \n# define DPLUNIT_CLOCK_GATE_DISABLE\t\t(1 << 12)  \n# define DPOUNIT_CLOCK_GATE_DISABLE\t\t(1 << 11)\n# define DPBUNIT_CLOCK_GATE_DISABLE\t\t(1 << 10)\n# define DCUNIT_CLOCK_GATE_DISABLE\t\t(1 << 9)\n# define DPUNIT_CLOCK_GATE_DISABLE\t\t(1 << 8)\n# define VRUNIT_CLOCK_GATE_DISABLE\t\t(1 << 7)  \n# define OVHUNIT_CLOCK_GATE_DISABLE\t\t(1 << 6)  \n# define DPIOUNIT_CLOCK_GATE_DISABLE\t\t(1 << 6)  \n# define OVFUNIT_CLOCK_GATE_DISABLE\t\t(1 << 5)\n# define OVBUNIT_CLOCK_GATE_DISABLE\t\t(1 << 4)\n \n# define OVRUNIT_CLOCK_GATE_DISABLE\t\t(1 << 3)\n# define OVCUNIT_CLOCK_GATE_DISABLE\t\t(1 << 2)\n# define OVUUNIT_CLOCK_GATE_DISABLE\t\t(1 << 1)\n# define ZVUNIT_CLOCK_GATE_DISABLE\t\t(1 << 0)  \n# define OVLUNIT_CLOCK_GATE_DISABLE\t\t(1 << 0)  \n\n#define RENCLK_GATE_D1\t\t_MMIO(0x6204)\n# define BLITTER_CLOCK_GATE_DISABLE\t\t(1 << 13)  \n# define MPEG_CLOCK_GATE_DISABLE\t\t(1 << 12)  \n# define PC_FE_CLOCK_GATE_DISABLE\t\t(1 << 11)\n# define PC_BE_CLOCK_GATE_DISABLE\t\t(1 << 10)\n# define WINDOWER_CLOCK_GATE_DISABLE\t\t(1 << 9)\n# define INTERPOLATOR_CLOCK_GATE_DISABLE\t(1 << 8)\n# define COLOR_CALCULATOR_CLOCK_GATE_DISABLE\t(1 << 7)\n# define MOTION_COMP_CLOCK_GATE_DISABLE\t\t(1 << 6)\n# define MAG_CLOCK_GATE_DISABLE\t\t\t(1 << 5)\n \n# define MECI_CLOCK_GATE_DISABLE\t\t(1 << 4)\n# define DCMP_CLOCK_GATE_DISABLE\t\t(1 << 3)\n# define MEC_CLOCK_GATE_DISABLE\t\t\t(1 << 2)\n# define MECO_CLOCK_GATE_DISABLE\t\t(1 << 1)\n \n# define SV_CLOCK_GATE_DISABLE\t\t\t(1 << 0)\n# define I915_MPEG_CLOCK_GATE_DISABLE\t\t(1 << 16)\n# define I915_VLD_IP_PR_CLOCK_GATE_DISABLE\t(1 << 15)\n# define I915_MOTION_COMP_CLOCK_GATE_DISABLE\t(1 << 14)\n# define I915_BD_BF_CLOCK_GATE_DISABLE\t\t(1 << 13)\n# define I915_SF_SE_CLOCK_GATE_DISABLE\t\t(1 << 12)\n# define I915_WM_CLOCK_GATE_DISABLE\t\t(1 << 11)\n# define I915_IZ_CLOCK_GATE_DISABLE\t\t(1 << 10)\n# define I915_PI_CLOCK_GATE_DISABLE\t\t(1 << 9)\n# define I915_DI_CLOCK_GATE_DISABLE\t\t(1 << 8)\n# define I915_SH_SV_CLOCK_GATE_DISABLE\t\t(1 << 7)\n# define I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE\t(1 << 6)\n# define I915_SC_CLOCK_GATE_DISABLE\t\t(1 << 5)\n# define I915_FL_CLOCK_GATE_DISABLE\t\t(1 << 4)\n# define I915_DM_CLOCK_GATE_DISABLE\t\t(1 << 3)\n# define I915_PS_CLOCK_GATE_DISABLE\t\t(1 << 2)\n# define I915_CC_CLOCK_GATE_DISABLE\t\t(1 << 1)\n# define I915_BY_CLOCK_GATE_DISABLE\t\t(1 << 0)\n\n# define I965_RCZ_CLOCK_GATE_DISABLE\t\t(1 << 30)\n \n# define I965_RCC_CLOCK_GATE_DISABLE\t\t(1 << 29)\n# define I965_RCPB_CLOCK_GATE_DISABLE\t\t(1 << 28)\n# define I965_DAP_CLOCK_GATE_DISABLE\t\t(1 << 27)\n# define I965_ROC_CLOCK_GATE_DISABLE\t\t(1 << 26)\n# define I965_GW_CLOCK_GATE_DISABLE\t\t(1 << 25)\n# define I965_TD_CLOCK_GATE_DISABLE\t\t(1 << 24)\n \n# define I965_ISC_CLOCK_GATE_DISABLE\t\t(1 << 23)\n# define I965_IC_CLOCK_GATE_DISABLE\t\t(1 << 22)\n# define I965_EU_CLOCK_GATE_DISABLE\t\t(1 << 21)\n# define I965_IF_CLOCK_GATE_DISABLE\t\t(1 << 20)\n# define I965_TC_CLOCK_GATE_DISABLE\t\t(1 << 19)\n# define I965_SO_CLOCK_GATE_DISABLE\t\t(1 << 17)\n# define I965_FBC_CLOCK_GATE_DISABLE\t\t(1 << 16)\n# define I965_MARI_CLOCK_GATE_DISABLE\t\t(1 << 15)\n# define I965_MASF_CLOCK_GATE_DISABLE\t\t(1 << 14)\n# define I965_MAWB_CLOCK_GATE_DISABLE\t\t(1 << 13)\n# define I965_EM_CLOCK_GATE_DISABLE\t\t(1 << 12)\n# define I965_UC_CLOCK_GATE_DISABLE\t\t(1 << 11)\n# define I965_SI_CLOCK_GATE_DISABLE\t\t(1 << 6)\n# define I965_MT_CLOCK_GATE_DISABLE\t\t(1 << 5)\n# define I965_PL_CLOCK_GATE_DISABLE\t\t(1 << 4)\n# define I965_DG_CLOCK_GATE_DISABLE\t\t(1 << 3)\n# define I965_QC_CLOCK_GATE_DISABLE\t\t(1 << 2)\n# define I965_FT_CLOCK_GATE_DISABLE\t\t(1 << 1)\n# define I965_DM_CLOCK_GATE_DISABLE\t\t(1 << 0)\n\n#define RENCLK_GATE_D2\t\t_MMIO(0x6208)\n#define VF_UNIT_CLOCK_GATE_DISABLE\t\t(1 << 9)\n#define GS_UNIT_CLOCK_GATE_DISABLE\t\t(1 << 7)\n#define CL_UNIT_CLOCK_GATE_DISABLE\t\t(1 << 6)\n\n#define VDECCLK_GATE_D\t\t_MMIO(0x620C)\t\t \n#define  VCP_UNIT_CLOCK_GATE_DISABLE\t\t(1 << 4)\n\n#define RAMCLK_GATE_D\t\t_MMIO(0x6210)\t\t \n#define DEUC\t\t\t_MMIO(0x6214)           \n\n#define FW_BLC_SELF_VLV\t\t_MMIO(VLV_DISPLAY_BASE + 0x6500)\n#define  FW_CSPWRDWNEN\t\t(1 << 15)\n\n#define MI_ARB_VLV\t\t_MMIO(VLV_DISPLAY_BASE + 0x6504)\n\n#define CZCLK_CDCLK_FREQ_RATIO\t_MMIO(VLV_DISPLAY_BASE + 0x6508)\n#define   CDCLK_FREQ_SHIFT\t4\n#define   CDCLK_FREQ_MASK\t(0x1f << CDCLK_FREQ_SHIFT)\n#define   CZCLK_FREQ_MASK\t0xf\n\n#define GCI_CONTROL\t\t_MMIO(VLV_DISPLAY_BASE + 0x650C)\n#define   PFI_CREDIT_63\t\t(9 << 28)\t\t \n#define   PFI_CREDIT_31\t\t(8 << 28)\t\t \n#define   PFI_CREDIT(x)\t\t(((x) - 8) << 28)\t \n#define   PFI_CREDIT_RESEND\t(1 << 27)\n#define   VGA_FAST_MODE_DISABLE\t(1 << 14)\n\n#define GMBUSFREQ_VLV\t\t_MMIO(VLV_DISPLAY_BASE + 0x6510)\n\n \n#define _PALETTE_A\t\t0xa000\n#define _PALETTE_B\t\t0xa800\n#define _CHV_PALETTE_C\t\t0xc000\n \n#define   PALETTE_RED_MASK\t\tREG_GENMASK(23, 16)\n#define   PALETTE_GREEN_MASK\t\tREG_GENMASK(15, 8)\n#define   PALETTE_BLUE_MASK\t\tREG_GENMASK(7, 0)\n \n#define   PALETTE_10BIT_RED_LDW_MASK\tREG_GENMASK(23, 16)\n#define   PALETTE_10BIT_GREEN_LDW_MASK\tREG_GENMASK(15, 8)\n#define   PALETTE_10BIT_BLUE_LDW_MASK\tREG_GENMASK(7, 0)\n \n#define   PALETTE_10BIT_RED_EXP_MASK\tREG_GENMASK(23, 22)\n#define   PALETTE_10BIT_RED_MANT_MASK\tREG_GENMASK(21, 18)\n#define   PALETTE_10BIT_RED_UDW_MASK\tREG_GENMASK(17, 16)\n#define   PALETTE_10BIT_GREEN_EXP_MASK\tREG_GENMASK(15, 14)\n#define   PALETTE_10BIT_GREEN_MANT_MASK\tREG_GENMASK(13, 10)\n#define   PALETTE_10BIT_GREEN_UDW_MASK\tREG_GENMASK(9, 8)\n#define   PALETTE_10BIT_BLUE_EXP_MASK\tREG_GENMASK(7, 6)\n#define   PALETTE_10BIT_BLUE_MANT_MASK\tREG_GENMASK(5, 2)\n#define   PALETTE_10BIT_BLUE_UDW_MASK\tREG_GENMASK(1, 0)\n#define PALETTE(pipe, i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) +\t\t\t\\\n\t\t\t       _PICK_EVEN_2RANGES(pipe, 2,\t\t\t\\\n\t\t\t\t\t\t  _PALETTE_A, _PALETTE_B,\t\\\n\t\t\t\t\t\t  _CHV_PALETTE_C, _CHV_PALETTE_C) + \\\n\t\t\t\t\t\t  (i) * 4)\n\n#define PEG_BAND_GAP_DATA\t_MMIO(0x14d68)\n\n#define BXT_RP_STATE_CAP        _MMIO(0x138170)\n#define GEN9_RP_STATE_LIMITS\t_MMIO(0x138148)\n#define XEHPSDV_RP_STATE_CAP\t_MMIO(0x250014)\n#define PVC_RP_STATE_CAP\t_MMIO(0x281014)\n\n#define MTL_RP_STATE_CAP\t_MMIO(0x138000)\n#define MTL_MEDIAP_STATE_CAP\t_MMIO(0x138020)\n#define   MTL_RP0_CAP_MASK\tREG_GENMASK(8, 0)\n#define   MTL_RPN_CAP_MASK\tREG_GENMASK(24, 16)\n\n#define MTL_GT_RPE_FREQUENCY\t_MMIO(0x13800c)\n#define MTL_MPE_FREQUENCY\t_MMIO(0x13802c)\n#define   MTL_RPE_MASK\t\tREG_GENMASK(8, 0)\n\n#define GT0_PERF_LIMIT_REASONS\t\t_MMIO(0x1381a8)\n#define   GT0_PERF_LIMIT_REASONS_MASK\t0xde3\n#define   PROCHOT_MASK\t\t\tREG_BIT(0)\n#define   THERMAL_LIMIT_MASK\t\tREG_BIT(1)\n#define   RATL_MASK\t\t\tREG_BIT(5)\n#define   VR_THERMALERT_MASK\t\tREG_BIT(6)\n#define   VR_TDC_MASK\t\t\tREG_BIT(7)\n#define   POWER_LIMIT_4_MASK\t\tREG_BIT(8)\n#define   POWER_LIMIT_1_MASK\t\tREG_BIT(10)\n#define   POWER_LIMIT_2_MASK\t\tREG_BIT(11)\n#define   GT0_PERF_LIMIT_REASONS_LOG_MASK REG_GENMASK(31, 16)\n#define MTL_MEDIA_PERF_LIMIT_REASONS\t_MMIO(0x138030)\n\n#define CHV_CLK_CTL1\t\t\t_MMIO(0x101100)\n#define VLV_CLK_CTL2\t\t\t_MMIO(0x101104)\n#define   CLK_CTL2_CZCOUNT_30NS_SHIFT\t28\n\n \n\n#define OVADD\t\t\t_MMIO(0x30000)\n#define DOVSTA\t\t\t_MMIO(0x30008)\n#define OC_BUF\t\t\t(0x3 << 20)\n#define OGAMC5\t\t\t_MMIO(0x30010)\n#define OGAMC4\t\t\t_MMIO(0x30014)\n#define OGAMC3\t\t\t_MMIO(0x30018)\n#define OGAMC2\t\t\t_MMIO(0x3001c)\n#define OGAMC1\t\t\t_MMIO(0x30020)\n#define OGAMC0\t\t\t_MMIO(0x30024)\n\n \n#define GEN9_CLKGATE_DIS_0\t\t_MMIO(0x46530)\n#define   DARBF_GATING_DIS\t\tREG_BIT(27)\n#define   MTL_PIPEDMC_GATING_DIS_A\tREG_BIT(15)\n#define   MTL_PIPEDMC_GATING_DIS_B\tREG_BIT(14)\n#define   PWM2_GATING_DIS\t\tREG_BIT(14)\n#define   PWM1_GATING_DIS\t\tREG_BIT(13)\n\n#define GEN9_CLKGATE_DIS_3\t\t_MMIO(0x46538)\n#define   TGL_VRH_GATING_DIS\t\tREG_BIT(31)\n#define   DPT_GATING_DIS\t\tREG_BIT(22)\n\n#define GEN9_CLKGATE_DIS_4\t\t_MMIO(0x4653C)\n#define   BXT_GMBUS_GATING_DIS\t\t(1 << 14)\n\n#define GEN9_CLKGATE_DIS_5\t\t_MMIO(0x46540)\n#define   DPCE_GATING_DIS\t\tREG_BIT(17)\n\n#define _CLKGATE_DIS_PSL_A\t\t0x46520\n#define _CLKGATE_DIS_PSL_B\t\t0x46524\n#define _CLKGATE_DIS_PSL_C\t\t0x46528\n#define   DUPS1_GATING_DIS\t\t(1 << 15)\n#define   DUPS2_GATING_DIS\t\t(1 << 19)\n#define   DUPS3_GATING_DIS\t\t(1 << 23)\n#define   CURSOR_GATING_DIS\t\tREG_BIT(28)\n#define   DPF_GATING_DIS\t\t(1 << 10)\n#define   DPF_RAM_GATING_DIS\t\t(1 << 9)\n#define   DPFR_GATING_DIS\t\t(1 << 8)\n\n#define CLKGATE_DIS_PSL(pipe) \\\n\t_MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_A, _CLKGATE_DIS_PSL_B)\n\n#define _CLKGATE_DIS_PSL_EXT_A\t\t0x4654C\n#define _CLKGATE_DIS_PSL_EXT_B\t\t0x46550\n#define   PIPEDMC_GATING_DIS\t\tREG_BIT(12)\n\n#define CLKGATE_DIS_PSL_EXT(pipe) \\\n\t_MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_EXT_A, _CLKGATE_DIS_PSL_EXT_B)\n\n \n#define _DDI_CLK_VALFREQ_A\t\t0x64030\n#define _DDI_CLK_VALFREQ_B\t\t0x64130\n#define DDI_CLK_VALFREQ(port)\t\t_MMIO_PORT(port, _DDI_CLK_VALFREQ_A, _DDI_CLK_VALFREQ_B)\n\n \n\n \n#define _PIPE_CRC_CTL_A\t\t\t0x60050\n#define   PIPE_CRC_ENABLE\t\tREG_BIT(31)\n \n#define   PIPE_CRC_SOURCE_MASK_SKL\tREG_GENMASK(30, 28)\n#define   PIPE_CRC_SOURCE_PLANE_1_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 0)\n#define   PIPE_CRC_SOURCE_PLANE_2_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 2)\n#define   PIPE_CRC_SOURCE_DMUX_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 4)\n#define   PIPE_CRC_SOURCE_PLANE_3_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 6)\n#define   PIPE_CRC_SOURCE_PLANE_4_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 7)\n#define   PIPE_CRC_SOURCE_PLANE_5_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 5)\n#define   PIPE_CRC_SOURCE_PLANE_6_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 3)\n#define   PIPE_CRC_SOURCE_PLANE_7_SKL\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 1)\n \n#define   PIPE_CRC_SOURCE_MASK_IVB\tREG_GENMASK(30, 29)\n#define   PIPE_CRC_SOURCE_PRIMARY_IVB\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 0)\n#define   PIPE_CRC_SOURCE_SPRITE_IVB\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 1)\n#define   PIPE_CRC_SOURCE_PF_IVB\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 2)\n \n#define   PIPE_CRC_SOURCE_MASK_ILK\tREG_GENMASK(30, 28)\n#define   PIPE_CRC_SOURCE_PRIMARY_ILK\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 0)\n#define   PIPE_CRC_SOURCE_SPRITE_ILK\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 1)\n#define   PIPE_CRC_SOURCE_PIPE_ILK\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 2)\n \n#define   PIPE_CRC_SOURCE_PORT_A_ILK\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 4)\n#define   PIPE_CRC_SOURCE_FDI_ILK\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 5)\n \n#define   PIPE_CRC_SOURCE_MASK_VLV\tREG_GENMASK(30, 27)\n#define   PIPE_CRC_SOURCE_PIPE_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 0)\n#define   PIPE_CRC_SOURCE_HDMIB_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 1)\n#define   PIPE_CRC_SOURCE_HDMIC_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 2)\n \n#define   PIPE_CRC_SOURCE_DP_D_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 3)\n#define   PIPE_CRC_SOURCE_DP_B_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 6)\n#define   PIPE_CRC_SOURCE_DP_C_VLV\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 7)\n \n#define   PIPE_CRC_SOURCE_MASK_I9XX\tREG_GENMASK(30, 28)\n#define   PIPE_CRC_SOURCE_PIPE_I9XX\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 0)\n#define   PIPE_CRC_SOURCE_SDVOB_I9XX\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 1)\n#define   PIPE_CRC_SOURCE_SDVOC_I9XX\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 2)\n \n#define   PIPE_CRC_SOURCE_DP_D_G4X\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 3)\n#define   PIPE_CRC_SOURCE_TV_PRE\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 4)\n#define   PIPE_CRC_SOURCE_TV_POST\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 5)\n#define   PIPE_CRC_SOURCE_DP_B_G4X\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 6)\n#define   PIPE_CRC_SOURCE_DP_C_G4X\tREG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 7)\n \n#define   PIPE_CRC_INCLUDE_BORDER_I8XX\tREG_BIT(30)\n\n#define _PIPE_CRC_RES_1_A_IVB\t\t0x60064\n#define _PIPE_CRC_RES_2_A_IVB\t\t0x60068\n#define _PIPE_CRC_RES_3_A_IVB\t\t0x6006c\n#define _PIPE_CRC_RES_4_A_IVB\t\t0x60070\n#define _PIPE_CRC_RES_5_A_IVB\t\t0x60074\n\n#define _PIPE_CRC_RES_RED_A\t\t0x60060\n#define _PIPE_CRC_RES_GREEN_A\t\t0x60064\n#define _PIPE_CRC_RES_BLUE_A\t\t0x60068\n#define _PIPE_CRC_RES_RES1_A_I915\t0x6006c\n#define _PIPE_CRC_RES_RES2_A_G4X\t0x60080\n\n \n#define _PIPE_CRC_RES_1_B_IVB\t\t0x61064\n#define _PIPE_CRC_RES_2_B_IVB\t\t0x61068\n#define _PIPE_CRC_RES_3_B_IVB\t\t0x6106c\n#define _PIPE_CRC_RES_4_B_IVB\t\t0x61070\n#define _PIPE_CRC_RES_5_B_IVB\t\t0x61074\n\n#define PIPE_CRC_CTL(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_CRC_CTL_A)\n#define PIPE_CRC_RES_1_IVB(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_1_A_IVB)\n#define PIPE_CRC_RES_2_IVB(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_2_A_IVB)\n#define PIPE_CRC_RES_3_IVB(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_3_A_IVB)\n#define PIPE_CRC_RES_4_IVB(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_4_A_IVB)\n#define PIPE_CRC_RES_5_IVB(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_5_A_IVB)\n\n#define PIPE_CRC_RES_RED(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_RED_A)\n#define PIPE_CRC_RES_GREEN(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_GREEN_A)\n#define PIPE_CRC_RES_BLUE(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_BLUE_A)\n#define PIPE_CRC_RES_RES1_I915(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES1_A_I915)\n#define PIPE_CRC_RES_RES2_G4X(pipe)\t_MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES2_A_G4X)\n\n \n#define _TRANS_HTOTAL_A\t\t0x60000\n#define   HTOTAL_MASK\t\t\tREG_GENMASK(31, 16)\n#define   HTOTAL(htotal)\t\tREG_FIELD_PREP(HTOTAL_MASK, (htotal))\n#define   HACTIVE_MASK\t\t\tREG_GENMASK(15, 0)\n#define   HACTIVE(hdisplay)\t\tREG_FIELD_PREP(HACTIVE_MASK, (hdisplay))\n#define _TRANS_HBLANK_A\t\t0x60004\n#define   HBLANK_END_MASK\t\tREG_GENMASK(31, 16)\n#define   HBLANK_END(hblank_end)\tREG_FIELD_PREP(HBLANK_END_MASK, (hblank_end))\n#define   HBLANK_START_MASK\t\tREG_GENMASK(15, 0)\n#define   HBLANK_START(hblank_start)\tREG_FIELD_PREP(HBLANK_START_MASK, (hblank_start))\n#define _TRANS_HSYNC_A\t\t0x60008\n#define   HSYNC_END_MASK\t\tREG_GENMASK(31, 16)\n#define   HSYNC_END(hsync_end)\t\tREG_FIELD_PREP(HSYNC_END_MASK, (hsync_end))\n#define   HSYNC_START_MASK\t\tREG_GENMASK(15, 0)\n#define   HSYNC_START(hsync_start)\tREG_FIELD_PREP(HSYNC_START_MASK, (hsync_start))\n#define _TRANS_VTOTAL_A\t\t0x6000c\n#define   VTOTAL_MASK\t\t\tREG_GENMASK(31, 16)\n#define   VTOTAL(vtotal)\t\tREG_FIELD_PREP(VTOTAL_MASK, (vtotal))\n#define   VACTIVE_MASK\t\t\tREG_GENMASK(15, 0)\n#define   VACTIVE(vdisplay)\t\tREG_FIELD_PREP(VACTIVE_MASK, (vdisplay))\n#define _TRANS_VBLANK_A\t\t0x60010\n#define   VBLANK_END_MASK\t\tREG_GENMASK(31, 16)\n#define   VBLANK_END(vblank_end)\tREG_FIELD_PREP(VBLANK_END_MASK, (vblank_end))\n#define   VBLANK_START_MASK\t\tREG_GENMASK(15, 0)\n#define   VBLANK_START(vblank_start)\tREG_FIELD_PREP(VBLANK_START_MASK, (vblank_start))\n#define _TRANS_VSYNC_A\t\t0x60014\n#define   VSYNC_END_MASK\t\tREG_GENMASK(31, 16)\n#define   VSYNC_END(vsync_end)\t\tREG_FIELD_PREP(VSYNC_END_MASK, (vsync_end))\n#define   VSYNC_START_MASK\t\tREG_GENMASK(15, 0)\n#define   VSYNC_START(vsync_start)\tREG_FIELD_PREP(VSYNC_START_MASK, (vsync_start))\n#define _TRANS_EXITLINE_A\t0x60018\n#define _PIPEASRC\t\t0x6001c\n#define   PIPESRC_WIDTH_MASK\tREG_GENMASK(31, 16)\n#define   PIPESRC_WIDTH(w)\tREG_FIELD_PREP(PIPESRC_WIDTH_MASK, (w))\n#define   PIPESRC_HEIGHT_MASK\tREG_GENMASK(15, 0)\n#define   PIPESRC_HEIGHT(h)\tREG_FIELD_PREP(PIPESRC_HEIGHT_MASK, (h))\n#define _BCLRPAT_A\t\t0x60020\n#define _TRANS_VSYNCSHIFT_A\t0x60028\n#define _TRANS_MULT_A\t\t0x6002c\n\n \n#define _TRANS_HTOTAL_B\t\t0x61000\n#define _TRANS_HBLANK_B\t\t0x61004\n#define _TRANS_HSYNC_B\t\t0x61008\n#define _TRANS_VTOTAL_B\t\t0x6100c\n#define _TRANS_VBLANK_B\t\t0x61010\n#define _TRANS_VSYNC_B\t\t0x61014\n#define _PIPEBSRC\t\t0x6101c\n#define _BCLRPAT_B\t\t0x61020\n#define _TRANS_VSYNCSHIFT_B\t0x61028\n#define _TRANS_MULT_B\t\t0x6102c\n\n \n#define _TRANS_HTOTAL_DSI0\t0x6b000\n#define _TRANS_HSYNC_DSI0\t0x6b008\n#define _TRANS_VTOTAL_DSI0\t0x6b00c\n#define _TRANS_VSYNC_DSI0\t0x6b014\n#define _TRANS_VSYNCSHIFT_DSI0\t0x6b028\n\n \n#define _TRANS_HTOTAL_DSI1\t0x6b800\n#define _TRANS_HSYNC_DSI1\t0x6b808\n#define _TRANS_VTOTAL_DSI1\t0x6b80c\n#define _TRANS_VSYNC_DSI1\t0x6b814\n#define _TRANS_VSYNCSHIFT_DSI1\t0x6b828\n\n#define TRANS_HTOTAL(trans)\t_MMIO_TRANS2((trans), _TRANS_HTOTAL_A)\n#define TRANS_HBLANK(trans)\t_MMIO_TRANS2((trans), _TRANS_HBLANK_A)\n#define TRANS_HSYNC(trans)\t_MMIO_TRANS2((trans), _TRANS_HSYNC_A)\n#define TRANS_VTOTAL(trans)\t_MMIO_TRANS2((trans), _TRANS_VTOTAL_A)\n#define TRANS_VBLANK(trans)\t_MMIO_TRANS2((trans), _TRANS_VBLANK_A)\n#define TRANS_VSYNC(trans)\t_MMIO_TRANS2((trans), _TRANS_VSYNC_A)\n#define BCLRPAT(trans)\t\t_MMIO_TRANS2((trans), _BCLRPAT_A)\n#define TRANS_VSYNCSHIFT(trans)\t_MMIO_TRANS2((trans), _TRANS_VSYNCSHIFT_A)\n#define PIPESRC(pipe)\t\t_MMIO_TRANS2((pipe), _PIPEASRC)\n#define TRANS_MULT(trans)\t_MMIO_TRANS2((trans), _TRANS_MULT_A)\n\n \n#define _TRANS_VRR_CTL_A\t\t0x60420\n#define _TRANS_VRR_CTL_B\t\t0x61420\n#define _TRANS_VRR_CTL_C\t\t0x62420\n#define _TRANS_VRR_CTL_D\t\t0x63420\n#define TRANS_VRR_CTL(trans)\t\t\t_MMIO_TRANS2(trans, _TRANS_VRR_CTL_A)\n#define   VRR_CTL_VRR_ENABLE\t\t\tREG_BIT(31)\n#define   VRR_CTL_IGN_MAX_SHIFT\t\t\tREG_BIT(30)\n#define   VRR_CTL_FLIP_LINE_EN\t\t\tREG_BIT(29)\n#define   VRR_CTL_PIPELINE_FULL_MASK\t\tREG_GENMASK(10, 3)\n#define   VRR_CTL_PIPELINE_FULL(x)\t\tREG_FIELD_PREP(VRR_CTL_PIPELINE_FULL_MASK, (x))\n#define   VRR_CTL_PIPELINE_FULL_OVERRIDE\tREG_BIT(0)\n#define\t  XELPD_VRR_CTL_VRR_GUARDBAND_MASK\tREG_GENMASK(15, 0)\n#define\t  XELPD_VRR_CTL_VRR_GUARDBAND(x)\tREG_FIELD_PREP(XELPD_VRR_CTL_VRR_GUARDBAND_MASK, (x))\n\n#define _TRANS_VRR_VMAX_A\t\t0x60424\n#define _TRANS_VRR_VMAX_B\t\t0x61424\n#define _TRANS_VRR_VMAX_C\t\t0x62424\n#define _TRANS_VRR_VMAX_D\t\t0x63424\n#define TRANS_VRR_VMAX(trans)\t\t_MMIO_TRANS2(trans, _TRANS_VRR_VMAX_A)\n#define   VRR_VMAX_MASK\t\t\tREG_GENMASK(19, 0)\n\n#define _TRANS_VRR_VMIN_A\t\t0x60434\n#define _TRANS_VRR_VMIN_B\t\t0x61434\n#define _TRANS_VRR_VMIN_C\t\t0x62434\n#define _TRANS_VRR_VMIN_D\t\t0x63434\n#define TRANS_VRR_VMIN(trans)\t\t_MMIO_TRANS2(trans, _TRANS_VRR_VMIN_A)\n#define   VRR_VMIN_MASK\t\t\tREG_GENMASK(15, 0)\n\n#define _TRANS_VRR_VMAXSHIFT_A\t\t0x60428\n#define _TRANS_VRR_VMAXSHIFT_B\t\t0x61428\n#define _TRANS_VRR_VMAXSHIFT_C\t\t0x62428\n#define _TRANS_VRR_VMAXSHIFT_D\t\t0x63428\n#define TRANS_VRR_VMAXSHIFT(trans)\t_MMIO_TRANS2(trans, \\\n\t\t\t\t\t_TRANS_VRR_VMAXSHIFT_A)\n#define   VRR_VMAXSHIFT_DEC_MASK\tREG_GENMASK(29, 16)\n#define   VRR_VMAXSHIFT_DEC\t\tREG_BIT(16)\n#define   VRR_VMAXSHIFT_INC_MASK\tREG_GENMASK(12, 0)\n\n#define _TRANS_VRR_STATUS_A\t\t0x6042C\n#define _TRANS_VRR_STATUS_B\t\t0x6142C\n#define _TRANS_VRR_STATUS_C\t\t0x6242C\n#define _TRANS_VRR_STATUS_D\t\t0x6342C\n#define TRANS_VRR_STATUS(trans)\t\t_MMIO_TRANS2(trans, _TRANS_VRR_STATUS_A)\n#define   VRR_STATUS_VMAX_REACHED\tREG_BIT(31)\n#define   VRR_STATUS_NOFLIP_TILL_BNDR\tREG_BIT(30)\n#define   VRR_STATUS_FLIP_BEF_BNDR\tREG_BIT(29)\n#define   VRR_STATUS_NO_FLIP_FRAME\tREG_BIT(28)\n#define   VRR_STATUS_VRR_EN_LIVE\tREG_BIT(27)\n#define   VRR_STATUS_FLIPS_SERVICED\tREG_BIT(26)\n#define   VRR_STATUS_VBLANK_MASK\tREG_GENMASK(22, 20)\n#define   STATUS_FSM_IDLE\t\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 0)\n#define   STATUS_FSM_WAIT_TILL_FDB\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 1)\n#define   STATUS_FSM_WAIT_TILL_FS\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 2)\n#define   STATUS_FSM_WAIT_TILL_FLIP\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 3)\n#define   STATUS_FSM_PIPELINE_FILL\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 4)\n#define   STATUS_FSM_ACTIVE\t\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 5)\n#define   STATUS_FSM_LEGACY_VBLANK\tREG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 6)\n\n#define _TRANS_VRR_VTOTAL_PREV_A\t0x60480\n#define _TRANS_VRR_VTOTAL_PREV_B\t0x61480\n#define _TRANS_VRR_VTOTAL_PREV_C\t0x62480\n#define _TRANS_VRR_VTOTAL_PREV_D\t0x63480\n#define TRANS_VRR_VTOTAL_PREV(trans)\t_MMIO_TRANS2(trans, \\\n\t\t\t\t\t_TRANS_VRR_VTOTAL_PREV_A)\n#define   VRR_VTOTAL_FLIP_BEFR_BNDR\tREG_BIT(31)\n#define   VRR_VTOTAL_FLIP_AFTER_BNDR\tREG_BIT(30)\n#define   VRR_VTOTAL_FLIP_AFTER_DBLBUF\tREG_BIT(29)\n#define   VRR_VTOTAL_PREV_FRAME_MASK\tREG_GENMASK(19, 0)\n\n#define _TRANS_VRR_FLIPLINE_A\t\t0x60438\n#define _TRANS_VRR_FLIPLINE_B\t\t0x61438\n#define _TRANS_VRR_FLIPLINE_C\t\t0x62438\n#define _TRANS_VRR_FLIPLINE_D\t\t0x63438\n#define TRANS_VRR_FLIPLINE(trans)\t_MMIO_TRANS2(trans, \\\n\t\t\t\t\t_TRANS_VRR_FLIPLINE_A)\n#define   VRR_FLIPLINE_MASK\t\tREG_GENMASK(19, 0)\n\n#define _TRANS_VRR_STATUS2_A\t\t0x6043C\n#define _TRANS_VRR_STATUS2_B\t\t0x6143C\n#define _TRANS_VRR_STATUS2_C\t\t0x6243C\n#define _TRANS_VRR_STATUS2_D\t\t0x6343C\n#define TRANS_VRR_STATUS2(trans)\t_MMIO_TRANS2(trans, _TRANS_VRR_STATUS2_A)\n#define   VRR_STATUS2_VERT_LN_CNT_MASK\tREG_GENMASK(19, 0)\n\n#define _TRANS_PUSH_A\t\t\t0x60A70\n#define _TRANS_PUSH_B\t\t\t0x61A70\n#define _TRANS_PUSH_C\t\t\t0x62A70\n#define _TRANS_PUSH_D\t\t\t0x63A70\n#define TRANS_PUSH(trans)\t\t_MMIO_TRANS2(trans, _TRANS_PUSH_A)\n#define   TRANS_PUSH_EN\t\t\tREG_BIT(31)\n#define   TRANS_PUSH_SEND\t\tREG_BIT(30)\n\n \n#define ADPA\t\t\t_MMIO(0x61100)\n#define PCH_ADPA                _MMIO(0xe1100)\n#define VLV_ADPA\t\t_MMIO(VLV_DISPLAY_BASE + 0x61100)\n\n#define   ADPA_DAC_ENABLE\t(1 << 31)\n#define   ADPA_DAC_DISABLE\t0\n#define   ADPA_PIPE_SEL_SHIFT\t\t30\n#define   ADPA_PIPE_SEL_MASK\t\t(1 << 30)\n#define   ADPA_PIPE_SEL(pipe)\t\t((pipe) << 30)\n#define   ADPA_PIPE_SEL_SHIFT_CPT\t29\n#define   ADPA_PIPE_SEL_MASK_CPT\t(3 << 29)\n#define   ADPA_PIPE_SEL_CPT(pipe)\t((pipe) << 29)\n#define   ADPA_CRT_HOTPLUG_MASK  0x03ff0000  \n#define   ADPA_CRT_HOTPLUG_MONITOR_NONE  (0 << 24)\n#define   ADPA_CRT_HOTPLUG_MONITOR_MASK  (3 << 24)\n#define   ADPA_CRT_HOTPLUG_MONITOR_COLOR (3 << 24)\n#define   ADPA_CRT_HOTPLUG_MONITOR_MONO  (2 << 24)\n#define   ADPA_CRT_HOTPLUG_ENABLE        (1 << 23)\n#define   ADPA_CRT_HOTPLUG_PERIOD_64     (0 << 22)\n#define   ADPA_CRT_HOTPLUG_PERIOD_128    (1 << 22)\n#define   ADPA_CRT_HOTPLUG_WARMUP_5MS    (0 << 21)\n#define   ADPA_CRT_HOTPLUG_WARMUP_10MS   (1 << 21)\n#define   ADPA_CRT_HOTPLUG_SAMPLE_2S     (0 << 20)\n#define   ADPA_CRT_HOTPLUG_SAMPLE_4S     (1 << 20)\n#define   ADPA_CRT_HOTPLUG_VOLTAGE_40    (0 << 18)\n#define   ADPA_CRT_HOTPLUG_VOLTAGE_50    (1 << 18)\n#define   ADPA_CRT_HOTPLUG_VOLTAGE_60    (2 << 18)\n#define   ADPA_CRT_HOTPLUG_VOLTAGE_70    (3 << 18)\n#define   ADPA_CRT_HOTPLUG_VOLREF_325MV  (0 << 17)\n#define   ADPA_CRT_HOTPLUG_VOLREF_475MV  (1 << 17)\n#define   ADPA_CRT_HOTPLUG_FORCE_TRIGGER (1 << 16)\n#define   ADPA_USE_VGA_HVPOLARITY (1 << 15)\n#define   ADPA_SETS_HVPOLARITY\t0\n#define   ADPA_VSYNC_CNTL_DISABLE (1 << 10)\n#define   ADPA_VSYNC_CNTL_ENABLE 0\n#define   ADPA_HSYNC_CNTL_DISABLE (1 << 11)\n#define   ADPA_HSYNC_CNTL_ENABLE 0\n#define   ADPA_VSYNC_ACTIVE_HIGH (1 << 4)\n#define   ADPA_VSYNC_ACTIVE_LOW\t0\n#define   ADPA_HSYNC_ACTIVE_HIGH (1 << 3)\n#define   ADPA_HSYNC_ACTIVE_LOW\t0\n#define   ADPA_DPMS_MASK\t(~(3 << 10))\n#define   ADPA_DPMS_ON\t\t(0 << 10)\n#define   ADPA_DPMS_SUSPEND\t(1 << 10)\n#define   ADPA_DPMS_STANDBY\t(2 << 10)\n#define   ADPA_DPMS_OFF\t\t(3 << 10)\n\n\n \n#define PORT_HOTPLUG_EN\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61110)\n#define   PORTB_HOTPLUG_INT_EN\t\t\t(1 << 29)\n#define   PORTC_HOTPLUG_INT_EN\t\t\t(1 << 28)\n#define   PORTD_HOTPLUG_INT_EN\t\t\t(1 << 27)\n#define   SDVOB_HOTPLUG_INT_EN\t\t\t(1 << 26)\n#define   SDVOC_HOTPLUG_INT_EN\t\t\t(1 << 25)\n#define   TV_HOTPLUG_INT_EN\t\t\t(1 << 18)\n#define   CRT_HOTPLUG_INT_EN\t\t\t(1 << 9)\n#define HOTPLUG_INT_EN_MASK\t\t\t(PORTB_HOTPLUG_INT_EN | \\\n\t\t\t\t\t\t PORTC_HOTPLUG_INT_EN | \\\n\t\t\t\t\t\t PORTD_HOTPLUG_INT_EN | \\\n\t\t\t\t\t\t SDVOC_HOTPLUG_INT_EN | \\\n\t\t\t\t\t\t SDVOB_HOTPLUG_INT_EN | \\\n\t\t\t\t\t\t CRT_HOTPLUG_INT_EN)\n#define   CRT_HOTPLUG_FORCE_DETECT\t\t(1 << 3)\n#define CRT_HOTPLUG_ACTIVATION_PERIOD_32\t(0 << 8)\n \n#define CRT_HOTPLUG_ACTIVATION_PERIOD_64\t(1 << 8)\n#define CRT_HOTPLUG_DAC_ON_TIME_2M\t\t(0 << 7)\n#define CRT_HOTPLUG_DAC_ON_TIME_4M\t\t(1 << 7)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_40\t\t(0 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_50\t\t(1 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_60\t\t(2 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_70\t\t(3 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_MASK\t(3 << 5)\n#define CRT_HOTPLUG_DETECT_DELAY_1G\t\t(0 << 4)\n#define CRT_HOTPLUG_DETECT_DELAY_2G\t\t(1 << 4)\n#define CRT_HOTPLUG_DETECT_VOLTAGE_325MV\t(0 << 2)\n#define CRT_HOTPLUG_DETECT_VOLTAGE_475MV\t(1 << 2)\n\n#define PORT_HOTPLUG_STAT\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114)\n \n#define   PORTD_HOTPLUG_LIVE_STATUS_G4X\t\t(1 << 27)\n#define   PORTC_HOTPLUG_LIVE_STATUS_G4X\t\t(1 << 28)\n#define   PORTB_HOTPLUG_LIVE_STATUS_G4X\t\t(1 << 29)\n#define   PORTD_HOTPLUG_INT_STATUS\t\t(3 << 21)\n#define   PORTD_HOTPLUG_INT_LONG_PULSE\t\t(2 << 21)\n#define   PORTD_HOTPLUG_INT_SHORT_PULSE\t\t(1 << 21)\n#define   PORTC_HOTPLUG_INT_STATUS\t\t(3 << 19)\n#define   PORTC_HOTPLUG_INT_LONG_PULSE\t\t(2 << 19)\n#define   PORTC_HOTPLUG_INT_SHORT_PULSE\t\t(1 << 19)\n#define   PORTB_HOTPLUG_INT_STATUS\t\t(3 << 17)\n#define   PORTB_HOTPLUG_INT_LONG_PULSE\t\t(2 << 17)\n#define   PORTB_HOTPLUG_INT_SHORT_PLUSE\t\t(1 << 17)\n \n#define   CRT_HOTPLUG_INT_STATUS\t\t(1 << 11)\n#define   TV_HOTPLUG_INT_STATUS\t\t\t(1 << 10)\n#define   CRT_HOTPLUG_MONITOR_MASK\t\t(3 << 8)\n#define   CRT_HOTPLUG_MONITOR_COLOR\t\t(3 << 8)\n#define   CRT_HOTPLUG_MONITOR_MONO\t\t(2 << 8)\n#define   CRT_HOTPLUG_MONITOR_NONE\t\t(0 << 8)\n#define   DP_AUX_CHANNEL_D_INT_STATUS_G4X\t(1 << 6)\n#define   DP_AUX_CHANNEL_C_INT_STATUS_G4X\t(1 << 5)\n#define   DP_AUX_CHANNEL_B_INT_STATUS_G4X\t(1 << 4)\n#define   DP_AUX_CHANNEL_MASK_INT_STATUS_G4X\t(7 << 4)\n\n \n#define   SDVOC_HOTPLUG_INT_STATUS_G4X\t\t(1 << 3)\n#define   SDVOB_HOTPLUG_INT_STATUS_G4X\t\t(1 << 2)\n \n#define   SDVOC_HOTPLUG_INT_STATUS_I965\t\t(3 << 4)\n#define   SDVOB_HOTPLUG_INT_STATUS_I965\t\t(3 << 2)\n#define   SDVOC_HOTPLUG_INT_STATUS_I915\t\t(1 << 7)\n#define   SDVOB_HOTPLUG_INT_STATUS_I915\t\t(1 << 6)\n#define   HOTPLUG_INT_STATUS_G4X\t\t(CRT_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t SDVOB_HOTPLUG_INT_STATUS_G4X | \\\n\t\t\t\t\t\t SDVOC_HOTPLUG_INT_STATUS_G4X | \\\n\t\t\t\t\t\t PORTB_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t PORTC_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t PORTD_HOTPLUG_INT_STATUS)\n\n#define HOTPLUG_INT_STATUS_I915\t\t\t(CRT_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t SDVOB_HOTPLUG_INT_STATUS_I915 | \\\n\t\t\t\t\t\t SDVOC_HOTPLUG_INT_STATUS_I915 | \\\n\t\t\t\t\t\t PORTB_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t PORTC_HOTPLUG_INT_STATUS | \\\n\t\t\t\t\t\t PORTD_HOTPLUG_INT_STATUS)\n\n \n#define _GEN3_SDVOB\t0x61140\n#define _GEN3_SDVOC\t0x61160\n#define GEN3_SDVOB\t_MMIO(_GEN3_SDVOB)\n#define GEN3_SDVOC\t_MMIO(_GEN3_SDVOC)\n#define GEN4_HDMIB\tGEN3_SDVOB\n#define GEN4_HDMIC\tGEN3_SDVOC\n#define VLV_HDMIB\t_MMIO(VLV_DISPLAY_BASE + 0x61140)\n#define VLV_HDMIC\t_MMIO(VLV_DISPLAY_BASE + 0x61160)\n#define CHV_HDMID\t_MMIO(VLV_DISPLAY_BASE + 0x6116C)\n#define PCH_SDVOB\t_MMIO(0xe1140)\n#define PCH_HDMIB\tPCH_SDVOB\n#define PCH_HDMIC\t_MMIO(0xe1150)\n#define PCH_HDMID\t_MMIO(0xe1160)\n\n#define PORT_DFT_I9XX\t\t\t\t_MMIO(0x61150)\n#define   DC_BALANCE_RESET\t\t\t(1 << 25)\n#define PORT_DFT2_G4X\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61154)\n#define   DC_BALANCE_RESET_VLV\t\t\t(1 << 31)\n#define   PIPE_SCRAMBLE_RESET_MASK\t\t((1 << 14) | (0x3 << 0))\n#define   PIPE_C_SCRAMBLE_RESET\t\t\tREG_BIT(14)  \n#define   PIPE_B_SCRAMBLE_RESET\t\t\tREG_BIT(1)\n#define   PIPE_A_SCRAMBLE_RESET\t\t\tREG_BIT(0)\n\n \n#define   SDVO_ENABLE\t\t\t\t(1 << 31)\n#define   SDVO_PIPE_SEL_SHIFT\t\t\t30\n#define   SDVO_PIPE_SEL_MASK\t\t\t(1 << 30)\n#define   SDVO_PIPE_SEL(pipe)\t\t\t((pipe) << 30)\n#define   SDVO_STALL_SELECT\t\t\t(1 << 29)\n#define   SDVO_INTERRUPT_ENABLE\t\t\t(1 << 26)\n \n#define   SDVO_PORT_MULTIPLY_MASK\t\t(7 << 23)\n#define   SDVO_PORT_MULTIPLY_SHIFT\t\t23\n#define   SDVO_PHASE_SELECT_MASK\t\t(15 << 19)\n#define   SDVO_PHASE_SELECT_DEFAULT\t\t(6 << 19)\n#define   SDVO_CLOCK_OUTPUT_INVERT\t\t(1 << 18)\n#define   SDVOC_GANG_MODE\t\t\t(1 << 16)  \n#define   SDVO_BORDER_ENABLE\t\t\t(1 << 7)  \n#define   SDVOB_PCIE_CONCURRENCY\t\t(1 << 3)  \n#define   SDVO_DETECTED\t\t\t\t(1 << 2)\n \n#define   SDVOB_PRESERVE_MASK ((1 << 17) | (1 << 16) | (1 << 14) | \\\n\t\t\t       SDVO_INTERRUPT_ENABLE)\n#define   SDVOC_PRESERVE_MASK ((1 << 17) | SDVO_INTERRUPT_ENABLE)\n\n \n#define   SDVO_COLOR_FORMAT_8bpc\t\t(0 << 26)\n#define   SDVO_COLOR_FORMAT_MASK\t\t(7 << 26)\n#define   SDVO_ENCODING_SDVO\t\t\t(0 << 10)\n#define   SDVO_ENCODING_HDMI\t\t\t(2 << 10)\n#define   HDMI_MODE_SELECT_HDMI\t\t\t(1 << 9)  \n#define   HDMI_MODE_SELECT_DVI\t\t\t(0 << 9)  \n#define   HDMI_COLOR_RANGE_16_235\t\t(1 << 8)  \n#define   HDMI_AUDIO_ENABLE\t\t\t(1 << 6)  \n \n#define   SDVO_VSYNC_ACTIVE_HIGH\t\t(1 << 4)\n#define   SDVO_HSYNC_ACTIVE_HIGH\t\t(1 << 3)\n\n \n#define   HDMI_COLOR_FORMAT_12bpc\t\t(3 << 26)  \n#define   SDVOB_HOTPLUG_ENABLE\t\t\t(1 << 23)  \n\n \n#define   SDVO_PIPE_SEL_SHIFT_CPT\t\t29\n#define   SDVO_PIPE_SEL_MASK_CPT\t\t(3 << 29)\n#define   SDVO_PIPE_SEL_CPT(pipe)\t\t((pipe) << 29)\n\n \n#define   SDVO_PIPE_SEL_SHIFT_CHV\t\t24\n#define   SDVO_PIPE_SEL_MASK_CHV\t\t(3 << 24)\n#define   SDVO_PIPE_SEL_CHV(pipe)\t\t((pipe) << 24)\n\n \n#define VIDEO_DIP_DATA\t\t_MMIO(0x61178)\n \n#define   VIDEO_DIP_DATA_SIZE\t32\n#define   VIDEO_DIP_GMP_DATA_SIZE\t36\n#define   VIDEO_DIP_VSC_DATA_SIZE\t36\n#define   VIDEO_DIP_PPS_DATA_SIZE\t132\n#define VIDEO_DIP_CTL\t\t_MMIO(0x61170)\n \n#define   VIDEO_DIP_ENABLE\t\t(1 << 31)\n#define   VIDEO_DIP_PORT(port)\t\t((port) << 29)\n#define   VIDEO_DIP_PORT_MASK\t\t(3 << 29)\n#define   VIDEO_DIP_ENABLE_GCP\t\t(1 << 25)  \n#define   VIDEO_DIP_ENABLE_AVI\t\t(1 << 21)\n#define   VIDEO_DIP_ENABLE_VENDOR\t(2 << 21)\n#define   VIDEO_DIP_ENABLE_GAMUT\t(4 << 21)  \n#define   VIDEO_DIP_ENABLE_SPD\t\t(8 << 21)\n#define   VIDEO_DIP_SELECT_AVI\t\t(0 << 19)\n#define   VIDEO_DIP_SELECT_VENDOR\t(1 << 19)\n#define   VIDEO_DIP_SELECT_GAMUT\t(2 << 19)\n#define   VIDEO_DIP_SELECT_SPD\t\t(3 << 19)\n#define   VIDEO_DIP_SELECT_MASK\t\t(3 << 19)\n#define   VIDEO_DIP_FREQ_ONCE\t\t(0 << 16)\n#define   VIDEO_DIP_FREQ_VSYNC\t\t(1 << 16)\n#define   VIDEO_DIP_FREQ_2VSYNC\t\t(2 << 16)\n#define   VIDEO_DIP_FREQ_MASK\t\t(3 << 16)\n \n#define   VIDEO_DIP_ENABLE_DRM_GLK\t(1 << 28)\n#define   PSR_VSC_BIT_7_SET\t\t(1 << 27)\n#define   VSC_SELECT_MASK\t\t(0x3 << 25)\n#define   VSC_SELECT_SHIFT\t\t25\n#define   VSC_DIP_HW_HEA_DATA\t\t(0 << 25)\n#define   VSC_DIP_HW_HEA_SW_DATA\t(1 << 25)\n#define   VSC_DIP_HW_DATA_SW_HEA\t(2 << 25)\n#define   VSC_DIP_SW_HEA_DATA\t\t(3 << 25)\n#define   VDIP_ENABLE_PPS\t\t(1 << 24)\n#define   VIDEO_DIP_ENABLE_VSC_HSW\t(1 << 20)\n#define   VIDEO_DIP_ENABLE_GCP_HSW\t(1 << 16)\n#define   VIDEO_DIP_ENABLE_AVI_HSW\t(1 << 12)\n#define   VIDEO_DIP_ENABLE_VS_HSW\t(1 << 8)\n#define   VIDEO_DIP_ENABLE_GMP_HSW\t(1 << 4)\n#define   VIDEO_DIP_ENABLE_SPD_HSW\t(1 << 0)\n\n \n#define PFIT_CONTROL\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230)\n#define   PFIT_ENABLE\t\t\tREG_BIT(31)\n#define   PFIT_PIPE_MASK\t\tREG_GENMASK(30, 29)  \n#define   PFIT_PIPE(pipe)\t\tREG_FIELD_PREP(PFIT_PIPE_MASK, (pipe))\n#define   PFIT_SCALING_MASK\t\tREG_GENMASK(28, 26)  \n#define   PFIT_SCALING_AUTO\t\tREG_FIELD_PREP(PFIT_SCALING_MASK, 0)\n#define   PFIT_SCALING_PROGRAMMED\tREG_FIELD_PREP(PFIT_SCALING_MASK, 1)\n#define   PFIT_SCALING_PILLAR\t\tREG_FIELD_PREP(PFIT_SCALING_MASK, 2)\n#define   PFIT_SCALING_LETTER\t\tREG_FIELD_PREP(PFIT_SCALING_MASK, 3)\n#define   PFIT_FILTER_MASK\t\tREG_GENMASK(25, 24)  \n#define   PFIT_FILTER_FUZZY\t\tREG_FIELD_PREP(PFIT_FILTER_MASK, 0)\n#define   PFIT_FILTER_CRISP\t\tREG_FIELD_PREP(PFIT_FILTER_MASK, 1)\n#define   PFIT_FILTER_MEDIAN\t\tREG_FIELD_PREP(PFIT_FILTER_MASK, 2)\n#define   PFIT_VERT_INTERP_MASK\t\tREG_GENMASK(11, 10)  \n#define   PFIT_VERT_INTERP_BILINEAR\tREG_FIELD_PREP(PFIT_VERT_INTERP_MASK, 1)\n#define   PFIT_VERT_AUTO_SCALE\t\tREG_BIT(9)  \n#define   PFIT_HORIZ_INTERP_MASK\tREG_GENMASK(7, 6)  \n#define   PFIT_HORIZ_INTERP_BILINEAR\tREG_FIELD_PREP(PFIT_HORIZ_INTERP_MASK, 1)\n#define   PFIT_HORIZ_AUTO_SCALE\t\tREG_BIT(5)  \n#define   PFIT_PANEL_8TO6_DITHER_ENABLE\tREG_BIT(3)  \n\n#define PFIT_PGM_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61234)\n#define   PFIT_VERT_SCALE_MASK\t\tREG_GENMASK(31, 20)  \n#define   PFIT_VERT_SCALE(x)\t\tREG_FIELD_PREP(PFIT_VERT_SCALE_MASK, (x))\n#define   PFIT_HORIZ_SCALE_MASK\t\tREG_GENMASK(15, 4)  \n#define   PFIT_HORIZ_SCALE(x)\t\tREG_FIELD_PREP(PFIT_HORIZ_SCALE_MASK, (x))\n#define   PFIT_VERT_SCALE_MASK_965\tREG_GENMASK(28, 16)  \n#define   PFIT_HORIZ_SCALE_MASK_965\tREG_GENMASK(12, 0)  \n\n#define PFIT_AUTO_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61238)\n\n#define PCH_GTC_CTL\t\t_MMIO(0xe7000)\n#define   PCH_GTC_ENABLE\t(1 << 31)\n\n \n#define DP_A\t\t\t_MMIO(0x64000)  \n#define DP_B\t\t\t_MMIO(0x64100)\n#define DP_C\t\t\t_MMIO(0x64200)\n#define DP_D\t\t\t_MMIO(0x64300)\n\n#define VLV_DP_B\t\t_MMIO(VLV_DISPLAY_BASE + 0x64100)\n#define VLV_DP_C\t\t_MMIO(VLV_DISPLAY_BASE + 0x64200)\n#define CHV_DP_D\t\t_MMIO(VLV_DISPLAY_BASE + 0x64300)\n\n#define   DP_PORT_EN\t\t\t(1 << 31)\n#define   DP_PIPE_SEL_SHIFT\t\t30\n#define   DP_PIPE_SEL_MASK\t\t(1 << 30)\n#define   DP_PIPE_SEL(pipe)\t\t((pipe) << 30)\n#define   DP_PIPE_SEL_SHIFT_IVB\t\t29\n#define   DP_PIPE_SEL_MASK_IVB\t\t(3 << 29)\n#define   DP_PIPE_SEL_IVB(pipe)\t\t((pipe) << 29)\n#define   DP_PIPE_SEL_SHIFT_CHV\t\t16\n#define   DP_PIPE_SEL_MASK_CHV\t\t(3 << 16)\n#define   DP_PIPE_SEL_CHV(pipe)\t\t((pipe) << 16)\n\n \n#define   DP_LINK_TRAIN_PAT_1\t\t(0 << 28)\n#define   DP_LINK_TRAIN_PAT_2\t\t(1 << 28)\n#define   DP_LINK_TRAIN_PAT_IDLE\t(2 << 28)\n#define   DP_LINK_TRAIN_OFF\t\t(3 << 28)\n#define   DP_LINK_TRAIN_MASK\t\t(3 << 28)\n#define   DP_LINK_TRAIN_SHIFT\t\t28\n\n \n#define   DP_LINK_TRAIN_PAT_1_CPT\t(0 << 8)\n#define   DP_LINK_TRAIN_PAT_2_CPT\t(1 << 8)\n#define   DP_LINK_TRAIN_PAT_IDLE_CPT\t(2 << 8)\n#define   DP_LINK_TRAIN_OFF_CPT\t\t(3 << 8)\n#define   DP_LINK_TRAIN_MASK_CPT\t(7 << 8)\n#define   DP_LINK_TRAIN_SHIFT_CPT\t8\n\n \n#define   DP_VOLTAGE_0_4\t\t(0 << 25)\n#define   DP_VOLTAGE_0_6\t\t(1 << 25)\n#define   DP_VOLTAGE_0_8\t\t(2 << 25)\n#define   DP_VOLTAGE_1_2\t\t(3 << 25)\n#define   DP_VOLTAGE_MASK\t\t(7 << 25)\n#define   DP_VOLTAGE_SHIFT\t\t25\n\n \n#define   DP_PRE_EMPHASIS_0\t\t(0 << 22)\n#define   DP_PRE_EMPHASIS_3_5\t\t(1 << 22)\n#define   DP_PRE_EMPHASIS_6\t\t(2 << 22)\n#define   DP_PRE_EMPHASIS_9_5\t\t(3 << 22)\n#define   DP_PRE_EMPHASIS_MASK\t\t(7 << 22)\n#define   DP_PRE_EMPHASIS_SHIFT\t\t22\n\n \n#define   DP_PORT_WIDTH(width)\t\t(((width) - 1) << 19)\n#define   DP_PORT_WIDTH_MASK\t\t(7 << 19)\n#define   DP_PORT_WIDTH_SHIFT\t\t19\n\n \n#define   DP_ENHANCED_FRAMING\t\t(1 << 18)\n\n \n#define   DP_PLL_FREQ_270MHZ\t\t(0 << 16)\n#define   DP_PLL_FREQ_162MHZ\t\t(1 << 16)\n#define   DP_PLL_FREQ_MASK\t\t(3 << 16)\n\n \n#define   DP_PORT_REVERSAL\t\t(1 << 15)\n\n \n#define   DP_PLL_ENABLE\t\t\t(1 << 14)\n\n \n#define   DP_CLOCK_OUTPUT_ENABLE\t(1 << 13)\n\n#define   DP_SCRAMBLING_DISABLE\t\t(1 << 12)\n#define   DP_SCRAMBLING_DISABLE_IRONLAKE\t(1 << 7)\n\n \n#define   DP_COLOR_RANGE_16_235\t\t(1 << 8)\n\n \n#define   DP_AUDIO_OUTPUT_ENABLE\t(1 << 6)\n\n \n#define   DP_SYNC_VS_HIGH\t\t(1 << 4)\n#define   DP_SYNC_HS_HIGH\t\t(1 << 3)\n\n \n#define   DP_DETECTED\t\t\t(1 << 2)\n\n \n#define _PIPEA_DATA_M_G4X\t0x70050\n#define _PIPEB_DATA_M_G4X\t0x71050\n\n \n#define  TU_SIZE_MASK\t\tREG_GENMASK(30, 25)\n#define  TU_SIZE(x)\t\tREG_FIELD_PREP(TU_SIZE_MASK, (x) - 1)  \n\n#define  DATA_LINK_M_N_MASK\tREG_GENMASK(23, 0)\n#define  DATA_LINK_N_MAX\t(0x800000)\n\n#define _PIPEA_DATA_N_G4X\t0x70054\n#define _PIPEB_DATA_N_G4X\t0x71054\n\n \n\n#define _PIPEA_LINK_M_G4X\t0x70060\n#define _PIPEB_LINK_M_G4X\t0x71060\n#define _PIPEA_LINK_N_G4X\t0x70064\n#define _PIPEB_LINK_N_G4X\t0x71064\n\n#define PIPE_DATA_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_M_G4X, _PIPEB_DATA_M_G4X)\n#define PIPE_DATA_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_N_G4X, _PIPEB_DATA_N_G4X)\n#define PIPE_LINK_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_M_G4X, _PIPEB_LINK_M_G4X)\n#define PIPE_LINK_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_N_G4X, _PIPEB_LINK_N_G4X)\n\n \n\n \n#define _PIPEADSL\t\t0x70000\n#define   PIPEDSL_CURR_FIELD\tREG_BIT(31)  \n#define   PIPEDSL_LINE_MASK\tREG_GENMASK(19, 0)\n#define _TRANSACONF\t\t0x70008\n#define   TRANSCONF_ENABLE\t\t\tREG_BIT(31)\n#define   TRANSCONF_DOUBLE_WIDE\t\t\tREG_BIT(30)  \n#define   TRANSCONF_STATE_ENABLE\t\t\tREG_BIT(30)  \n#define   TRANSCONF_DSI_PLL_LOCKED\t\tREG_BIT(29)  \n#define   TRANSCONF_FRAME_START_DELAY_MASK\tREG_GENMASK(28, 27)  \n#define   TRANSCONF_FRAME_START_DELAY(x)\t\tREG_FIELD_PREP(TRANSCONF_FRAME_START_DELAY_MASK, (x))  \n#define   TRANSCONF_PIPE_LOCKED\t\t\tREG_BIT(25)\n#define   TRANSCONF_FORCE_BORDER\t\t\tREG_BIT(25)\n#define   TRANSCONF_GAMMA_MODE_MASK_I9XX\t\tREG_BIT(24)  \n#define   TRANSCONF_GAMMA_MODE_MASK_ILK\t\tREG_GENMASK(25, 24)  \n#define   TRANSCONF_GAMMA_MODE_8BIT\t\tREG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK, 0)\n#define   TRANSCONF_GAMMA_MODE_10BIT\t\tREG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK, 1)\n#define   TRANSCONF_GAMMA_MODE_12BIT\t\tREG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, 2)  \n#define   TRANSCONF_GAMMA_MODE_SPLIT\t\tREG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, 3)  \n#define   TRANSCONF_GAMMA_MODE(x)\t\tREG_FIELD_PREP(TRANSCONF_GAMMA_MODE_MASK_ILK, (x))  \n#define   TRANSCONF_INTERLACE_MASK\t\tREG_GENMASK(23, 21)  \n#define   TRANSCONF_INTERLACE_PROGRESSIVE\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 0)\n#define   TRANSCONF_INTERLACE_W_SYNC_SHIFT_PANEL\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 4)  \n#define   TRANSCONF_INTERLACE_W_SYNC_SHIFT\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 5)  \n#define   TRANSCONF_INTERLACE_W_FIELD_INDICATION\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 6)\n#define   TRANSCONF_INTERLACE_FIELD_0_ONLY\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK, 7)  \n \n#define   TRANSCONF_INTERLACE_MASK_ILK\t\tREG_GENMASK(23, 21)  \n#define   TRANSCONF_INTERLACE_MASK_HSW\t\tREG_GENMASK(22, 21)  \n#define   TRANSCONF_INTERLACE_PF_PD_ILK\t\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 0)\n#define   TRANSCONF_INTERLACE_PF_ID_ILK\t\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 1)\n#define   TRANSCONF_INTERLACE_IF_ID_ILK\t\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 3)\n#define   TRANSCONF_INTERLACE_IF_ID_DBL_ILK\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 4)  \n#define   TRANSCONF_INTERLACE_PF_ID_DBL_ILK\tREG_FIELD_PREP(TRANSCONF_INTERLACE_MASK_ILK, 5)  \n#define   TRANSCONF_REFRESH_RATE_ALT_ILK\t\tREG_BIT(20)\n#define   TRANSCONF_MSA_TIMING_DELAY_MASK\tREG_GENMASK(19, 18)  \n#define   TRANSCONF_MSA_TIMING_DELAY(x)\t\tREG_FIELD_PREP(TRANSCONF_MSA_TIMING_DELAY_MASK, (x))\n#define   TRANSCONF_CXSR_DOWNCLOCK\t\tREG_BIT(16)\n#define   TRANSCONF_WGC_ENABLE\t\t\tREG_BIT(15)  \n#define   TRANSCONF_REFRESH_RATE_ALT_VLV\t\tREG_BIT(14)\n#define   TRANSCONF_COLOR_RANGE_SELECT\t\tREG_BIT(13)\n#define   TRANSCONF_OUTPUT_COLORSPACE_MASK\tREG_GENMASK(12, 11)  \n#define   TRANSCONF_OUTPUT_COLORSPACE_RGB\tREG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 0)  \n#define   TRANSCONF_OUTPUT_COLORSPACE_YUV601\tREG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 1)  \n#define   TRANSCONF_OUTPUT_COLORSPACE_YUV709\tREG_FIELD_PREP(TRANSCONF_OUTPUT_COLORSPACE_MASK, 2)  \n#define   TRANSCONF_OUTPUT_COLORSPACE_YUV_HSW\tREG_BIT(11)  \n#define   TRANSCONF_BPC_MASK\t\t\tREG_GENMASK(7, 5)  \n#define   TRANSCONF_BPC_8\t\t\tREG_FIELD_PREP(TRANSCONF_BPC_MASK, 0)\n#define   TRANSCONF_BPC_10\t\t\tREG_FIELD_PREP(TRANSCONF_BPC_MASK, 1)\n#define   TRANSCONF_BPC_6\t\t\tREG_FIELD_PREP(TRANSCONF_BPC_MASK, 2)\n#define   TRANSCONF_BPC_12\t\t\tREG_FIELD_PREP(TRANSCONF_BPC_MASK, 3)\n#define   TRANSCONF_DITHER_EN\t\t\tREG_BIT(4)\n#define   TRANSCONF_DITHER_TYPE_MASK\t\tREG_GENMASK(3, 2)\n#define   TRANSCONF_DITHER_TYPE_SP\t\tREG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 0)\n#define   TRANSCONF_DITHER_TYPE_ST1\t\tREG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 1)\n#define   TRANSCONF_DITHER_TYPE_ST2\t\tREG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 2)\n#define   TRANSCONF_DITHER_TYPE_TEMP\t\tREG_FIELD_PREP(TRANSCONF_DITHER_TYPE_MASK, 3)\n#define _PIPEASTAT\t\t0x70024\n#define   PIPE_FIFO_UNDERRUN_STATUS\t\t(1UL << 31)\n#define   SPRITE1_FLIP_DONE_INT_EN_VLV\t\t(1UL << 30)\n#define   PIPE_CRC_ERROR_ENABLE\t\t\t(1UL << 29)\n#define   PIPE_CRC_DONE_ENABLE\t\t\t(1UL << 28)\n#define   PERF_COUNTER2_INTERRUPT_EN\t\t(1UL << 27)\n#define   PIPE_GMBUS_EVENT_ENABLE\t\t(1UL << 27)\n#define   PLANE_FLIP_DONE_INT_EN_VLV\t\t(1UL << 26)\n#define   PIPE_HOTPLUG_INTERRUPT_ENABLE\t\t(1UL << 26)\n#define   PIPE_VSYNC_INTERRUPT_ENABLE\t\t(1UL << 25)\n#define   PIPE_DISPLAY_LINE_COMPARE_ENABLE\t(1UL << 24)\n#define   PIPE_DPST_EVENT_ENABLE\t\t(1UL << 23)\n#define   SPRITE0_FLIP_DONE_INT_EN_VLV\t\t(1UL << 22)\n#define   PIPE_LEGACY_BLC_EVENT_ENABLE\t\t(1UL << 22)\n#define   PIPE_ODD_FIELD_INTERRUPT_ENABLE\t(1UL << 21)\n#define   PIPE_EVEN_FIELD_INTERRUPT_ENABLE\t(1UL << 20)\n#define   PIPE_B_PSR_INTERRUPT_ENABLE_VLV\t(1UL << 19)\n#define   PERF_COUNTER_INTERRUPT_EN\t\t(1UL << 19)\n#define   PIPE_HOTPLUG_TV_INTERRUPT_ENABLE\t(1UL << 18)  \n#define   PIPE_START_VBLANK_INTERRUPT_ENABLE\t(1UL << 18)  \n#define   PIPE_FRAMESTART_INTERRUPT_ENABLE\t(1UL << 17)\n#define   PIPE_VBLANK_INTERRUPT_ENABLE\t\t(1UL << 17)\n#define   PIPEA_HBLANK_INT_EN_VLV\t\t(1UL << 16)\n#define   PIPE_OVERLAY_UPDATED_ENABLE\t\t(1UL << 16)\n#define   SPRITE1_FLIP_DONE_INT_STATUS_VLV\t(1UL << 15)\n#define   SPRITE0_FLIP_DONE_INT_STATUS_VLV\t(1UL << 14)\n#define   PIPE_CRC_ERROR_INTERRUPT_STATUS\t(1UL << 13)\n#define   PIPE_CRC_DONE_INTERRUPT_STATUS\t(1UL << 12)\n#define   PERF_COUNTER2_INTERRUPT_STATUS\t(1UL << 11)\n#define   PIPE_GMBUS_INTERRUPT_STATUS\t\t(1UL << 11)\n#define   PLANE_FLIP_DONE_INT_STATUS_VLV\t(1UL << 10)\n#define   PIPE_HOTPLUG_INTERRUPT_STATUS\t\t(1UL << 10)\n#define   PIPE_VSYNC_INTERRUPT_STATUS\t\t(1UL << 9)\n#define   PIPE_DISPLAY_LINE_COMPARE_STATUS\t(1UL << 8)\n#define   PIPE_DPST_EVENT_STATUS\t\t(1UL << 7)\n#define   PIPE_A_PSR_STATUS_VLV\t\t\t(1UL << 6)\n#define   PIPE_LEGACY_BLC_EVENT_STATUS\t\t(1UL << 6)\n#define   PIPE_ODD_FIELD_INTERRUPT_STATUS\t(1UL << 5)\n#define   PIPE_EVEN_FIELD_INTERRUPT_STATUS\t(1UL << 4)\n#define   PIPE_B_PSR_STATUS_VLV\t\t\t(1UL << 3)\n#define   PERF_COUNTER_INTERRUPT_STATUS\t\t(1UL << 3)\n#define   PIPE_HOTPLUG_TV_INTERRUPT_STATUS\t(1UL << 2)  \n#define   PIPE_START_VBLANK_INTERRUPT_STATUS\t(1UL << 2)  \n#define   PIPE_FRAMESTART_INTERRUPT_STATUS\t(1UL << 1)\n#define   PIPE_VBLANK_INTERRUPT_STATUS\t\t(1UL << 1)\n#define   PIPE_HBLANK_INT_STATUS\t\t(1UL << 0)\n#define   PIPE_OVERLAY_UPDATED_STATUS\t\t(1UL << 0)\n\n#define PIPESTAT_INT_ENABLE_MASK\t\t0x7fff0000\n#define PIPESTAT_INT_STATUS_MASK\t\t0x0000ffff\n\n#define TRANSCONF(trans)\t_MMIO_PIPE2((trans), _TRANSACONF)\n#define PIPEDSL(pipe)\t\t_MMIO_PIPE2(pipe, _PIPEADSL)\n#define PIPEFRAME(pipe)\t\t_MMIO_PIPE2(pipe, _PIPEAFRAMEHIGH)\n#define PIPEFRAMEPIXEL(pipe)\t_MMIO_PIPE2(pipe, _PIPEAFRAMEPIXEL)\n#define PIPESTAT(pipe)\t\t_MMIO_PIPE2(pipe, _PIPEASTAT)\n\n#define  _PIPEAGCMAX           0x70010\n#define  _PIPEBGCMAX           0x71010\n#define PIPEGCMAX(pipe, i)     _MMIO_PIPE2(pipe, _PIPEAGCMAX + (i) * 4)  \n\n#define _PIPE_ARB_CTL_A\t\t\t0x70028  \n#define PIPE_ARB_CTL(pipe)\t\t_MMIO_PIPE2(pipe, _PIPE_ARB_CTL_A)\n#define   PIPE_ARB_USE_PROG_SLOTS\tREG_BIT(13)\n\n#define _PIPE_MISC_A\t\t\t0x70030\n#define _PIPE_MISC_B\t\t\t0x71030\n#define   PIPE_MISC_YUV420_ENABLE\t\tREG_BIT(27)  \n#define   PIPE_MISC_YUV420_MODE_FULL_BLEND\tREG_BIT(26)  \n#define   PIPE_MISC_HDR_MODE_PRECISION\t\tREG_BIT(23)  \n#define   PIPE_MISC_PSR_MASK_PRIMARY_FLIP\tREG_BIT(23)  \n#define   PIPE_MISC_PSR_MASK_SPRITE_ENABLE\tREG_BIT(22)  \n#define   PIPE_MISC_PSR_MASK_PIPE_REG_WRITE\tREG_BIT(21)  \n#define   PIPE_MISC_PSR_MASK_CURSOR_MOVE\tREG_BIT(21)  \n#define   PIPE_MISC_PSR_MASK_VBLANK_VSYNC_INT\tREG_BIT(20)\n#define   PIPE_MISC_OUTPUT_COLORSPACE_YUV\tREG_BIT(11)\n#define   PIPE_MISC_PIXEL_ROUNDING_TRUNC\tREG_BIT(8)  \n \n#define   PIPE_MISC_BPC_MASK\t\t\tREG_GENMASK(7, 5)\n#define   PIPE_MISC_BPC_8\t\t\tREG_FIELD_PREP(PIPE_MISC_BPC_MASK, 0)\n#define   PIPE_MISC_BPC_10\t\t\tREG_FIELD_PREP(PIPE_MISC_BPC_MASK, 1)\n#define   PIPE_MISC_BPC_6\t\t\tREG_FIELD_PREP(PIPE_MISC_BPC_MASK, 2)\n#define   PIPE_MISC_BPC_12_ADLP\t\t\tREG_FIELD_PREP(PIPE_MISC_BPC_MASK, 4)  \n#define   PIPE_MISC_DITHER_ENABLE\t\tREG_BIT(4)\n#define   PIPE_MISC_DITHER_TYPE_MASK\t\tREG_GENMASK(3, 2)\n#define   PIPE_MISC_DITHER_TYPE_SP\t\tREG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 0)\n#define   PIPE_MISC_DITHER_TYPE_ST1\t\tREG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 1)\n#define   PIPE_MISC_DITHER_TYPE_ST2\t\tREG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 2)\n#define   PIPE_MISC_DITHER_TYPE_TEMP\t\tREG_FIELD_PREP(PIPE_MISC_DITHER_TYPE_MASK, 3)\n#define PIPE_MISC(pipe)\t\t\t_MMIO_PIPE(pipe, _PIPE_MISC_A, _PIPE_MISC_B)\n\n#define _PIPE_MISC2_A\t\t\t\t\t0x7002C\n#define _PIPE_MISC2_B\t\t\t\t\t0x7102C\n#define   PIPE_MISC2_BUBBLE_COUNTER_MASK\tREG_GENMASK(31, 24)\n#define   PIPE_MISC2_BUBBLE_COUNTER_SCALER_EN\tREG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 80)\n#define   PIPE_MISC2_BUBBLE_COUNTER_SCALER_DIS\tREG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 20)\n#define   PIPE_MISC2_FLIP_INFO_PLANE_SEL_MASK\t\tREG_GENMASK(2, 0)  \n#define   PIPE_MISC2_FLIP_INFO_PLANE_SEL(plane_id)\tREG_FIELD_PREP(PIPE_MISC2_FLIP_INFO_PLANE_SEL_MASK, (plane_id))\n#define PIPE_MISC2(pipe)\t\t_MMIO_PIPE(pipe, _PIPE_MISC2_A, _PIPE_MISC2_B)\n\n \n#define _SKL_BOTTOM_COLOR_A\t\t0x70034\n#define _SKL_BOTTOM_COLOR_B\t\t0x71034\n#define   SKL_BOTTOM_COLOR_GAMMA_ENABLE\t\tREG_BIT(31)\n#define   SKL_BOTTOM_COLOR_CSC_ENABLE\t\tREG_BIT(30)\n#define SKL_BOTTOM_COLOR(pipe)\t\t_MMIO_PIPE(pipe, _SKL_BOTTOM_COLOR_A, _SKL_BOTTOM_COLOR_B)\n\n#define _ICL_PIPE_A_STATUS\t\t\t0x70058\n#define ICL_PIPESTATUS(pipe)\t\t\t_MMIO_PIPE2(pipe, _ICL_PIPE_A_STATUS)\n#define   PIPE_STATUS_UNDERRUN\t\t\t\tREG_BIT(31)\n#define   PIPE_STATUS_SOFT_UNDERRUN_XELPD\t\tREG_BIT(28)\n#define   PIPE_STATUS_HARD_UNDERRUN_XELPD\t\tREG_BIT(27)\n#define   PIPE_STATUS_PORT_UNDERRUN_XELPD\t\tREG_BIT(26)\n\n#define VLV_DPFLIPSTAT\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x70028)\n#define   PIPEB_LINE_COMPARE_INT_EN\t\t\tREG_BIT(29)\n#define   PIPEB_HLINE_INT_EN\t\t\tREG_BIT(28)\n#define   PIPEB_VBLANK_INT_EN\t\t\tREG_BIT(27)\n#define   SPRITED_FLIP_DONE_INT_EN\t\t\tREG_BIT(26)\n#define   SPRITEC_FLIP_DONE_INT_EN\t\t\tREG_BIT(25)\n#define   PLANEB_FLIP_DONE_INT_EN\t\t\tREG_BIT(24)\n#define   PIPE_PSR_INT_EN\t\t\tREG_BIT(22)\n#define   PIPEA_LINE_COMPARE_INT_EN\t\t\tREG_BIT(21)\n#define   PIPEA_HLINE_INT_EN\t\t\tREG_BIT(20)\n#define   PIPEA_VBLANK_INT_EN\t\t\tREG_BIT(19)\n#define   SPRITEB_FLIP_DONE_INT_EN\t\t\tREG_BIT(18)\n#define   SPRITEA_FLIP_DONE_INT_EN\t\t\tREG_BIT(17)\n#define   PLANEA_FLIPDONE_INT_EN\t\t\tREG_BIT(16)\n#define   PIPEC_LINE_COMPARE_INT_EN\t\t\tREG_BIT(13)\n#define   PIPEC_HLINE_INT_EN\t\t\tREG_BIT(12)\n#define   PIPEC_VBLANK_INT_EN\t\t\tREG_BIT(11)\n#define   SPRITEF_FLIPDONE_INT_EN\t\t\tREG_BIT(10)\n#define   SPRITEE_FLIPDONE_INT_EN\t\t\tREG_BIT(9)\n#define   PLANEC_FLIPDONE_INT_EN\t\t\tREG_BIT(8)\n\n#define DPINVGTT\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x7002c)  \n#define   DPINVGTT_EN_MASK_CHV\t\t\t\tREG_GENMASK(27, 16)\n#define   DPINVGTT_EN_MASK_VLV\t\t\t\tREG_GENMASK(23, 16)\n#define   SPRITEF_INVALID_GTT_INT_EN\t\t\tREG_BIT(27)\n#define   SPRITEE_INVALID_GTT_INT_EN\t\t\tREG_BIT(26)\n#define   PLANEC_INVALID_GTT_INT_EN\t\t\tREG_BIT(25)\n#define   CURSORC_INVALID_GTT_INT_EN\t\t\tREG_BIT(24)\n#define   CURSORB_INVALID_GTT_INT_EN\t\t\tREG_BIT(23)\n#define   CURSORA_INVALID_GTT_INT_EN\t\t\tREG_BIT(22)\n#define   SPRITED_INVALID_GTT_INT_EN\t\t\tREG_BIT(21)\n#define   SPRITEC_INVALID_GTT_INT_EN\t\t\tREG_BIT(20)\n#define   PLANEB_INVALID_GTT_INT_EN\t\t\tREG_BIT(19)\n#define   SPRITEB_INVALID_GTT_INT_EN\t\t\tREG_BIT(18)\n#define   SPRITEA_INVALID_GTT_INT_EN\t\t\tREG_BIT(17)\n#define   PLANEA_INVALID_GTT_INT_EN\t\t\tREG_BIT(16)\n#define   DPINVGTT_STATUS_MASK_CHV\t\t\tREG_GENMASK(11, 0)\n#define   DPINVGTT_STATUS_MASK_VLV\t\t\tREG_GENMASK(7, 0)\n#define   SPRITEF_INVALID_GTT_STATUS\t\t\tREG_BIT(11)\n#define   SPRITEE_INVALID_GTT_STATUS\t\t\tREG_BIT(10)\n#define   PLANEC_INVALID_GTT_STATUS\t\t\tREG_BIT(9)\n#define   CURSORC_INVALID_GTT_STATUS\t\t\tREG_BIT(8)\n#define   CURSORB_INVALID_GTT_STATUS\t\t\tREG_BIT(7)\n#define   CURSORA_INVALID_GTT_STATUS\t\t\tREG_BIT(6)\n#define   SPRITED_INVALID_GTT_STATUS\t\t\tREG_BIT(5)\n#define   SPRITEC_INVALID_GTT_STATUS\t\t\tREG_BIT(4)\n#define   PLANEB_INVALID_GTT_STATUS\t\t\tREG_BIT(3)\n#define   SPRITEB_INVALID_GTT_STATUS\t\t\tREG_BIT(2)\n#define   SPRITEA_INVALID_GTT_STATUS\t\t\tREG_BIT(1)\n#define   PLANEA_INVALID_GTT_STATUS\t\t\tREG_BIT(0)\n\n#define DSPARB\t\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70030)\n#define   DSPARB_CSTART_MASK\t(0x7f << 7)\n#define   DSPARB_CSTART_SHIFT\t7\n#define   DSPARB_BSTART_MASK\t(0x7f)\n#define   DSPARB_BSTART_SHIFT\t0\n#define   DSPARB_BEND_SHIFT\t9  \n#define   DSPARB_AEND_SHIFT\t0\n#define   DSPARB_SPRITEA_SHIFT_VLV\t0\n#define   DSPARB_SPRITEA_MASK_VLV\t(0xff << 0)\n#define   DSPARB_SPRITEB_SHIFT_VLV\t8\n#define   DSPARB_SPRITEB_MASK_VLV\t(0xff << 8)\n#define   DSPARB_SPRITEC_SHIFT_VLV\t16\n#define   DSPARB_SPRITEC_MASK_VLV\t(0xff << 16)\n#define   DSPARB_SPRITED_SHIFT_VLV\t24\n#define   DSPARB_SPRITED_MASK_VLV\t(0xff << 24)\n#define DSPARB2\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x70060)  \n#define   DSPARB_SPRITEA_HI_SHIFT_VLV\t0\n#define   DSPARB_SPRITEA_HI_MASK_VLV\t(0x1 << 0)\n#define   DSPARB_SPRITEB_HI_SHIFT_VLV\t4\n#define   DSPARB_SPRITEB_HI_MASK_VLV\t(0x1 << 4)\n#define   DSPARB_SPRITEC_HI_SHIFT_VLV\t8\n#define   DSPARB_SPRITEC_HI_MASK_VLV\t(0x1 << 8)\n#define   DSPARB_SPRITED_HI_SHIFT_VLV\t12\n#define   DSPARB_SPRITED_HI_MASK_VLV\t(0x1 << 12)\n#define   DSPARB_SPRITEE_HI_SHIFT_VLV\t16\n#define   DSPARB_SPRITEE_HI_MASK_VLV\t(0x1 << 16)\n#define   DSPARB_SPRITEF_HI_SHIFT_VLV\t20\n#define   DSPARB_SPRITEF_HI_MASK_VLV\t(0x1 << 20)\n#define DSPARB3\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x7006c)  \n#define   DSPARB_SPRITEE_SHIFT_VLV\t0\n#define   DSPARB_SPRITEE_MASK_VLV\t(0xff << 0)\n#define   DSPARB_SPRITEF_SHIFT_VLV\t8\n#define   DSPARB_SPRITEF_MASK_VLV\t(0xff << 8)\n\n \n#define DSPFW1\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70034)\n#define   DSPFW_SR_SHIFT\t\t23\n#define   DSPFW_SR_MASK\t\t\t(0x1ff << 23)\n#define   DSPFW_CURSORB_SHIFT\t\t16\n#define   DSPFW_CURSORB_MASK\t\t(0x3f << 16)\n#define   DSPFW_PLANEB_SHIFT\t\t8\n#define   DSPFW_PLANEB_MASK\t\t(0x7f << 8)\n#define   DSPFW_PLANEB_MASK_VLV\t\t(0xff << 8)  \n#define   DSPFW_PLANEA_SHIFT\t\t0\n#define   DSPFW_PLANEA_MASK\t\t(0x7f << 0)\n#define   DSPFW_PLANEA_MASK_VLV\t\t(0xff << 0)  \n#define DSPFW2\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70038)\n#define   DSPFW_FBC_SR_EN\t\t(1 << 31)\t   \n#define   DSPFW_FBC_SR_SHIFT\t\t28\n#define   DSPFW_FBC_SR_MASK\t\t(0x7 << 28)  \n#define   DSPFW_FBC_HPLL_SR_SHIFT\t24\n#define   DSPFW_FBC_HPLL_SR_MASK\t(0xf << 24)  \n#define   DSPFW_SPRITEB_SHIFT\t\t(16)\n#define   DSPFW_SPRITEB_MASK\t\t(0x7f << 16)  \n#define   DSPFW_SPRITEB_MASK_VLV\t(0xff << 16)  \n#define   DSPFW_CURSORA_SHIFT\t\t8\n#define   DSPFW_CURSORA_MASK\t\t(0x3f << 8)\n#define   DSPFW_PLANEC_OLD_SHIFT\t0\n#define   DSPFW_PLANEC_OLD_MASK\t\t(0x7f << 0)  \n#define   DSPFW_SPRITEA_SHIFT\t\t0\n#define   DSPFW_SPRITEA_MASK\t\t(0x7f << 0)  \n#define   DSPFW_SPRITEA_MASK_VLV\t(0xff << 0)  \n#define DSPFW3\t\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x7003c)\n#define   DSPFW_HPLL_SR_EN\t\t(1 << 31)\n#define   PINEVIEW_SELF_REFRESH_EN\t(1 << 30)\n#define   DSPFW_CURSOR_SR_SHIFT\t\t24\n#define   DSPFW_CURSOR_SR_MASK\t\t(0x3f << 24)\n#define   DSPFW_HPLL_CURSOR_SHIFT\t16\n#define   DSPFW_HPLL_CURSOR_MASK\t(0x3f << 16)\n#define   DSPFW_HPLL_SR_SHIFT\t\t0\n#define   DSPFW_HPLL_SR_MASK\t\t(0x1ff << 0)\n\n \n#define DSPFW4\t\t_MMIO(VLV_DISPLAY_BASE + 0x70070)\n#define   DSPFW_SPRITEB_WM1_SHIFT\t16\n#define   DSPFW_SPRITEB_WM1_MASK\t(0xff << 16)\n#define   DSPFW_CURSORA_WM1_SHIFT\t8\n#define   DSPFW_CURSORA_WM1_MASK\t(0x3f << 8)\n#define   DSPFW_SPRITEA_WM1_SHIFT\t0\n#define   DSPFW_SPRITEA_WM1_MASK\t(0xff << 0)\n#define DSPFW5\t\t_MMIO(VLV_DISPLAY_BASE + 0x70074)\n#define   DSPFW_PLANEB_WM1_SHIFT\t24\n#define   DSPFW_PLANEB_WM1_MASK\t\t(0xff << 24)\n#define   DSPFW_PLANEA_WM1_SHIFT\t16\n#define   DSPFW_PLANEA_WM1_MASK\t\t(0xff << 16)\n#define   DSPFW_CURSORB_WM1_SHIFT\t8\n#define   DSPFW_CURSORB_WM1_MASK\t(0x3f << 8)\n#define   DSPFW_CURSOR_SR_WM1_SHIFT\t0\n#define   DSPFW_CURSOR_SR_WM1_MASK\t(0x3f << 0)\n#define DSPFW6\t\t_MMIO(VLV_DISPLAY_BASE + 0x70078)\n#define   DSPFW_SR_WM1_SHIFT\t\t0\n#define   DSPFW_SR_WM1_MASK\t\t(0x1ff << 0)\n#define DSPFW7\t\t_MMIO(VLV_DISPLAY_BASE + 0x7007c)\n#define DSPFW7_CHV\t_MMIO(VLV_DISPLAY_BASE + 0x700b4)  \n#define   DSPFW_SPRITED_WM1_SHIFT\t24\n#define   DSPFW_SPRITED_WM1_MASK\t(0xff << 24)\n#define   DSPFW_SPRITED_SHIFT\t\t16\n#define   DSPFW_SPRITED_MASK_VLV\t(0xff << 16)\n#define   DSPFW_SPRITEC_WM1_SHIFT\t8\n#define   DSPFW_SPRITEC_WM1_MASK\t(0xff << 8)\n#define   DSPFW_SPRITEC_SHIFT\t\t0\n#define   DSPFW_SPRITEC_MASK_VLV\t(0xff << 0)\n#define DSPFW8_CHV\t_MMIO(VLV_DISPLAY_BASE + 0x700b8)\n#define   DSPFW_SPRITEF_WM1_SHIFT\t24\n#define   DSPFW_SPRITEF_WM1_MASK\t(0xff << 24)\n#define   DSPFW_SPRITEF_SHIFT\t\t16\n#define   DSPFW_SPRITEF_MASK_VLV\t(0xff << 16)\n#define   DSPFW_SPRITEE_WM1_SHIFT\t8\n#define   DSPFW_SPRITEE_WM1_MASK\t(0xff << 8)\n#define   DSPFW_SPRITEE_SHIFT\t\t0\n#define   DSPFW_SPRITEE_MASK_VLV\t(0xff << 0)\n#define DSPFW9_CHV\t_MMIO(VLV_DISPLAY_BASE + 0x7007c)  \n#define   DSPFW_PLANEC_WM1_SHIFT\t24\n#define   DSPFW_PLANEC_WM1_MASK\t\t(0xff << 24)\n#define   DSPFW_PLANEC_SHIFT\t\t16\n#define   DSPFW_PLANEC_MASK_VLV\t\t(0xff << 16)\n#define   DSPFW_CURSORC_WM1_SHIFT\t8\n#define   DSPFW_CURSORC_WM1_MASK\t(0x3f << 16)\n#define   DSPFW_CURSORC_SHIFT\t\t0\n#define   DSPFW_CURSORC_MASK\t\t(0x3f << 0)\n\n \n#define DSPHOWM\t\t_MMIO(VLV_DISPLAY_BASE + 0x70064)\n#define   DSPFW_SR_HI_SHIFT\t\t24\n#define   DSPFW_SR_HI_MASK\t\t(3 << 24)  \n#define   DSPFW_SPRITEF_HI_SHIFT\t23\n#define   DSPFW_SPRITEF_HI_MASK\t\t(1 << 23)\n#define   DSPFW_SPRITEE_HI_SHIFT\t22\n#define   DSPFW_SPRITEE_HI_MASK\t\t(1 << 22)\n#define   DSPFW_PLANEC_HI_SHIFT\t\t21\n#define   DSPFW_PLANEC_HI_MASK\t\t(1 << 21)\n#define   DSPFW_SPRITED_HI_SHIFT\t20\n#define   DSPFW_SPRITED_HI_MASK\t\t(1 << 20)\n#define   DSPFW_SPRITEC_HI_SHIFT\t16\n#define   DSPFW_SPRITEC_HI_MASK\t\t(1 << 16)\n#define   DSPFW_PLANEB_HI_SHIFT\t\t12\n#define   DSPFW_PLANEB_HI_MASK\t\t(1 << 12)\n#define   DSPFW_SPRITEB_HI_SHIFT\t8\n#define   DSPFW_SPRITEB_HI_MASK\t\t(1 << 8)\n#define   DSPFW_SPRITEA_HI_SHIFT\t4\n#define   DSPFW_SPRITEA_HI_MASK\t\t(1 << 4)\n#define   DSPFW_PLANEA_HI_SHIFT\t\t0\n#define   DSPFW_PLANEA_HI_MASK\t\t(1 << 0)\n#define DSPHOWM1\t_MMIO(VLV_DISPLAY_BASE + 0x70068)\n#define   DSPFW_SR_WM1_HI_SHIFT\t\t24\n#define   DSPFW_SR_WM1_HI_MASK\t\t(3 << 24)  \n#define   DSPFW_SPRITEF_WM1_HI_SHIFT\t23\n#define   DSPFW_SPRITEF_WM1_HI_MASK\t(1 << 23)\n#define   DSPFW_SPRITEE_WM1_HI_SHIFT\t22\n#define   DSPFW_SPRITEE_WM1_HI_MASK\t(1 << 22)\n#define   DSPFW_PLANEC_WM1_HI_SHIFT\t21\n#define   DSPFW_PLANEC_WM1_HI_MASK\t(1 << 21)\n#define   DSPFW_SPRITED_WM1_HI_SHIFT\t20\n#define   DSPFW_SPRITED_WM1_HI_MASK\t(1 << 20)\n#define   DSPFW_SPRITEC_WM1_HI_SHIFT\t16\n#define   DSPFW_SPRITEC_WM1_HI_MASK\t(1 << 16)\n#define   DSPFW_PLANEB_WM1_HI_SHIFT\t12\n#define   DSPFW_PLANEB_WM1_HI_MASK\t(1 << 12)\n#define   DSPFW_SPRITEB_WM1_HI_SHIFT\t8\n#define   DSPFW_SPRITEB_WM1_HI_MASK\t(1 << 8)\n#define   DSPFW_SPRITEA_WM1_HI_SHIFT\t4\n#define   DSPFW_SPRITEA_WM1_HI_MASK\t(1 << 4)\n#define   DSPFW_PLANEA_WM1_HI_SHIFT\t0\n#define   DSPFW_PLANEA_WM1_HI_MASK\t(1 << 0)\n\n \n#define VLV_DDL(pipe)\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x70050 + 4 * (pipe))\n#define DDL_CURSOR_SHIFT\t\t24\n#define DDL_SPRITE_SHIFT(sprite)\t(8 + 8 * (sprite))\n#define DDL_PLANE_SHIFT\t\t\t0\n#define DDL_PRECISION_HIGH\t\t(1 << 7)\n#define DDL_PRECISION_LOW\t\t(0 << 7)\n#define DRAIN_LATENCY_MASK\t\t0x7f\n\n#define CBR1_VLV\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x70400)\n#define  CBR_PND_DEADLINE_DISABLE\t(1 << 31)\n#define  CBR_PWM_CLOCK_MUX_SELECT\t(1 << 30)\n\n#define CBR4_VLV\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x70450)\n#define  CBR_DPLLBMD_PIPE(pipe)\t\t(1 << (7 + (pipe) * 11))  \n\n \n#define G4X_FIFO_LINE_SIZE\t64\n#define I915_FIFO_LINE_SIZE\t64\n#define I830_FIFO_LINE_SIZE\t32\n\n#define VALLEYVIEW_FIFO_SIZE\t255\n#define G4X_FIFO_SIZE\t\t127\n#define I965_FIFO_SIZE\t\t512\n#define I945_FIFO_SIZE\t\t127\n#define I915_FIFO_SIZE\t\t95\n#define I855GM_FIFO_SIZE\t127  \n#define I830_FIFO_SIZE\t\t95\n\n#define VALLEYVIEW_MAX_WM\t0xff\n#define G4X_MAX_WM\t\t0x3f\n#define I915_MAX_WM\t\t0x3f\n\n#define PINEVIEW_DISPLAY_FIFO\t512  \n#define PINEVIEW_FIFO_LINE_SIZE\t64\n#define PINEVIEW_MAX_WM\t\t0x1ff\n#define PINEVIEW_DFT_WM\t\t0x3f\n#define PINEVIEW_DFT_HPLLOFF_WM\t0\n#define PINEVIEW_GUARD_WM\t\t10\n#define PINEVIEW_CURSOR_FIFO\t\t64\n#define PINEVIEW_CURSOR_MAX_WM\t0x3f\n#define PINEVIEW_CURSOR_DFT_WM\t0\n#define PINEVIEW_CURSOR_GUARD_WM\t5\n\n#define VALLEYVIEW_CURSOR_MAX_WM 64\n#define I965_CURSOR_FIFO\t64\n#define I965_CURSOR_MAX_WM\t32\n#define I965_CURSOR_DFT_WM\t8\n\n \n#define _WM0_PIPEA_ILK\t\t0x45100\n#define _WM0_PIPEB_ILK\t\t0x45104\n#define _WM0_PIPEC_IVB\t\t0x45200\n#define WM0_PIPE_ILK(pipe)\t_MMIO_PIPE3((pipe), _WM0_PIPEA_ILK, \\\n\t\t\t\t\t    _WM0_PIPEB_ILK, _WM0_PIPEC_IVB)\n#define  WM0_PIPE_PRIMARY_MASK\tREG_GENMASK(31, 16)\n#define  WM0_PIPE_SPRITE_MASK\tREG_GENMASK(15, 8)\n#define  WM0_PIPE_CURSOR_MASK\tREG_GENMASK(7, 0)\n#define  WM0_PIPE_PRIMARY(x)\tREG_FIELD_PREP(WM0_PIPE_PRIMARY_MASK, (x))\n#define  WM0_PIPE_SPRITE(x)\tREG_FIELD_PREP(WM0_PIPE_SPRITE_MASK, (x))\n#define  WM0_PIPE_CURSOR(x)\tREG_FIELD_PREP(WM0_PIPE_CURSOR_MASK, (x))\n#define WM1_LP_ILK\t\t_MMIO(0x45108)\n#define WM2_LP_ILK\t\t_MMIO(0x4510c)\n#define WM3_LP_ILK\t\t_MMIO(0x45110)\n#define  WM_LP_ENABLE\t\tREG_BIT(31)\n#define  WM_LP_LATENCY_MASK\tREG_GENMASK(30, 24)\n#define  WM_LP_FBC_MASK_BDW\tREG_GENMASK(23, 19)\n#define  WM_LP_FBC_MASK_ILK\tREG_GENMASK(23, 20)\n#define  WM_LP_PRIMARY_MASK\tREG_GENMASK(18, 8)\n#define  WM_LP_CURSOR_MASK\tREG_GENMASK(7, 0)\n#define  WM_LP_LATENCY(x)\tREG_FIELD_PREP(WM_LP_LATENCY_MASK, (x))\n#define  WM_LP_FBC_BDW(x)\tREG_FIELD_PREP(WM_LP_FBC_MASK_BDW, (x))\n#define  WM_LP_FBC_ILK(x)\tREG_FIELD_PREP(WM_LP_FBC_MASK_ILK, (x))\n#define  WM_LP_PRIMARY(x)\tREG_FIELD_PREP(WM_LP_PRIMARY_MASK, (x))\n#define  WM_LP_CURSOR(x)\tREG_FIELD_PREP(WM_LP_CURSOR_MASK, (x))\n#define WM1S_LP_ILK\t\t_MMIO(0x45120)\n#define WM2S_LP_IVB\t\t_MMIO(0x45124)\n#define WM3S_LP_IVB\t\t_MMIO(0x45128)\n#define  WM_LP_SPRITE_ENABLE\tREG_BIT(31)  \n#define  WM_LP_SPRITE_MASK\tREG_GENMASK(10, 0)\n#define  WM_LP_SPRITE(x)\tREG_FIELD_PREP(WM_LP_SPRITE_MASK, (x))\n\n \n#define _PIPEAFRAMEHIGH          0x70040\n#define   PIPE_FRAME_HIGH_MASK    0x0000ffff\n#define   PIPE_FRAME_HIGH_SHIFT   0\n#define _PIPEAFRAMEPIXEL         0x70044\n#define   PIPE_FRAME_LOW_MASK     0xff000000\n#define   PIPE_FRAME_LOW_SHIFT    24\n#define   PIPE_PIXEL_MASK         0x00ffffff\n#define   PIPE_PIXEL_SHIFT        0\n \n#define _PIPEA_FRMCOUNT_G4X\t0x70040\n#define _PIPEA_FLIPCOUNT_G4X\t0x70044\n#define PIPE_FRMCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FRMCOUNT_G4X)\n#define PIPE_FLIPCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FLIPCOUNT_G4X)\n\n \n#define _CURACNTR\t\t0x70080\n \n#define   CURSOR_ENABLE\t\t\tREG_BIT(31)\n#define   CURSOR_PIPE_GAMMA_ENABLE\tREG_BIT(30)\n#define   CURSOR_STRIDE_MASK\tREG_GENMASK(29, 28)\n#define   CURSOR_STRIDE(stride)\tREG_FIELD_PREP(CURSOR_STRIDE_MASK, ffs(stride) - 9)  \n#define   CURSOR_FORMAT_MASK\tREG_GENMASK(26, 24)\n#define   CURSOR_FORMAT_2C\tREG_FIELD_PREP(CURSOR_FORMAT_MASK, 0)\n#define   CURSOR_FORMAT_3C\tREG_FIELD_PREP(CURSOR_FORMAT_MASK, 1)\n#define   CURSOR_FORMAT_4C\tREG_FIELD_PREP(CURSOR_FORMAT_MASK, 2)\n#define   CURSOR_FORMAT_ARGB\tREG_FIELD_PREP(CURSOR_FORMAT_MASK, 4)\n#define   CURSOR_FORMAT_XRGB\tREG_FIELD_PREP(CURSOR_FORMAT_MASK, 5)\n \n#define   MCURSOR_ARB_SLOTS_MASK\tREG_GENMASK(30, 28)  \n#define   MCURSOR_ARB_SLOTS(x)\t\tREG_FIELD_PREP(MCURSOR_ARB_SLOTS_MASK, (x))  \n#define   MCURSOR_PIPE_SEL_MASK\t\tREG_GENMASK(29, 28)\n#define   MCURSOR_PIPE_SEL(pipe)\tREG_FIELD_PREP(MCURSOR_PIPE_SEL_MASK, (pipe))\n#define   MCURSOR_PIPE_GAMMA_ENABLE\tREG_BIT(26)\n#define   MCURSOR_PIPE_CSC_ENABLE\tREG_BIT(24)  \n#define   MCURSOR_ROTATE_180\t\tREG_BIT(15)\n#define   MCURSOR_TRICKLE_FEED_DISABLE\tREG_BIT(14)\n#define   MCURSOR_MODE_MASK\t\t0x27\n#define   MCURSOR_MODE_DISABLE\t\t0x00\n#define   MCURSOR_MODE_128_32B_AX\t0x02\n#define   MCURSOR_MODE_256_32B_AX\t0x03\n#define   MCURSOR_MODE_64_32B_AX\t0x07\n#define   MCURSOR_MODE_128_ARGB_AX\t(0x20 | MCURSOR_MODE_128_32B_AX)\n#define   MCURSOR_MODE_256_ARGB_AX\t(0x20 | MCURSOR_MODE_256_32B_AX)\n#define   MCURSOR_MODE_64_ARGB_AX\t(0x20 | MCURSOR_MODE_64_32B_AX)\n#define _CURABASE\t\t0x70084\n#define _CURAPOS\t\t0x70088\n#define   CURSOR_POS_Y_SIGN\t\tREG_BIT(31)\n#define   CURSOR_POS_Y_MASK\t\tREG_GENMASK(30, 16)\n#define   CURSOR_POS_Y(y)\t\tREG_FIELD_PREP(CURSOR_POS_Y_MASK, (y))\n#define   CURSOR_POS_X_SIGN\t\tREG_BIT(15)\n#define   CURSOR_POS_X_MASK\t\tREG_GENMASK(14, 0)\n#define   CURSOR_POS_X(x)\t\tREG_FIELD_PREP(CURSOR_POS_X_MASK, (x))\n#define _CURASIZE\t\t0x700a0  \n#define   CURSOR_HEIGHT_MASK\t\tREG_GENMASK(21, 12)\n#define   CURSOR_HEIGHT(h)\t\tREG_FIELD_PREP(CURSOR_HEIGHT_MASK, (h))\n#define   CURSOR_WIDTH_MASK\t\tREG_GENMASK(9, 0)\n#define   CURSOR_WIDTH(w)\t\tREG_FIELD_PREP(CURSOR_WIDTH_MASK, (w))\n#define _CUR_FBC_CTL_A\t\t0x700a0  \n#define   CUR_FBC_EN\t\t\tREG_BIT(31)\n#define   CUR_FBC_HEIGHT_MASK\t\tREG_GENMASK(7, 0)\n#define   CUR_FBC_HEIGHT(h)\t\tREG_FIELD_PREP(CUR_FBC_HEIGHT_MASK, (h))\n#define _CUR_CHICKEN_A\t\t0x700a4  \n#define _CURASURFLIVE\t\t0x700ac  \n#define _CURBCNTR\t\t0x700c0\n#define _CURBBASE\t\t0x700c4\n#define _CURBPOS\t\t0x700c8\n\n#define _CURBCNTR_IVB\t\t0x71080\n#define _CURBBASE_IVB\t\t0x71084\n#define _CURBPOS_IVB\t\t0x71088\n\n#define CURCNTR(pipe) _MMIO_CURSOR2(pipe, _CURACNTR)\n#define CURBASE(pipe) _MMIO_CURSOR2(pipe, _CURABASE)\n#define CURPOS(pipe) _MMIO_CURSOR2(pipe, _CURAPOS)\n#define CURSIZE(pipe) _MMIO_CURSOR2(pipe, _CURASIZE)\n#define CUR_FBC_CTL(pipe) _MMIO_CURSOR2(pipe, _CUR_FBC_CTL_A)\n#define CUR_CHICKEN(pipe) _MMIO_CURSOR2(pipe, _CUR_CHICKEN_A)\n#define CURSURFLIVE(pipe) _MMIO_CURSOR2(pipe, _CURASURFLIVE)\n\n \n#define _DSPAADDR_VLV\t\t\t\t0x7017C  \n#define _DSPACNTR\t\t\t\t0x70180\n#define   DISP_ENABLE\t\t\tREG_BIT(31)\n#define   DISP_PIPE_GAMMA_ENABLE\tREG_BIT(30)\n#define   DISP_FORMAT_MASK\t\tREG_GENMASK(29, 26)\n#define   DISP_FORMAT_8BPP\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 2)\n#define   DISP_FORMAT_BGRA555\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 3)\n#define   DISP_FORMAT_BGRX555\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 4)\n#define   DISP_FORMAT_BGRX565\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 5)\n#define   DISP_FORMAT_BGRX888\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 6)\n#define   DISP_FORMAT_BGRA888\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 7)\n#define   DISP_FORMAT_RGBX101010\tREG_FIELD_PREP(DISP_FORMAT_MASK, 8)\n#define   DISP_FORMAT_RGBA101010\tREG_FIELD_PREP(DISP_FORMAT_MASK, 9)\n#define   DISP_FORMAT_BGRX101010\tREG_FIELD_PREP(DISP_FORMAT_MASK, 10)\n#define   DISP_FORMAT_BGRA101010\tREG_FIELD_PREP(DISP_FORMAT_MASK, 11)\n#define   DISP_FORMAT_RGBX161616\tREG_FIELD_PREP(DISP_FORMAT_MASK, 12)\n#define   DISP_FORMAT_RGBX888\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 14)\n#define   DISP_FORMAT_RGBA888\t\tREG_FIELD_PREP(DISP_FORMAT_MASK, 15)\n#define   DISP_STEREO_ENABLE\t\tREG_BIT(25)\n#define   DISP_PIPE_CSC_ENABLE\t\tREG_BIT(24)  \n#define   DISP_PIPE_SEL_MASK\t\tREG_GENMASK(25, 24)\n#define   DISP_PIPE_SEL(pipe)\t\tREG_FIELD_PREP(DISP_PIPE_SEL_MASK, (pipe))\n#define   DISP_SRC_KEY_ENABLE\t\tREG_BIT(22)\n#define   DISP_LINE_DOUBLE\t\tREG_BIT(20)\n#define   DISP_STEREO_POLARITY_SECOND\tREG_BIT(18)\n#define   DISP_ALPHA_PREMULTIPLY\tREG_BIT(16)  \n#define   DISP_ROTATE_180\t\tREG_BIT(15)\n#define   DISP_TRICKLE_FEED_DISABLE\tREG_BIT(14)  \n#define   DISP_TILED\t\t\tREG_BIT(10)\n#define   DISP_ASYNC_FLIP\t\tREG_BIT(9)  \n#define   DISP_MIRROR\t\t\tREG_BIT(8)  \n#define _DSPAADDR\t\t\t\t0x70184\n#define _DSPASTRIDE\t\t\t\t0x70188\n#define _DSPAPOS\t\t\t\t0x7018C  \n#define   DISP_POS_Y_MASK\t\tREG_GENMASK(31, 16)\n#define   DISP_POS_Y(y)\t\t\tREG_FIELD_PREP(DISP_POS_Y_MASK, (y))\n#define   DISP_POS_X_MASK\t\tREG_GENMASK(15, 0)\n#define   DISP_POS_X(x)\t\t\tREG_FIELD_PREP(DISP_POS_X_MASK, (x))\n#define _DSPASIZE\t\t\t\t0x70190\n#define   DISP_HEIGHT_MASK\t\tREG_GENMASK(31, 16)\n#define   DISP_HEIGHT(h)\t\tREG_FIELD_PREP(DISP_HEIGHT_MASK, (h))\n#define   DISP_WIDTH_MASK\t\tREG_GENMASK(15, 0)\n#define   DISP_WIDTH(w)\t\t\tREG_FIELD_PREP(DISP_WIDTH_MASK, (w))\n#define _DSPASURF\t\t\t\t0x7019C  \n#define   DISP_ADDR_MASK\t\tREG_GENMASK(31, 12)\n#define _DSPATILEOFF\t\t\t\t0x701A4  \n#define   DISP_OFFSET_Y_MASK\t\tREG_GENMASK(31, 16)\n#define   DISP_OFFSET_Y(y)\t\tREG_FIELD_PREP(DISP_OFFSET_Y_MASK, (y))\n#define   DISP_OFFSET_X_MASK\t\tREG_GENMASK(15, 0)\n#define   DISP_OFFSET_X(x)\t\tREG_FIELD_PREP(DISP_OFFSET_X_MASK, (x))\n#define _DSPAOFFSET\t\t\t\t0x701A4  \n#define _DSPASURFLIVE\t\t\t\t0x701AC\n#define _DSPAGAMC\t\t\t\t0x701E0\n\n#define DSPADDR_VLV(plane)\t_MMIO_PIPE2(plane, _DSPAADDR_VLV)\n#define DSPCNTR(plane)\t\t_MMIO_PIPE2(plane, _DSPACNTR)\n#define DSPADDR(plane)\t\t_MMIO_PIPE2(plane, _DSPAADDR)\n#define DSPSTRIDE(plane)\t_MMIO_PIPE2(plane, _DSPASTRIDE)\n#define DSPPOS(plane)\t\t_MMIO_PIPE2(plane, _DSPAPOS)\n#define DSPSIZE(plane)\t\t_MMIO_PIPE2(plane, _DSPASIZE)\n#define DSPSURF(plane)\t\t_MMIO_PIPE2(plane, _DSPASURF)\n#define DSPTILEOFF(plane)\t_MMIO_PIPE2(plane, _DSPATILEOFF)\n#define DSPLINOFF(plane)\tDSPADDR(plane)\n#define DSPOFFSET(plane)\t_MMIO_PIPE2(plane, _DSPAOFFSET)\n#define DSPSURFLIVE(plane)\t_MMIO_PIPE2(plane, _DSPASURFLIVE)\n#define DSPGAMC(plane, i)\t_MMIO_PIPE2(plane, _DSPAGAMC + (5 - (i)) * 4)  \n\n \n#define _CHV_BLEND_A\t\t0x60a00\n#define   CHV_BLEND_MASK\tREG_GENMASK(31, 30)\n#define   CHV_BLEND_LEGACY\tREG_FIELD_PREP(CHV_BLEND_MASK, 0)\n#define   CHV_BLEND_ANDROID\tREG_FIELD_PREP(CHV_BLEND_MASK, 1)\n#define   CHV_BLEND_MPO\t\tREG_FIELD_PREP(CHV_BLEND_MASK, 2)\n#define _CHV_CANVAS_A\t\t0x60a04\n#define   CHV_CANVAS_RED_MASK\tREG_GENMASK(29, 20)\n#define   CHV_CANVAS_GREEN_MASK\tREG_GENMASK(19, 10)\n#define   CHV_CANVAS_BLUE_MASK\tREG_GENMASK(9, 0)\n#define _PRIMPOS_A\t\t0x60a08\n#define   PRIM_POS_Y_MASK\tREG_GENMASK(31, 16)\n#define   PRIM_POS_Y(y)\t\tREG_FIELD_PREP(PRIM_POS_Y_MASK, (y))\n#define   PRIM_POS_X_MASK\tREG_GENMASK(15, 0)\n#define   PRIM_POS_X(x)\t\tREG_FIELD_PREP(PRIM_POS_X_MASK, (x))\n#define _PRIMSIZE_A\t\t0x60a0c\n#define   PRIM_HEIGHT_MASK\tREG_GENMASK(31, 16)\n#define   PRIM_HEIGHT(h)\tREG_FIELD_PREP(PRIM_HEIGHT_MASK, (h))\n#define   PRIM_WIDTH_MASK\tREG_GENMASK(15, 0)\n#define   PRIM_WIDTH(w)\t\tREG_FIELD_PREP(PRIM_WIDTH_MASK, (w))\n#define _PRIMCNSTALPHA_A\t0x60a10\n#define   PRIM_CONST_ALPHA_ENABLE\tREG_BIT(31)\n#define   PRIM_CONST_ALPHA_MASK\t\tREG_GENMASK(7, 0)\n#define   PRIM_CONST_ALPHA(alpha)\tREG_FIELD_PREP(PRIM_CONST_ALPHA_MASK, (alpha))\n\n#define CHV_BLEND(pipe)\t\t_MMIO_TRANS2(pipe, _CHV_BLEND_A)\n#define CHV_CANVAS(pipe)\t_MMIO_TRANS2(pipe, _CHV_CANVAS_A)\n#define PRIMPOS(plane)\t\t_MMIO_TRANS2(plane, _PRIMPOS_A)\n#define PRIMSIZE(plane)\t\t_MMIO_TRANS2(plane, _PRIMSIZE_A)\n#define PRIMCNSTALPHA(plane)\t_MMIO_TRANS2(plane, _PRIMCNSTALPHA_A)\n\n \n#define DISP_BASEADDR_MASK\t(0xfffff000)\n#define I915_LO_DISPBASE(val)\t((val) & ~DISP_BASEADDR_MASK)\n#define I915_HI_DISPBASE(val)\t((val) & DISP_BASEADDR_MASK)\n\n \n#define SWF0(i)\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70410 + (i) * 4)\n#define SWF1(i)\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x71410 + (i) * 4)\n#define SWF3(i)\t_MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x72414 + (i) * 4)\n#define SWF_ILK(i)\t_MMIO(0x4F000 + (i) * 4)\n\n \n#define _PIPEBDSL\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71000)\n#define _TRANSBCONF\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71008)\n#define _PIPEBSTAT\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71024)\n#define _PIPEBFRAMEHIGH\t\t0x71040\n#define _PIPEBFRAMEPIXEL\t0x71044\n#define _PIPEB_FRMCOUNT_G4X\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71040)\n#define _PIPEB_FLIPCOUNT_G4X\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71044)\n\n\n \n#define _DSPBCNTR\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71180)\n#define   DISP_ALPHA_TRANS_ENABLE\tREG_BIT(15)\n#define   DISP_SPRITE_ABOVE_OVERLAY\tREG_BIT(0)\n#define _DSPBADDR\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71184)\n#define _DSPBSTRIDE\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71188)\n#define _DSPBPOS\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x7118C)\n#define _DSPBSIZE\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x71190)\n#define _DSPBSURF\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x7119C)\n#define _DSPBTILEOFF\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x711A4)\n#define _DSPBOFFSET\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x711A4)\n#define _DSPBSURFLIVE\t\t(DISPLAY_MMIO_BASE(dev_priv) + 0x711AC)\n\n \n#define _PIPEDSI0CONF\t\t0x7b008\n#define _PIPEDSI1CONF\t\t0x7b808\n\n \n#define _DVSACNTR\t\t0x72180\n#define   DVS_ENABLE\t\t\tREG_BIT(31)\n#define   DVS_PIPE_GAMMA_ENABLE\t\tREG_BIT(30)\n#define   DVS_YUV_RANGE_CORRECTION_DISABLE\tREG_BIT(27)\n#define   DVS_FORMAT_MASK\t\tREG_GENMASK(26, 25)\n#define   DVS_FORMAT_YUV422\t\tREG_FIELD_PREP(DVS_FORMAT_MASK, 0)\n#define   DVS_FORMAT_RGBX101010\t\tREG_FIELD_PREP(DVS_FORMAT_MASK, 1)\n#define   DVS_FORMAT_RGBX888\t\tREG_FIELD_PREP(DVS_FORMAT_MASK, 2)\n#define   DVS_FORMAT_RGBX161616\t\tREG_FIELD_PREP(DVS_FORMAT_MASK, 3)\n#define   DVS_PIPE_CSC_ENABLE\t\tREG_BIT(24)\n#define   DVS_SOURCE_KEY\t\tREG_BIT(22)\n#define   DVS_RGB_ORDER_XBGR\t\tREG_BIT(20)\n#define   DVS_YUV_FORMAT_BT709\t\tREG_BIT(18)\n#define   DVS_YUV_ORDER_MASK\t\tREG_GENMASK(17, 16)\n#define   DVS_YUV_ORDER_YUYV\t\tREG_FIELD_PREP(DVS_YUV_ORDER_MASK, 0)\n#define   DVS_YUV_ORDER_UYVY\t\tREG_FIELD_PREP(DVS_YUV_ORDER_MASK, 1)\n#define   DVS_YUV_ORDER_YVYU\t\tREG_FIELD_PREP(DVS_YUV_ORDER_MASK, 2)\n#define   DVS_YUV_ORDER_VYUY\t\tREG_FIELD_PREP(DVS_YUV_ORDER_MASK, 3)\n#define   DVS_ROTATE_180\t\tREG_BIT(15)\n#define   DVS_TRICKLE_FEED_DISABLE\tREG_BIT(14)\n#define   DVS_TILED\t\t\tREG_BIT(10)\n#define   DVS_DEST_KEY\t\t\tREG_BIT(2)\n#define _DVSALINOFF\t\t0x72184\n#define _DVSASTRIDE\t\t0x72188\n#define _DVSAPOS\t\t0x7218c\n#define   DVS_POS_Y_MASK\t\tREG_GENMASK(31, 16)\n#define   DVS_POS_Y(y)\t\t\tREG_FIELD_PREP(DVS_POS_Y_MASK, (y))\n#define   DVS_POS_X_MASK\t\tREG_GENMASK(15, 0)\n#define   DVS_POS_X(x)\t\t\tREG_FIELD_PREP(DVS_POS_X_MASK, (x))\n#define _DVSASIZE\t\t0x72190\n#define   DVS_HEIGHT_MASK\t\tREG_GENMASK(31, 16)\n#define   DVS_HEIGHT(h)\t\t\tREG_FIELD_PREP(DVS_HEIGHT_MASK, (h))\n#define   DVS_WIDTH_MASK\t\tREG_GENMASK(15, 0)\n#define   DVS_WIDTH(w)\t\t\tREG_FIELD_PREP(DVS_WIDTH_MASK, (w))\n#define _DVSAKEYVAL\t\t0x72194\n#define _DVSAKEYMSK\t\t0x72198\n#define _DVSASURF\t\t0x7219c\n#define   DVS_ADDR_MASK\t\t\tREG_GENMASK(31, 12)\n#define _DVSAKEYMAXVAL\t\t0x721a0\n#define _DVSATILEOFF\t\t0x721a4\n#define   DVS_OFFSET_Y_MASK\t\tREG_GENMASK(31, 16)\n#define   DVS_OFFSET_Y(y)\t\tREG_FIELD_PREP(DVS_OFFSET_Y_MASK, (y))\n#define   DVS_OFFSET_X_MASK\t\tREG_GENMASK(15, 0)\n#define   DVS_OFFSET_X(x)\t\tREG_FIELD_PREP(DVS_OFFSET_X_MASK, (x))\n#define _DVSASURFLIVE\t\t0x721ac\n#define _DVSAGAMC_G4X\t\t0x721e0  \n#define _DVSASCALE\t\t0x72204\n#define   DVS_SCALE_ENABLE\t\tREG_BIT(31)\n#define   DVS_FILTER_MASK\t\tREG_GENMASK(30, 29)\n#define   DVS_FILTER_MEDIUM\t\tREG_FIELD_PREP(DVS_FILTER_MASK, 0)\n#define   DVS_FILTER_ENHANCING\t\tREG_FIELD_PREP(DVS_FILTER_MASK, 1)\n#define   DVS_FILTER_SOFTENING\t\tREG_FIELD_PREP(DVS_FILTER_MASK, 2)\n#define   DVS_VERTICAL_OFFSET_HALF\tREG_BIT(28)  \n#define   DVS_VERTICAL_OFFSET_ENABLE\tREG_BIT(27)\n#define   DVS_SRC_WIDTH_MASK\t\tREG_GENMASK(26, 16)\n#define   DVS_SRC_WIDTH(w)\t\tREG_FIELD_PREP(DVS_SRC_WIDTH_MASK, (w))\n#define   DVS_SRC_HEIGHT_MASK\t\tREG_GENMASK(10, 0)\n#define   DVS_SRC_HEIGHT(h)\t\tREG_FIELD_PREP(DVS_SRC_HEIGHT_MASK, (h))\n#define _DVSAGAMC_ILK\t\t0x72300  \n#define _DVSAGAMCMAX_ILK\t0x72340  \n\n#define _DVSBCNTR\t\t0x73180\n#define _DVSBLINOFF\t\t0x73184\n#define _DVSBSTRIDE\t\t0x73188\n#define _DVSBPOS\t\t0x7318c\n#define _DVSBSIZE\t\t0x73190\n#define _DVSBKEYVAL\t\t0x73194\n#define _DVSBKEYMSK\t\t0x73198\n#define _DVSBSURF\t\t0x7319c\n#define _DVSBKEYMAXVAL\t\t0x731a0\n#define _DVSBTILEOFF\t\t0x731a4\n#define _DVSBSURFLIVE\t\t0x731ac\n#define _DVSBGAMC_G4X\t\t0x731e0  \n#define _DVSBSCALE\t\t0x73204\n#define _DVSBGAMC_ILK\t\t0x73300  \n#define _DVSBGAMCMAX_ILK\t0x73340  \n\n#define DVSCNTR(pipe) _MMIO_PIPE(pipe, _DVSACNTR, _DVSBCNTR)\n#define DVSLINOFF(pipe) _MMIO_PIPE(pipe, _DVSALINOFF, _DVSBLINOFF)\n#define DVSSTRIDE(pipe) _MMIO_PIPE(pipe, _DVSASTRIDE, _DVSBSTRIDE)\n#define DVSPOS(pipe) _MMIO_PIPE(pipe, _DVSAPOS, _DVSBPOS)\n#define DVSSURF(pipe) _MMIO_PIPE(pipe, _DVSASURF, _DVSBSURF)\n#define DVSKEYMAX(pipe) _MMIO_PIPE(pipe, _DVSAKEYMAXVAL, _DVSBKEYMAXVAL)\n#define DVSSIZE(pipe) _MMIO_PIPE(pipe, _DVSASIZE, _DVSBSIZE)\n#define DVSSCALE(pipe) _MMIO_PIPE(pipe, _DVSASCALE, _DVSBSCALE)\n#define DVSTILEOFF(pipe) _MMIO_PIPE(pipe, _DVSATILEOFF, _DVSBTILEOFF)\n#define DVSKEYVAL(pipe) _MMIO_PIPE(pipe, _DVSAKEYVAL, _DVSBKEYVAL)\n#define DVSKEYMSK(pipe) _MMIO_PIPE(pipe, _DVSAKEYMSK, _DVSBKEYMSK)\n#define DVSSURFLIVE(pipe) _MMIO_PIPE(pipe, _DVSASURFLIVE, _DVSBSURFLIVE)\n#define DVSGAMC_G4X(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_G4X, _DVSBGAMC_G4X) + (5 - (i)) * 4)  \n#define DVSGAMC_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_ILK, _DVSBGAMC_ILK) + (i) * 4)  \n#define DVSGAMCMAX_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMCMAX_ILK, _DVSBGAMCMAX_ILK) + (i) * 4)  \n\n#define _SPRA_CTL\t\t0x70280\n#define   SPRITE_ENABLE\t\t\t\tREG_BIT(31)\n#define   SPRITE_PIPE_GAMMA_ENABLE\t\tREG_BIT(30)\n#define   SPRITE_YUV_RANGE_CORRECTION_DISABLE\tREG_BIT(28)\n#define   SPRITE_FORMAT_MASK\t\t\tREG_GENMASK(27, 25)\n#define   SPRITE_FORMAT_YUV422\t\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 0)\n#define   SPRITE_FORMAT_RGBX101010\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 1)\n#define   SPRITE_FORMAT_RGBX888\t\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 2)\n#define   SPRITE_FORMAT_RGBX161616\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 3)\n#define   SPRITE_FORMAT_YUV444\t\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 4)\n#define   SPRITE_FORMAT_XR_BGR101010\t\tREG_FIELD_PREP(SPRITE_FORMAT_MASK, 5)  \n#define   SPRITE_PIPE_CSC_ENABLE\t\tREG_BIT(24)\n#define   SPRITE_SOURCE_KEY\t\t\tREG_BIT(22)\n#define   SPRITE_RGB_ORDER_RGBX\t\t\tREG_BIT(20)  \n#define   SPRITE_YUV_TO_RGB_CSC_DISABLE\t\tREG_BIT(19)\n#define   SPRITE_YUV_TO_RGB_CSC_FORMAT_BT709\tREG_BIT(18)  \n#define   SPRITE_YUV_ORDER_MASK\t\t\tREG_GENMASK(17, 16)\n#define   SPRITE_YUV_ORDER_YUYV\t\t\tREG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 0)\n#define   SPRITE_YUV_ORDER_UYVY\t\t\tREG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 1)\n#define   SPRITE_YUV_ORDER_YVYU\t\t\tREG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 2)\n#define   SPRITE_YUV_ORDER_VYUY\t\t\tREG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 3)\n#define   SPRITE_ROTATE_180\t\t\tREG_BIT(15)\n#define   SPRITE_TRICKLE_FEED_DISABLE\t\tREG_BIT(14)\n#define   SPRITE_PLANE_GAMMA_DISABLE\t\tREG_BIT(13)\n#define   SPRITE_TILED\t\t\t\tREG_BIT(10)\n#define   SPRITE_DEST_KEY\t\t\tREG_BIT(2)\n#define _SPRA_LINOFF\t\t0x70284\n#define _SPRA_STRIDE\t\t0x70288\n#define _SPRA_POS\t\t0x7028c\n#define   SPRITE_POS_Y_MASK\tREG_GENMASK(31, 16)\n#define   SPRITE_POS_Y(y)\tREG_FIELD_PREP(SPRITE_POS_Y_MASK, (y))\n#define   SPRITE_POS_X_MASK\tREG_GENMASK(15, 0)\n#define   SPRITE_POS_X(x)\tREG_FIELD_PREP(SPRITE_POS_X_MASK, (x))\n#define _SPRA_SIZE\t\t0x70290\n#define   SPRITE_HEIGHT_MASK\tREG_GENMASK(31, 16)\n#define   SPRITE_HEIGHT(h)\tREG_FIELD_PREP(SPRITE_HEIGHT_MASK, (h))\n#define   SPRITE_WIDTH_MASK\tREG_GENMASK(15, 0)\n#define   SPRITE_WIDTH(w)\tREG_FIELD_PREP(SPRITE_WIDTH_MASK, (w))\n#define _SPRA_KEYVAL\t\t0x70294\n#define _SPRA_KEYMSK\t\t0x70298\n#define _SPRA_SURF\t\t0x7029c\n#define   SPRITE_ADDR_MASK\tREG_GENMASK(31, 12)\n#define _SPRA_KEYMAX\t\t0x702a0\n#define _SPRA_TILEOFF\t\t0x702a4\n#define   SPRITE_OFFSET_Y_MASK\tREG_GENMASK(31, 16)\n#define   SPRITE_OFFSET_Y(y)\tREG_FIELD_PREP(SPRITE_OFFSET_Y_MASK, (y))\n#define   SPRITE_OFFSET_X_MASK\tREG_GENMASK(15, 0)\n#define   SPRITE_OFFSET_X(x)\tREG_FIELD_PREP(SPRITE_OFFSET_X_MASK, (x))\n#define _SPRA_OFFSET\t\t0x702a4\n#define _SPRA_SURFLIVE\t\t0x702ac\n#define _SPRA_SCALE\t\t0x70304\n#define   SPRITE_SCALE_ENABLE\t\t\tREG_BIT(31)\n#define   SPRITE_FILTER_MASK\t\t\tREG_GENMASK(30, 29)\n#define   SPRITE_FILTER_MEDIUM\t\t\tREG_FIELD_PREP(SPRITE_FILTER_MASK, 0)\n#define   SPRITE_FILTER_ENHANCING\t\tREG_FIELD_PREP(SPRITE_FILTER_MASK, 1)\n#define   SPRITE_FILTER_SOFTENING\t\tREG_FIELD_PREP(SPRITE_FILTER_MASK, 2)\n#define   SPRITE_VERTICAL_OFFSET_HALF\t\tREG_BIT(28)  \n#define   SPRITE_VERTICAL_OFFSET_ENABLE\t\tREG_BIT(27)\n#define   SPRITE_SRC_WIDTH_MASK\t\t\tREG_GENMASK(26, 16)\n#define   SPRITE_SRC_WIDTH(w)\t\t\tREG_FIELD_PREP(SPRITE_SRC_WIDTH_MASK, (w))\n#define   SPRITE_SRC_HEIGHT_MASK\t\tREG_GENMASK(10, 0)\n#define   SPRITE_SRC_HEIGHT(h)\t\t\tREG_FIELD_PREP(SPRITE_SRC_HEIGHT_MASK, (h))\n#define _SPRA_GAMC\t\t0x70400\n#define _SPRA_GAMC16\t\t0x70440\n#define _SPRA_GAMC17\t\t0x7044c\n\n#define _SPRB_CTL\t\t0x71280\n#define _SPRB_LINOFF\t\t0x71284\n#define _SPRB_STRIDE\t\t0x71288\n#define _SPRB_POS\t\t0x7128c\n#define _SPRB_SIZE\t\t0x71290\n#define _SPRB_KEYVAL\t\t0x71294\n#define _SPRB_KEYMSK\t\t0x71298\n#define _SPRB_SURF\t\t0x7129c\n#define _SPRB_KEYMAX\t\t0x712a0\n#define _SPRB_TILEOFF\t\t0x712a4\n#define _SPRB_OFFSET\t\t0x712a4\n#define _SPRB_SURFLIVE\t\t0x712ac\n#define _SPRB_SCALE\t\t0x71304\n#define _SPRB_GAMC\t\t0x71400\n#define _SPRB_GAMC16\t\t0x71440\n#define _SPRB_GAMC17\t\t0x7144c\n\n#define SPRCTL(pipe) _MMIO_PIPE(pipe, _SPRA_CTL, _SPRB_CTL)\n#define SPRLINOFF(pipe) _MMIO_PIPE(pipe, _SPRA_LINOFF, _SPRB_LINOFF)\n#define SPRSTRIDE(pipe) _MMIO_PIPE(pipe, _SPRA_STRIDE, _SPRB_STRIDE)\n#define SPRPOS(pipe) _MMIO_PIPE(pipe, _SPRA_POS, _SPRB_POS)\n#define SPRSIZE(pipe) _MMIO_PIPE(pipe, _SPRA_SIZE, _SPRB_SIZE)\n#define SPRKEYVAL(pipe) _MMIO_PIPE(pipe, _SPRA_KEYVAL, _SPRB_KEYVAL)\n#define SPRKEYMSK(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMSK, _SPRB_KEYMSK)\n#define SPRSURF(pipe) _MMIO_PIPE(pipe, _SPRA_SURF, _SPRB_SURF)\n#define SPRKEYMAX(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMAX, _SPRB_KEYMAX)\n#define SPRTILEOFF(pipe) _MMIO_PIPE(pipe, _SPRA_TILEOFF, _SPRB_TILEOFF)\n#define SPROFFSET(pipe) _MMIO_PIPE(pipe, _SPRA_OFFSET, _SPRB_OFFSET)\n#define SPRSCALE(pipe) _MMIO_PIPE(pipe, _SPRA_SCALE, _SPRB_SCALE)\n#define SPRGAMC(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC, _SPRB_GAMC) + (i) * 4)  \n#define SPRGAMC16(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC16, _SPRB_GAMC16) + (i) * 4)  \n#define SPRGAMC17(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC17, _SPRB_GAMC17) + (i) * 4)  \n#define SPRSURFLIVE(pipe) _MMIO_PIPE(pipe, _SPRA_SURFLIVE, _SPRB_SURFLIVE)\n\n#define _SPACNTR\t\t(VLV_DISPLAY_BASE + 0x72180)\n#define   SP_ENABLE\t\t\tREG_BIT(31)\n#define   SP_PIPE_GAMMA_ENABLE\t\tREG_BIT(30)\n#define   SP_FORMAT_MASK\t\tREG_GENMASK(29, 26)\n#define   SP_FORMAT_YUV422\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 0)\n#define   SP_FORMAT_8BPP\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 2)\n#define   SP_FORMAT_BGR565\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 5)\n#define   SP_FORMAT_BGRX8888\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 6)\n#define   SP_FORMAT_BGRA8888\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 7)\n#define   SP_FORMAT_RGBX1010102\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 8)\n#define   SP_FORMAT_RGBA1010102\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 9)\n#define   SP_FORMAT_BGRX1010102\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 10)  \n#define   SP_FORMAT_BGRA1010102\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 11)  \n#define   SP_FORMAT_RGBX8888\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 14)\n#define   SP_FORMAT_RGBA8888\t\tREG_FIELD_PREP(SP_FORMAT_MASK, 15)\n#define   SP_ALPHA_PREMULTIPLY\t\tREG_BIT(23)  \n#define   SP_SOURCE_KEY\t\t\tREG_BIT(22)\n#define   SP_YUV_FORMAT_BT709\t\tREG_BIT(18)\n#define   SP_YUV_ORDER_MASK\t\tREG_GENMASK(17, 16)\n#define   SP_YUV_ORDER_YUYV\t\tREG_FIELD_PREP(SP_YUV_ORDER_MASK, 0)\n#define   SP_YUV_ORDER_UYVY\t\tREG_FIELD_PREP(SP_YUV_ORDER_MASK, 1)\n#define   SP_YUV_ORDER_YVYU\t\tREG_FIELD_PREP(SP_YUV_ORDER_MASK, 2)\n#define   SP_YUV_ORDER_VYUY\t\tREG_FIELD_PREP(SP_YUV_ORDER_MASK, 3)\n#define   SP_ROTATE_180\t\t\tREG_BIT(15)\n#define   SP_TILED\t\t\tREG_BIT(10)\n#define   SP_MIRROR\t\t\tREG_BIT(8)  \n#define _SPALINOFF\t\t(VLV_DISPLAY_BASE + 0x72184)\n#define _SPASTRIDE\t\t(VLV_DISPLAY_BASE + 0x72188)\n#define _SPAPOS\t\t\t(VLV_DISPLAY_BASE + 0x7218c)\n#define   SP_POS_Y_MASK\t\t\tREG_GENMASK(31, 16)\n#define   SP_POS_Y(y)\t\t\tREG_FIELD_PREP(SP_POS_Y_MASK, (y))\n#define   SP_POS_X_MASK\t\t\tREG_GENMASK(15, 0)\n#define   SP_POS_X(x)\t\t\tREG_FIELD_PREP(SP_POS_X_MASK, (x))\n#define _SPASIZE\t\t(VLV_DISPLAY_BASE + 0x72190)\n#define   SP_HEIGHT_MASK\t\tREG_GENMASK(31, 16)\n#define   SP_HEIGHT(h)\t\t\tREG_FIELD_PREP(SP_HEIGHT_MASK, (h))\n#define   SP_WIDTH_MASK\t\t\tREG_GENMASK(15, 0)\n#define   SP_WIDTH(w)\t\t\tREG_FIELD_PREP(SP_WIDTH_MASK, (w))\n#define _SPAKEYMINVAL\t\t(VLV_DISPLAY_BASE + 0x72194)\n#define _SPAKEYMSK\t\t(VLV_DISPLAY_BASE + 0x72198)\n#define _SPASURF\t\t(VLV_DISPLAY_BASE + 0x7219c)\n#define   SP_ADDR_MASK\t\t\tREG_GENMASK(31, 12)\n#define _SPAKEYMAXVAL\t\t(VLV_DISPLAY_BASE + 0x721a0)\n#define _SPATILEOFF\t\t(VLV_DISPLAY_BASE + 0x721a4)\n#define   SP_OFFSET_Y_MASK\t\tREG_GENMASK(31, 16)\n#define   SP_OFFSET_Y(y)\t\tREG_FIELD_PREP(SP_OFFSET_Y_MASK, (y))\n#define   SP_OFFSET_X_MASK\t\tREG_GENMASK(15, 0)\n#define   SP_OFFSET_X(x)\t\tREG_FIELD_PREP(SP_OFFSET_X_MASK, (x))\n#define _SPACONSTALPHA\t\t(VLV_DISPLAY_BASE + 0x721a8)\n#define   SP_CONST_ALPHA_ENABLE\t\tREG_BIT(31)\n#define   SP_CONST_ALPHA_MASK\t\tREG_GENMASK(7, 0)\n#define   SP_CONST_ALPHA(alpha)\t\tREG_FIELD_PREP(SP_CONST_ALPHA_MASK, (alpha))\n#define _SPASURFLIVE\t\t(VLV_DISPLAY_BASE + 0x721ac)\n#define _SPACLRC0\t\t(VLV_DISPLAY_BASE + 0x721d0)\n#define   SP_CONTRAST_MASK\t\tREG_GENMASK(26, 18)\n#define   SP_CONTRAST(x)\t\tREG_FIELD_PREP(SP_CONTRAST_MASK, (x))  \n#define   SP_BRIGHTNESS_MASK\t\tREG_GENMASK(7, 0)\n#define   SP_BRIGHTNESS(x)\t\tREG_FIELD_PREP(SP_BRIGHTNESS_MASK, (x))  \n#define _SPACLRC1\t\t(VLV_DISPLAY_BASE + 0x721d4)\n#define   SP_SH_SIN_MASK\t\tREG_GENMASK(26, 16)\n#define   SP_SH_SIN(x)\t\t\tREG_FIELD_PREP(SP_SH_SIN_MASK, (x))  \n#define   SP_SH_COS_MASK\t\tREG_GENMASK(9, 0)\n#define   SP_SH_COS(x)\t\t\tREG_FIELD_PREP(SP_SH_COS_MASK, (x))  \n#define _SPAGAMC\t\t(VLV_DISPLAY_BASE + 0x721e0)\n\n#define _SPBCNTR\t\t(VLV_DISPLAY_BASE + 0x72280)\n#define _SPBLINOFF\t\t(VLV_DISPLAY_BASE + 0x72284)\n#define _SPBSTRIDE\t\t(VLV_DISPLAY_BASE + 0x72288)\n#define _SPBPOS\t\t\t(VLV_DISPLAY_BASE + 0x7228c)\n#define _SPBSIZE\t\t(VLV_DISPLAY_BASE + 0x72290)\n#define _SPBKEYMINVAL\t\t(VLV_DISPLAY_BASE + 0x72294)\n#define _SPBKEYMSK\t\t(VLV_DISPLAY_BASE + 0x72298)\n#define _SPBSURF\t\t(VLV_DISPLAY_BASE + 0x7229c)\n#define _SPBKEYMAXVAL\t\t(VLV_DISPLAY_BASE + 0x722a0)\n#define _SPBTILEOFF\t\t(VLV_DISPLAY_BASE + 0x722a4)\n#define _SPBCONSTALPHA\t\t(VLV_DISPLAY_BASE + 0x722a8)\n#define _SPBSURFLIVE\t\t(VLV_DISPLAY_BASE + 0x722ac)\n#define _SPBCLRC0\t\t(VLV_DISPLAY_BASE + 0x722d0)\n#define _SPBCLRC1\t\t(VLV_DISPLAY_BASE + 0x722d4)\n#define _SPBGAMC\t\t(VLV_DISPLAY_BASE + 0x722e0)\n\n#define _VLV_SPR(pipe, plane_id, reg_a, reg_b) \\\n\t_PIPE((pipe) * 2 + (plane_id) - PLANE_SPRITE0, (reg_a), (reg_b))\n#define _MMIO_VLV_SPR(pipe, plane_id, reg_a, reg_b) \\\n\t_MMIO(_VLV_SPR((pipe), (plane_id), (reg_a), (reg_b)))\n\n#define SPCNTR(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPACNTR, _SPBCNTR)\n#define SPLINOFF(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPALINOFF, _SPBLINOFF)\n#define SPSTRIDE(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPASTRIDE, _SPBSTRIDE)\n#define SPPOS(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPAPOS, _SPBPOS)\n#define SPSIZE(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPASIZE, _SPBSIZE)\n#define SPKEYMINVAL(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMINVAL, _SPBKEYMINVAL)\n#define SPKEYMSK(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMSK, _SPBKEYMSK)\n#define SPSURF(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPASURF, _SPBSURF)\n#define SPKEYMAXVAL(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMAXVAL, _SPBKEYMAXVAL)\n#define SPTILEOFF(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPATILEOFF, _SPBTILEOFF)\n#define SPCONSTALPHA(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPACONSTALPHA, _SPBCONSTALPHA)\n#define SPSURFLIVE(pipe, plane_id)\t_MMIO_VLV_SPR((pipe), (plane_id), _SPASURFLIVE, _SPBSURFLIVE)\n#define SPCLRC0(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC0, _SPBCLRC0)\n#define SPCLRC1(pipe, plane_id)\t\t_MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC1, _SPBCLRC1)\n#define SPGAMC(pipe, plane_id, i)\t_MMIO(_VLV_SPR((pipe), (plane_id), _SPAGAMC, _SPBGAMC) + (5 - (i)) * 4)  \n\n \n#define _MMIO_CHV_SPCSC(plane_id, reg) \\\n\t_MMIO(VLV_DISPLAY_BASE + ((plane_id) - PLANE_SPRITE0) * 0x1000 + (reg))\n\n#define SPCSCYGOFF(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d900)\n#define SPCSCCBOFF(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d904)\n#define SPCSCCROFF(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d908)\n#define  SPCSC_OOFF_MASK\tREG_GENMASK(26, 16)\n#define  SPCSC_OOFF(x)\t\tREG_FIELD_PREP(SPCSC_OOFF_MASK, (x) & 0x7ff)  \n#define  SPCSC_IOFF_MASK\tREG_GENMASK(10, 0)\n#define  SPCSC_IOFF(x)\t\tREG_FIELD_PREP(SPCSC_IOFF_MASK, (x) & 0x7ff)  \n\n#define SPCSCC01(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d90c)\n#define SPCSCC23(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d910)\n#define SPCSCC45(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d914)\n#define SPCSCC67(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d918)\n#define SPCSCC8(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d91c)\n#define  SPCSC_C1_MASK\t\tREG_GENMASK(30, 16)\n#define  SPCSC_C1(x)\t\tREG_FIELD_PREP(SPCSC_C1_MASK, (x) & 0x7fff)  \n#define  SPCSC_C0_MASK\t\tREG_GENMASK(14, 0)\n#define  SPCSC_C0(x)\t\tREG_FIELD_PREP(SPCSC_C0_MASK, (x) & 0x7fff)  \n\n#define SPCSCYGICLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d920)\n#define SPCSCCBICLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d924)\n#define SPCSCCRICLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d928)\n#define  SPCSC_IMAX_MASK\tREG_GENMASK(26, 16)\n#define  SPCSC_IMAX(x)\t\tREG_FIELD_PREP(SPCSC_IMAX_MASK, (x) & 0x7ff)  \n#define  SPCSC_IMIN_MASK\tREG_GENMASK(10, 0)\n#define  SPCSC_IMIN(x)\t\tREG_FIELD_PREP(SPCSC_IMIN_MASK, (x) & 0x7ff)  \n\n#define SPCSCYGOCLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d92c)\n#define SPCSCCBOCLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d930)\n#define SPCSCCROCLAMP(plane_id)\t_MMIO_CHV_SPCSC(plane_id, 0x6d934)\n#define  SPCSC_OMAX_MASK\tREG_GENMASK(25, 16)\n#define  SPCSC_OMAX(x)\t\tREG_FIELD_PREP(SPCSC_OMAX_MASK, (x))  \n#define  SPCSC_OMIN_MASK\tREG_GENMASK(9, 0)\n#define  SPCSC_OMIN(x)\t\tREG_FIELD_PREP(SPCSC_OMIN_MASK, (x))  \n\n \n\n#define _PLANE_CTL_1_A\t\t\t\t0x70180\n#define _PLANE_CTL_2_A\t\t\t\t0x70280\n#define _PLANE_CTL_3_A\t\t\t\t0x70380\n#define   PLANE_CTL_ENABLE\t\t\tREG_BIT(31)\n#define   PLANE_CTL_ARB_SLOTS_MASK\t\tREG_GENMASK(30, 28)  \n#define   PLANE_CTL_ARB_SLOTS(x)\t\tREG_FIELD_PREP(PLANE_CTL_ARB_SLOTS_MASK, (x))  \n#define   PLANE_CTL_PIPE_GAMMA_ENABLE\t\tREG_BIT(30)  \n#define   PLANE_CTL_YUV_RANGE_CORRECTION_DISABLE\tREG_BIT(28)\n \n#define   PLANE_CTL_FORMAT_MASK_SKL\t\tREG_GENMASK(27, 24)  \n#define   PLANE_CTL_FORMAT_MASK_ICL\t\tREG_GENMASK(27, 23)  \n#define   PLANE_CTL_FORMAT_YUV422\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 0)\n#define   PLANE_CTL_FORMAT_NV12\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 1)\n#define   PLANE_CTL_FORMAT_XRGB_2101010\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 2)\n#define   PLANE_CTL_FORMAT_P010\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 3)\n#define   PLANE_CTL_FORMAT_XRGB_8888\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 4)\n#define   PLANE_CTL_FORMAT_P012\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 5)\n#define   PLANE_CTL_FORMAT_XRGB_16161616F\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 6)\n#define   PLANE_CTL_FORMAT_P016\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 7)\n#define   PLANE_CTL_FORMAT_XYUV\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 8)\n#define   PLANE_CTL_FORMAT_INDEXED\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 12)\n#define   PLANE_CTL_FORMAT_RGB_565\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 14)\n#define   PLANE_CTL_FORMAT_Y210\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 1)\n#define   PLANE_CTL_FORMAT_Y212\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 3)\n#define   PLANE_CTL_FORMAT_Y216\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 5)\n#define   PLANE_CTL_FORMAT_Y410\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 7)\n#define   PLANE_CTL_FORMAT_Y412\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 9)\n#define   PLANE_CTL_FORMAT_Y416\t\t\tREG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 11)\n#define   PLANE_CTL_PIPE_CSC_ENABLE\t\tREG_BIT(23)  \n#define   PLANE_CTL_KEY_ENABLE_MASK\t\tREG_GENMASK(22, 21)\n#define   PLANE_CTL_KEY_ENABLE_SOURCE\t\tREG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 1)\n#define   PLANE_CTL_KEY_ENABLE_DESTINATION\tREG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 2)\n#define   PLANE_CTL_ORDER_RGBX\t\t\tREG_BIT(20)\n#define   PLANE_CTL_YUV420_Y_PLANE\t\tREG_BIT(19)\n#define   PLANE_CTL_YUV_TO_RGB_CSC_FORMAT_BT709\tREG_BIT(18)\n#define   PLANE_CTL_YUV422_ORDER_MASK\t\tREG_GENMASK(17, 16)\n#define   PLANE_CTL_YUV422_ORDER_YUYV\t\tREG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 0)\n#define   PLANE_CTL_YUV422_ORDER_UYVY\t\tREG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 1)\n#define   PLANE_CTL_YUV422_ORDER_YVYU\t\tREG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 2)\n#define   PLANE_CTL_YUV422_ORDER_VYUY\t\tREG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 3)\n#define   PLANE_CTL_RENDER_DECOMPRESSION_ENABLE\tREG_BIT(15)\n#define   PLANE_CTL_TRICKLE_FEED_DISABLE\tREG_BIT(14)\n#define   PLANE_CTL_CLEAR_COLOR_DISABLE\t\tREG_BIT(13)  \n#define   PLANE_CTL_PLANE_GAMMA_DISABLE\t\tREG_BIT(13)  \n#define   PLANE_CTL_TILED_MASK\t\t\tREG_GENMASK(12, 10)\n#define   PLANE_CTL_TILED_LINEAR\t\tREG_FIELD_PREP(PLANE_CTL_TILED_MASK, 0)\n#define   PLANE_CTL_TILED_X\t\t\tREG_FIELD_PREP(PLANE_CTL_TILED_MASK, 1)\n#define   PLANE_CTL_TILED_Y\t\t\tREG_FIELD_PREP(PLANE_CTL_TILED_MASK, 4)\n#define   PLANE_CTL_TILED_YF\t\t\tREG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5)\n#define   PLANE_CTL_TILED_4                     REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5)\n#define   PLANE_CTL_ASYNC_FLIP\t\t\tREG_BIT(9)\n#define   PLANE_CTL_FLIP_HORIZONTAL\t\tREG_BIT(8)\n#define   PLANE_CTL_MEDIA_DECOMPRESSION_ENABLE\tREG_BIT(4)  \n#define   PLANE_CTL_ALPHA_MASK\t\t\tREG_GENMASK(5, 4)  \n#define   PLANE_CTL_ALPHA_DISABLE\t\tREG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 0)\n#define   PLANE_CTL_ALPHA_SW_PREMULTIPLY\tREG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 2)\n#define   PLANE_CTL_ALPHA_HW_PREMULTIPLY\tREG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 3)\n#define   PLANE_CTL_ROTATE_MASK\t\t\tREG_GENMASK(1, 0)\n#define   PLANE_CTL_ROTATE_0\t\t\tREG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 0)\n#define   PLANE_CTL_ROTATE_90\t\t\tREG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 1)\n#define   PLANE_CTL_ROTATE_180\t\t\tREG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 2)\n#define   PLANE_CTL_ROTATE_270\t\t\tREG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 3)\n#define _PLANE_STRIDE_1_A\t\t\t0x70188\n#define _PLANE_STRIDE_2_A\t\t\t0x70288\n#define _PLANE_STRIDE_3_A\t\t\t0x70388\n#define   PLANE_STRIDE__MASK\t\t\tREG_GENMASK(11, 0)\n#define   PLANE_STRIDE_(stride)\t\t\tREG_FIELD_PREP(PLANE_STRIDE__MASK, (stride))\n#define _PLANE_POS_1_A\t\t\t\t0x7018c\n#define _PLANE_POS_2_A\t\t\t\t0x7028c\n#define _PLANE_POS_3_A\t\t\t\t0x7038c\n#define   PLANE_POS_Y_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PLANE_POS_Y(y)\t\t\tREG_FIELD_PREP(PLANE_POS_Y_MASK, (y))\n#define   PLANE_POS_X_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PLANE_POS_X(x)\t\t\tREG_FIELD_PREP(PLANE_POS_X_MASK, (x))\n#define _PLANE_SIZE_1_A\t\t\t\t0x70190\n#define _PLANE_SIZE_2_A\t\t\t\t0x70290\n#define _PLANE_SIZE_3_A\t\t\t\t0x70390\n#define   PLANE_HEIGHT_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PLANE_HEIGHT(h)\t\t\tREG_FIELD_PREP(PLANE_HEIGHT_MASK, (h))\n#define   PLANE_WIDTH_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PLANE_WIDTH(w)\t\t\tREG_FIELD_PREP(PLANE_WIDTH_MASK, (w))\n#define _PLANE_SURF_1_A\t\t\t\t0x7019c\n#define _PLANE_SURF_2_A\t\t\t\t0x7029c\n#define _PLANE_SURF_3_A\t\t\t\t0x7039c\n#define   PLANE_SURF_ADDR_MASK\t\t\tREG_GENMASK(31, 12)\n#define   PLANE_SURF_DECRYPT\t\t\tREG_BIT(2)\n#define _PLANE_OFFSET_1_A\t\t\t0x701a4\n#define _PLANE_OFFSET_2_A\t\t\t0x702a4\n#define _PLANE_OFFSET_3_A\t\t\t0x703a4\n#define   PLANE_OFFSET_Y_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PLANE_OFFSET_Y(y)\t\t\tREG_FIELD_PREP(PLANE_OFFSET_Y_MASK, (y))\n#define   PLANE_OFFSET_X_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PLANE_OFFSET_X(x)\t\t\tREG_FIELD_PREP(PLANE_OFFSET_X_MASK, (x))\n#define _PLANE_KEYVAL_1_A\t\t\t0x70194\n#define _PLANE_KEYVAL_2_A\t\t\t0x70294\n#define _PLANE_KEYMSK_1_A\t\t\t0x70198\n#define _PLANE_KEYMSK_2_A\t\t\t0x70298\n#define   PLANE_KEYMSK_ALPHA_ENABLE\t\tREG_BIT(31)\n#define _PLANE_KEYMAX_1_A\t\t\t0x701a0\n#define _PLANE_KEYMAX_2_A\t\t\t0x702a0\n#define   PLANE_KEYMAX_ALPHA_MASK\t\tREG_GENMASK(31, 24)\n#define   PLANE_KEYMAX_ALPHA(a)\t\t\tREG_FIELD_PREP(PLANE_KEYMAX_ALPHA_MASK, (a))\n#define _PLANE_SURFLIVE_1_A\t\t\t0x701ac\n#define _PLANE_SURFLIVE_2_A\t\t\t0x702ac\n#define _PLANE_CC_VAL_1_A\t\t\t0x701b4\n#define _PLANE_CC_VAL_2_A\t\t\t0x702b4\n#define _PLANE_AUX_DIST_1_A\t\t\t0x701c0\n#define   PLANE_AUX_DISTANCE_MASK\t\tREG_GENMASK(31, 12)\n#define   PLANE_AUX_STRIDE_MASK\t\t\tREG_GENMASK(11, 0)\n#define   PLANE_AUX_STRIDE(stride)\t\tREG_FIELD_PREP(PLANE_AUX_STRIDE_MASK, (stride))\n#define _PLANE_AUX_DIST_2_A\t\t\t0x702c0\n#define _PLANE_AUX_OFFSET_1_A\t\t\t0x701c4\n#define _PLANE_AUX_OFFSET_2_A\t\t\t0x702c4\n#define _PLANE_CUS_CTL_1_A\t\t\t0x701c8\n#define _PLANE_CUS_CTL_2_A\t\t\t0x702c8\n#define   PLANE_CUS_ENABLE\t\t\tREG_BIT(31)\n#define   PLANE_CUS_Y_PLANE_MASK\t\t\tREG_BIT(30)\n#define   PLANE_CUS_Y_PLANE_4_RKL\t\tREG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0)\n#define   PLANE_CUS_Y_PLANE_5_RKL\t\tREG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1)\n#define   PLANE_CUS_Y_PLANE_6_ICL\t\tREG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0)\n#define   PLANE_CUS_Y_PLANE_7_ICL\t\tREG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1)\n#define   PLANE_CUS_HPHASE_SIGN_NEGATIVE\t\tREG_BIT(19)\n#define   PLANE_CUS_HPHASE_MASK\t\t\tREG_GENMASK(17, 16)\n#define   PLANE_CUS_HPHASE_0\t\t\tREG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 0)\n#define   PLANE_CUS_HPHASE_0_25\t\t\tREG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 1)\n#define   PLANE_CUS_HPHASE_0_5\t\t\tREG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 2)\n#define   PLANE_CUS_VPHASE_SIGN_NEGATIVE\t\tREG_BIT(15)\n#define   PLANE_CUS_VPHASE_MASK\t\t\tREG_GENMASK(13, 12)\n#define   PLANE_CUS_VPHASE_0\t\t\tREG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 0)\n#define   PLANE_CUS_VPHASE_0_25\t\t\tREG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 1)\n#define   PLANE_CUS_VPHASE_0_5\t\t\tREG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 2)\n#define _PLANE_COLOR_CTL_1_A\t\t\t0x701CC  \n#define _PLANE_COLOR_CTL_2_A\t\t\t0x702CC  \n#define _PLANE_COLOR_CTL_3_A\t\t\t0x703CC  \n#define   PLANE_COLOR_PIPE_GAMMA_ENABLE\t\t\tREG_BIT(30)  \n#define   PLANE_COLOR_YUV_RANGE_CORRECTION_DISABLE\tREG_BIT(28)\n#define   PLANE_COLOR_PIPE_CSC_ENABLE\t\t\tREG_BIT(23)  \n#define   PLANE_COLOR_PLANE_CSC_ENABLE\t\t\tREG_BIT(21)  \n#define   PLANE_COLOR_INPUT_CSC_ENABLE\t\t\tREG_BIT(20)  \n#define   PLANE_COLOR_CSC_MODE_MASK\t\t\tREG_GENMASK(19, 17)\n#define   PLANE_COLOR_CSC_MODE_BYPASS\t\t\tREG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 0)\n#define   PLANE_COLOR_CSC_MODE_YUV601_TO_RGB601\t\tREG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 1)\n#define   PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709\t\tREG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 2)\n#define   PLANE_COLOR_CSC_MODE_YUV2020_TO_RGB2020\tREG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 3)\n#define   PLANE_COLOR_CSC_MODE_RGB709_TO_RGB2020\tREG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 4)\n#define   PLANE_COLOR_PLANE_GAMMA_DISABLE\t\tREG_BIT(13)\n#define   PLANE_COLOR_ALPHA_MASK\t\t\tREG_GENMASK(5, 4)\n#define   PLANE_COLOR_ALPHA_DISABLE\t\t\tREG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 0)\n#define   PLANE_COLOR_ALPHA_SW_PREMULTIPLY\t\tREG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 2)\n#define   PLANE_COLOR_ALPHA_HW_PREMULTIPLY\t\tREG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 3)\n#define _PLANE_CHICKEN_1_A\t\t\t0x7026C  \n#define _PLANE_CHICKEN_2_A\t\t\t0x7036C  \n#define   PLANE_CHICKEN_DISABLE_DPT\t\tREG_BIT(19)  \n#define _PLANE_BUF_CFG_1_A\t\t\t0x7027c\n#define _PLANE_BUF_CFG_2_A\t\t\t0x7037c\n \n#define   PLANE_BUF_END_MASK\t\tREG_GENMASK(27, 16)\n#define   PLANE_BUF_END(end)\t\tREG_FIELD_PREP(PLANE_BUF_END_MASK, (end))\n#define   PLANE_BUF_START_MASK\t\tREG_GENMASK(11, 0)\n#define   PLANE_BUF_START(start)\tREG_FIELD_PREP(PLANE_BUF_START_MASK, (start))\n#define _PLANE_NV12_BUF_CFG_1_A\t\t0x70278\n#define _PLANE_NV12_BUF_CFG_2_A\t\t0x70378\n\n#define _PLANE_CC_VAL_1_B\t\t0x711b4\n#define _PLANE_CC_VAL_2_B\t\t0x712b4\n#define _PLANE_CC_VAL_1(pipe, dw)\t(_PIPE(pipe, _PLANE_CC_VAL_1_A, _PLANE_CC_VAL_1_B) + (dw) * 4)\n#define _PLANE_CC_VAL_2(pipe, dw)\t(_PIPE(pipe, _PLANE_CC_VAL_2_A, _PLANE_CC_VAL_2_B) + (dw) * 4)\n#define PLANE_CC_VAL(pipe, plane, dw) \\\n\t_MMIO_PLANE((plane), _PLANE_CC_VAL_1((pipe), (dw)), _PLANE_CC_VAL_2((pipe), (dw)))\n\n \n#define _PLANE_INPUT_CSC_RY_GY_1_A\t0x701E0\n#define _PLANE_INPUT_CSC_RY_GY_2_A\t0x702E0\n\n#define _PLANE_INPUT_CSC_RY_GY_1_B\t0x711E0\n#define _PLANE_INPUT_CSC_RY_GY_2_B\t0x712E0\n\n#define _PLANE_INPUT_CSC_RY_GY_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_1_A, \\\n\t     _PLANE_INPUT_CSC_RY_GY_1_B)\n#define _PLANE_INPUT_CSC_RY_GY_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_2_A, \\\n\t     _PLANE_INPUT_CSC_RY_GY_2_B)\n\n#define PLANE_INPUT_CSC_COEFF(pipe, plane, index)\t\\\n\t_MMIO_PLANE(plane, _PLANE_INPUT_CSC_RY_GY_1(pipe) +  (index) * 4, \\\n\t\t    _PLANE_INPUT_CSC_RY_GY_2(pipe) + (index) * 4)\n\n#define _PLANE_INPUT_CSC_PREOFF_HI_1_A\t\t0x701F8\n#define _PLANE_INPUT_CSC_PREOFF_HI_2_A\t\t0x702F8\n\n#define _PLANE_INPUT_CSC_PREOFF_HI_1_B\t\t0x711F8\n#define _PLANE_INPUT_CSC_PREOFF_HI_2_B\t\t0x712F8\n\n#define _PLANE_INPUT_CSC_PREOFF_HI_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_1_A, \\\n\t     _PLANE_INPUT_CSC_PREOFF_HI_1_B)\n#define _PLANE_INPUT_CSC_PREOFF_HI_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_2_A, \\\n\t     _PLANE_INPUT_CSC_PREOFF_HI_2_B)\n#define PLANE_INPUT_CSC_PREOFF(pipe, plane, index)\t\\\n\t_MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) + (index) * 4, \\\n\t\t    _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) + (index) * 4)\n\n#define _PLANE_INPUT_CSC_POSTOFF_HI_1_A\t\t0x70204\n#define _PLANE_INPUT_CSC_POSTOFF_HI_2_A\t\t0x70304\n\n#define _PLANE_INPUT_CSC_POSTOFF_HI_1_B\t\t0x71204\n#define _PLANE_INPUT_CSC_POSTOFF_HI_2_B\t\t0x71304\n\n#define _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_1_A, \\\n\t     _PLANE_INPUT_CSC_POSTOFF_HI_1_B)\n#define _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_2_A, \\\n\t     _PLANE_INPUT_CSC_POSTOFF_HI_2_B)\n#define PLANE_INPUT_CSC_POSTOFF(pipe, plane, index)\t\\\n\t_MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) + (index) * 4, \\\n\t\t    _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) + (index) * 4)\n\n#define _PLANE_CTL_1_B\t\t\t\t0x71180\n#define _PLANE_CTL_2_B\t\t\t\t0x71280\n#define _PLANE_CTL_3_B\t\t\t\t0x71380\n#define _PLANE_CTL_1(pipe)\t_PIPE(pipe, _PLANE_CTL_1_A, _PLANE_CTL_1_B)\n#define _PLANE_CTL_2(pipe)\t_PIPE(pipe, _PLANE_CTL_2_A, _PLANE_CTL_2_B)\n#define _PLANE_CTL_3(pipe)\t_PIPE(pipe, _PLANE_CTL_3_A, _PLANE_CTL_3_B)\n#define PLANE_CTL(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_CTL_1(pipe), _PLANE_CTL_2(pipe))\n\n#define _PLANE_STRIDE_1_B\t\t\t0x71188\n#define _PLANE_STRIDE_2_B\t\t\t0x71288\n#define _PLANE_STRIDE_3_B\t\t\t0x71388\n#define _PLANE_STRIDE_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_STRIDE_1_A, _PLANE_STRIDE_1_B)\n#define _PLANE_STRIDE_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_STRIDE_2_A, _PLANE_STRIDE_2_B)\n#define _PLANE_STRIDE_3(pipe)\t\\\n\t_PIPE(pipe, _PLANE_STRIDE_3_A, _PLANE_STRIDE_3_B)\n#define PLANE_STRIDE(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_STRIDE_1(pipe), _PLANE_STRIDE_2(pipe))\n\n#define _PLANE_POS_1_B\t\t\t\t0x7118c\n#define _PLANE_POS_2_B\t\t\t\t0x7128c\n#define _PLANE_POS_3_B\t\t\t\t0x7138c\n#define _PLANE_POS_1(pipe)\t_PIPE(pipe, _PLANE_POS_1_A, _PLANE_POS_1_B)\n#define _PLANE_POS_2(pipe)\t_PIPE(pipe, _PLANE_POS_2_A, _PLANE_POS_2_B)\n#define _PLANE_POS_3(pipe)\t_PIPE(pipe, _PLANE_POS_3_A, _PLANE_POS_3_B)\n#define PLANE_POS(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_POS_1(pipe), _PLANE_POS_2(pipe))\n\n#define _PLANE_SIZE_1_B\t\t\t\t0x71190\n#define _PLANE_SIZE_2_B\t\t\t\t0x71290\n#define _PLANE_SIZE_3_B\t\t\t\t0x71390\n#define _PLANE_SIZE_1(pipe)\t_PIPE(pipe, _PLANE_SIZE_1_A, _PLANE_SIZE_1_B)\n#define _PLANE_SIZE_2(pipe)\t_PIPE(pipe, _PLANE_SIZE_2_A, _PLANE_SIZE_2_B)\n#define _PLANE_SIZE_3(pipe)\t_PIPE(pipe, _PLANE_SIZE_3_A, _PLANE_SIZE_3_B)\n#define PLANE_SIZE(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_SIZE_1(pipe), _PLANE_SIZE_2(pipe))\n\n#define _PLANE_SURF_1_B\t\t\t\t0x7119c\n#define _PLANE_SURF_2_B\t\t\t\t0x7129c\n#define _PLANE_SURF_3_B\t\t\t\t0x7139c\n#define _PLANE_SURF_1(pipe)\t_PIPE(pipe, _PLANE_SURF_1_A, _PLANE_SURF_1_B)\n#define _PLANE_SURF_2(pipe)\t_PIPE(pipe, _PLANE_SURF_2_A, _PLANE_SURF_2_B)\n#define _PLANE_SURF_3(pipe)\t_PIPE(pipe, _PLANE_SURF_3_A, _PLANE_SURF_3_B)\n#define PLANE_SURF(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_SURF_1(pipe), _PLANE_SURF_2(pipe))\n\n#define _PLANE_OFFSET_1_B\t\t\t0x711a4\n#define _PLANE_OFFSET_2_B\t\t\t0x712a4\n#define _PLANE_OFFSET_1(pipe) _PIPE(pipe, _PLANE_OFFSET_1_A, _PLANE_OFFSET_1_B)\n#define _PLANE_OFFSET_2(pipe) _PIPE(pipe, _PLANE_OFFSET_2_A, _PLANE_OFFSET_2_B)\n#define PLANE_OFFSET(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_OFFSET_1(pipe), _PLANE_OFFSET_2(pipe))\n\n#define _PLANE_KEYVAL_1_B\t\t\t0x71194\n#define _PLANE_KEYVAL_2_B\t\t\t0x71294\n#define _PLANE_KEYVAL_1(pipe) _PIPE(pipe, _PLANE_KEYVAL_1_A, _PLANE_KEYVAL_1_B)\n#define _PLANE_KEYVAL_2(pipe) _PIPE(pipe, _PLANE_KEYVAL_2_A, _PLANE_KEYVAL_2_B)\n#define PLANE_KEYVAL(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_KEYVAL_1(pipe), _PLANE_KEYVAL_2(pipe))\n\n#define _PLANE_KEYMSK_1_B\t\t\t0x71198\n#define _PLANE_KEYMSK_2_B\t\t\t0x71298\n#define _PLANE_KEYMSK_1(pipe) _PIPE(pipe, _PLANE_KEYMSK_1_A, _PLANE_KEYMSK_1_B)\n#define _PLANE_KEYMSK_2(pipe) _PIPE(pipe, _PLANE_KEYMSK_2_A, _PLANE_KEYMSK_2_B)\n#define PLANE_KEYMSK(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_KEYMSK_1(pipe), _PLANE_KEYMSK_2(pipe))\n\n#define _PLANE_KEYMAX_1_B\t\t\t0x711a0\n#define _PLANE_KEYMAX_2_B\t\t\t0x712a0\n#define _PLANE_KEYMAX_1(pipe) _PIPE(pipe, _PLANE_KEYMAX_1_A, _PLANE_KEYMAX_1_B)\n#define _PLANE_KEYMAX_2(pipe) _PIPE(pipe, _PLANE_KEYMAX_2_A, _PLANE_KEYMAX_2_B)\n#define PLANE_KEYMAX(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_KEYMAX_1(pipe), _PLANE_KEYMAX_2(pipe))\n\n#define _PLANE_SURFLIVE_1_B\t\t\t0x711ac\n#define _PLANE_SURFLIVE_2_B\t\t\t0x712ac\n#define _PLANE_SURFLIVE_1(pipe)\t_PIPE(pipe, _PLANE_SURFLIVE_1_A, _PLANE_SURFLIVE_1_B)\n#define _PLANE_SURFLIVE_2(pipe)\t_PIPE(pipe, _PLANE_SURFLIVE_2_A, _PLANE_SURFLIVE_2_B)\n#define PLANE_SURFLIVE(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_SURFLIVE_1(pipe), _PLANE_SURFLIVE_2(pipe))\n\n#define _PLANE_CHICKEN_1_B\t\t\t0x7126c\n#define _PLANE_CHICKEN_2_B\t\t\t0x7136c\n#define _PLANE_CHICKEN_1(pipe)\t_PIPE(pipe, _PLANE_CHICKEN_1_A, _PLANE_CHICKEN_1_B)\n#define _PLANE_CHICKEN_2(pipe)\t_PIPE(pipe, _PLANE_CHICKEN_2_A, _PLANE_CHICKEN_2_B)\n#define PLANE_CHICKEN(pipe, plane) \\\n\t_MMIO_PLANE(plane, _PLANE_CHICKEN_1(pipe), _PLANE_CHICKEN_2(pipe))\n\n#define _PLANE_AUX_DIST_1_B\t\t0x711c0\n#define _PLANE_AUX_DIST_2_B\t\t0x712c0\n#define _PLANE_AUX_DIST_1(pipe) \\\n\t\t\t_PIPE(pipe, _PLANE_AUX_DIST_1_A, _PLANE_AUX_DIST_1_B)\n#define _PLANE_AUX_DIST_2(pipe) \\\n\t\t\t_PIPE(pipe, _PLANE_AUX_DIST_2_A, _PLANE_AUX_DIST_2_B)\n#define PLANE_AUX_DIST(pipe, plane)     \\\n\t_MMIO_PLANE(plane, _PLANE_AUX_DIST_1(pipe), _PLANE_AUX_DIST_2(pipe))\n\n#define _PLANE_AUX_OFFSET_1_B\t\t0x711c4\n#define _PLANE_AUX_OFFSET_2_B\t\t0x712c4\n#define _PLANE_AUX_OFFSET_1(pipe)       \\\n\t\t_PIPE(pipe, _PLANE_AUX_OFFSET_1_A, _PLANE_AUX_OFFSET_1_B)\n#define _PLANE_AUX_OFFSET_2(pipe)       \\\n\t\t_PIPE(pipe, _PLANE_AUX_OFFSET_2_A, _PLANE_AUX_OFFSET_2_B)\n#define PLANE_AUX_OFFSET(pipe, plane)   \\\n\t_MMIO_PLANE(plane, _PLANE_AUX_OFFSET_1(pipe), _PLANE_AUX_OFFSET_2(pipe))\n\n#define _PLANE_CUS_CTL_1_B\t\t0x711c8\n#define _PLANE_CUS_CTL_2_B\t\t0x712c8\n#define _PLANE_CUS_CTL_1(pipe)       \\\n\t\t_PIPE(pipe, _PLANE_CUS_CTL_1_A, _PLANE_CUS_CTL_1_B)\n#define _PLANE_CUS_CTL_2(pipe)       \\\n\t\t_PIPE(pipe, _PLANE_CUS_CTL_2_A, _PLANE_CUS_CTL_2_B)\n#define PLANE_CUS_CTL(pipe, plane)   \\\n\t_MMIO_PLANE(plane, _PLANE_CUS_CTL_1(pipe), _PLANE_CUS_CTL_2(pipe))\n\n#define _PLANE_COLOR_CTL_1_B\t\t\t0x711CC\n#define _PLANE_COLOR_CTL_2_B\t\t\t0x712CC\n#define _PLANE_COLOR_CTL_3_B\t\t\t0x713CC\n#define _PLANE_COLOR_CTL_1(pipe)\t\\\n\t_PIPE(pipe, _PLANE_COLOR_CTL_1_A, _PLANE_COLOR_CTL_1_B)\n#define _PLANE_COLOR_CTL_2(pipe)\t\\\n\t_PIPE(pipe, _PLANE_COLOR_CTL_2_A, _PLANE_COLOR_CTL_2_B)\n#define PLANE_COLOR_CTL(pipe, plane)\t\\\n\t_MMIO_PLANE(plane, _PLANE_COLOR_CTL_1(pipe), _PLANE_COLOR_CTL_2(pipe))\n\n \n#define VGACNTRL\t\t_MMIO(0x71400)\n# define VGA_DISP_DISABLE\t\t\t(1 << 31)\n# define VGA_2X_MODE\t\t\t\t(1 << 30)\n# define VGA_PIPE_B_SELECT\t\t\t(1 << 29)\n\n#define VLV_VGACNTRL\t\t_MMIO(VLV_DISPLAY_BASE + 0x71400)\n\n \n\n#define CPU_VGACNTRL\t_MMIO(0x41000)\n\n#define DIGITAL_PORT_HOTPLUG_CNTRL\t_MMIO(0x44030)\n#define  DIGITAL_PORTA_HOTPLUG_ENABLE\t\t(1 << 4)\n#define  DIGITAL_PORTA_PULSE_DURATION_2ms\t(0 << 2)  \n#define  DIGITAL_PORTA_PULSE_DURATION_4_5ms\t(1 << 2)  \n#define  DIGITAL_PORTA_PULSE_DURATION_6ms\t(2 << 2)  \n#define  DIGITAL_PORTA_PULSE_DURATION_100ms\t(3 << 2)  \n#define  DIGITAL_PORTA_PULSE_DURATION_MASK\t(3 << 2)  \n#define  DIGITAL_PORTA_HOTPLUG_STATUS_MASK\t(3 << 0)\n#define  DIGITAL_PORTA_HOTPLUG_NO_DETECT\t(0 << 0)\n#define  DIGITAL_PORTA_HOTPLUG_SHORT_DETECT\t(1 << 0)\n#define  DIGITAL_PORTA_HOTPLUG_LONG_DETECT\t(2 << 0)\n\n \n#define RR_HW_CTL       _MMIO(0x45300)\n#define  RR_HW_LOW_POWER_FRAMES_MASK    0xff\n#define  RR_HW_HIGH_POWER_FRAMES_MASK   0xff00\n\n#define PCH_3DCGDIS0\t\t_MMIO(0x46020)\n# define MARIUNIT_CLOCK_GATE_DISABLE\t\t(1 << 18)\n# define SVSMUNIT_CLOCK_GATE_DISABLE\t\t(1 << 1)\n\n#define PCH_3DCGDIS1\t\t_MMIO(0x46024)\n# define VFMUNIT_CLOCK_GATE_DISABLE\t\t(1 << 11)\n\n#define _PIPEA_DATA_M1\t\t0x60030\n#define _PIPEA_DATA_N1\t\t0x60034\n#define _PIPEA_DATA_M2\t\t0x60038\n#define _PIPEA_DATA_N2\t\t0x6003c\n#define _PIPEA_LINK_M1\t\t0x60040\n#define _PIPEA_LINK_N1\t\t0x60044\n#define _PIPEA_LINK_M2\t\t0x60048\n#define _PIPEA_LINK_N2\t\t0x6004c\n\n \n\n#define _PIPEB_DATA_M1\t\t0x61030\n#define _PIPEB_DATA_N1\t\t0x61034\n#define _PIPEB_DATA_M2\t\t0x61038\n#define _PIPEB_DATA_N2\t\t0x6103c\n#define _PIPEB_LINK_M1\t\t0x61040\n#define _PIPEB_LINK_N1\t\t0x61044\n#define _PIPEB_LINK_M2\t\t0x61048\n#define _PIPEB_LINK_N2\t\t0x6104c\n\n#define PIPE_DATA_M1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M1)\n#define PIPE_DATA_N1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N1)\n#define PIPE_DATA_M2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M2)\n#define PIPE_DATA_N2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N2)\n#define PIPE_LINK_M1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M1)\n#define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1)\n#define PIPE_LINK_M2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M2)\n#define PIPE_LINK_N2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N2)\n\n \n \n#define _PFA_CTL_1\t\t0x68080\n#define _PFB_CTL_1\t\t0x68880\n#define   PF_ENABLE\t\t\tREG_BIT(31)\n#define   PF_PIPE_SEL_MASK_IVB\t\tREG_GENMASK(30, 29)  \n#define   PF_PIPE_SEL_IVB(pipe)\t\tREG_FIELD_PREP(PF_PIPE_SEL_MASK_IVB, (pipe))\n#define   PF_FILTER_MASK\t\tREG_GENMASK(24, 23)\n#define   PF_FILTER_PROGRAMMED\t\tREG_FIELD_PREP(PF_FILTER_MASK, 0)\n#define   PF_FILTER_MED_3x3\t\tREG_FIELD_PREP(PF_FILTER_MASK, 1)\n#define   PF_FILTER_EDGE_ENHANCE\tREG_FIELD_PREP(PF_FILTER_EDGE_MASK, 2)\n#define   PF_FILTER_EDGE_SOFTEN\t\tREG_FIELD_PREP(PF_FILTER_EDGE_MASK, 3)\n#define _PFA_WIN_SZ\t\t0x68074\n#define _PFB_WIN_SZ\t\t0x68874\n#define   PF_WIN_XSIZE_MASK\tREG_GENMASK(31, 16)\n#define   PF_WIN_XSIZE(w)\tREG_FIELD_PREP(PF_WIN_XSIZE_MASK, (w))\n#define   PF_WIN_YSIZE_MASK\tREG_GENMASK(15, 0)\n#define   PF_WIN_YSIZE(h)\tREG_FIELD_PREP(PF_WIN_YSIZE_MASK, (h))\n#define _PFA_WIN_POS\t\t0x68070\n#define _PFB_WIN_POS\t\t0x68870\n#define   PF_WIN_XPOS_MASK\tREG_GENMASK(31, 16)\n#define   PF_WIN_XPOS(x)\tREG_FIELD_PREP(PF_WIN_XPOS_MASK, (x))\n#define   PF_WIN_YPOS_MASK\tREG_GENMASK(15, 0)\n#define   PF_WIN_YPOS(y)\tREG_FIELD_PREP(PF_WIN_YPOS_MASK, (y))\n#define _PFA_VSCALE\t\t0x68084\n#define _PFB_VSCALE\t\t0x68884\n#define _PFA_HSCALE\t\t0x68090\n#define _PFB_HSCALE\t\t0x68890\n\n#define PF_CTL(pipe)\t\t_MMIO_PIPE(pipe, _PFA_CTL_1, _PFB_CTL_1)\n#define PF_WIN_SZ(pipe)\t\t_MMIO_PIPE(pipe, _PFA_WIN_SZ, _PFB_WIN_SZ)\n#define PF_WIN_POS(pipe)\t_MMIO_PIPE(pipe, _PFA_WIN_POS, _PFB_WIN_POS)\n#define PF_VSCALE(pipe)\t\t_MMIO_PIPE(pipe, _PFA_VSCALE, _PFB_VSCALE)\n#define PF_HSCALE(pipe)\t\t_MMIO_PIPE(pipe, _PFA_HSCALE, _PFB_HSCALE)\n\n \n#define _PS_1A_CTRL      0x68180\n#define _PS_2A_CTRL      0x68280\n#define _PS_1B_CTRL      0x68980\n#define _PS_2B_CTRL      0x68A80\n#define _PS_1C_CTRL      0x69180\n#define   PS_SCALER_EN\t\t\t\tREG_BIT(31)\n#define   PS_SCALER_TYPE_MASK\t\t\tREG_BIT(30)  \n#define   PS_SCALER_TYPE_NON_LINEAR\t\tREG_FIELD_PREP(PS_SCALER_TYPE_MASK, 0)\n#define   PS_SCALER_TYPE_LINEAR\t\t\tREG_FIELD_PREP(PS_SCALER_TYPE_MASK, 1)\n#define   SKL_PS_SCALER_MODE_MASK\t\tREG_GENMASK(29, 28)  \n#define   SKL_PS_SCALER_MODE_DYN\t\tREG_FIELD_PREP(SKL_PS_SCALER_MODE_MASK, 0)\n#define   SKL_PS_SCALER_MODE_HQ\t\t\tREG_FIELD_PREP(SKL_PS_SCALER_MODE_MASK, 1)\n#define   SKL_PS_SCALER_MODE_NV12\t\tREG_FIELD_PREP(SKL_PS_SCALER_MODE_MASK, 2)\n#define   PS_SCALER_MODE_MASK\t\t\tREG_BIT(29)  \n#define   PS_SCALER_MODE_NORMAL\t\t\tREG_FIELD_PREP(PS_SCALER_MODE_MASK, 0)\n#define   PS_SCALER_MODE_PLANAR\t\t\tREG_FIELD_PREP(PS_SCALER_MODE_MASK, 1)\n#define   PS_ADAPTIVE_FILTERING_EN\t\tREG_BIT(28)  \n#define   PS_BINDING_MASK\t\t\tREG_GENMASK(27, 25)\n#define   PS_BINDING_PIPE\t\t\tREG_FIELD_PREP(PS_BINDING_MASK, 0)\n#define   PS_BINDING_PLANE(plane_id)\t\tREG_FIELD_PREP(PS_BINDING_MASK, (plane_id) + 1)\n#define   PS_FILTER_MASK\t\t\tREG_GENMASK(24, 23)\n#define   PS_FILTER_MEDIUM\t\t\tREG_FIELD_PREP(PS_FILTER_MASK, 0)\n#define   PS_FILTER_PROGRAMMED\t\t\tREG_FIELD_PREP(PS_FILTER_MASK, 1)\n#define   PS_FILTER_EDGE_ENHANCE\t\tREG_FIELD_PREP(PS_FILTER_MASK, 2)\n#define   PS_FILTER_BILINEAR\t\t\tREG_FIELD_PREP(PS_FILTER_MASK, 3)\n#define   PS_ADAPTIVE_FILTER_MASK\t\tREG_BIT(22)  \n#define   PS_ADAPTIVE_FILTER_MEDIUM\t\tREG_FIELD_PREP(PS_ADAPTIVE_FILTER_MASK, 0)\n#define   PS_ADAPTIVE_FILTER_EDGE_ENHANCE\tREG_FIELD_PREP(PS_ADAPTIVE_FILTER_MASK, 1)\n#define   PS_PIPE_SCALER_LOC_MASK\t\tREG_BIT(21)  \n#define   PS_PIPE_SCALER_LOC_AFTER_OUTPUT_CSC\tREG_FIELD_PREP(PS_SCALER_LOCATION_MASK, 0)  \n#define   PS_PIPE_SCALER_LOC_AFTER_CSC\t\tREG_FIELD_PREP(PS_SCALER_LOCATION_MASK, 1)  \n#define   PS_VERT3TAP\t\t\t\tREG_BIT(21)  \n#define   PS_VERT_INT_INVERT_FIELD\t\tREG_BIT(20)\n#define   PS_PROG_SCALE_FACTOR\t\t\tREG_BIT(19)  \n#define   PS_PWRUP_PROGRESS\t\t\tREG_BIT(17)\n#define   PS_V_FILTER_BYPASS\t\t\tREG_BIT(8)\n#define   PS_VADAPT_EN\t\t\t\tREG_BIT(7)  \n#define   PS_VADAPT_MODE_MASK\t\t\tREG_GENMASK(6, 5)  \n#define   PS_VADAPT_MODE_LEAST_ADAPT\t\tREG_FIELD_PREP(PS_VADAPT_MODE_MASK, 0)\n#define   PS_VADAPT_MODE_MOD_ADAPT\t\tREG_FIELD_PREP(PS_VADAPT_MODE_MASK, 1)\n#define   PS_VADAPT_MODE_MOST_ADAPT\t\tREG_FIELD_PREP(PS_VADAPT_MODE_MASK, 3)\n#define   PS_BINDING_Y_MASK\t\t\tREG_GENMASK(7, 5)  \n#define   PS_BINDING_Y_PLANE(plane_id)\t\tREG_FIELD_PREP(PS_BINDING_Y_MASK, (plane_id) + 1)\n#define   PS_Y_VERT_FILTER_SELECT_MASK\t\tREG_BIT(4)  \n#define   PS_Y_VERT_FILTER_SELECT(set)\t\tREG_FIELD_PREP(PS_Y_VERT_FILTER_SELECT_MASK, (set))\n#define   PS_Y_HORZ_FILTER_SELECT_MASK\t\tREG_BIT(3)  \n#define   PS_Y_HORZ_FILTER_SELECT(set)\t\tREG_FIELD_PREP(PS_Y_HORZ_FILTER_SELECT_MASK, (set))\n#define   PS_UV_VERT_FILTER_SELECT_MASK\t\tREG_BIT(2)  \n#define   PS_UV_VERT_FILTER_SELECT(set)\t\tREG_FIELD_PREP(PS_UV_VERT_FILTER_SELECT_MASK, (set))\n#define   PS_UV_HORZ_FILTER_SELECT_MASK\t\tREG_BIT(1)  \n#define   PS_UV_HORZ_FILTER_SELECT(set)\t\tREG_FIELD_PREP(PS_UV_HORZ_FILTER_SELECT_MASK, (set))\n\n#define _PS_PWR_GATE_1A     0x68160\n#define _PS_PWR_GATE_2A     0x68260\n#define _PS_PWR_GATE_1B     0x68960\n#define _PS_PWR_GATE_2B     0x68A60\n#define _PS_PWR_GATE_1C     0x69160\n#define   PS_PWR_GATE_DIS_OVERRIDE\t\tREG_BIT(31)\n#define   PS_PWR_GATE_SETTLING_TIME_MASK\tREG_GENMASK(4, 3)\n#define   PS_PWR_GATE_SETTLING_TIME_32\t\tREG_FIELD_PREP(PS_PWR_GATE_SETTLING_TIME_MASK, 0)\n#define   PS_PWR_GATE_SETTLING_TIME_64\t\tREG_FIELD_PREP(PS_PWR_GATE_SETTLING_TIME_MASK, 1)\n#define   PS_PWR_GATE_SETTLING_TIME_96\t\tREG_FIELD_PREP(PS_PWR_GATE_SETTLING_TIME_MASK, 2)\n#define   PS_PWR_GATE_SETTLING_TIME_128\t\tREG_FIELD_PREP(PS_PWR_GATE_SETTLING_TIME_MASK, 3)\n#define   PS_PWR_GATE_SLPEN_MASK\t\tREG_GENMASK(1, 0)\n#define   PS_PWR_GATE_SLPEN_8\t\t\tREG_FIELD_PREP(PS_PWR_GATE_SLPEN_MASK, 0)\n#define   PS_PWR_GATE_SLPEN_16\t\t\tREG_FIELD_PREP(PS_PWR_GATE_SLPEN_MASK, 1)\n#define   PS_PWR_GATE_SLPEN_24\t\t\tREG_FIELD_PREP(PS_PWR_GATE_SLPEN_MASK, 2)\n#define   PS_PWR_GATE_SLPEN_32\t\t\tREG_FIELD_PREP(PS_PWR_GATE_SLPEN_MASK, 3)\n\n#define _PS_WIN_POS_1A      0x68170\n#define _PS_WIN_POS_2A      0x68270\n#define _PS_WIN_POS_1B      0x68970\n#define _PS_WIN_POS_2B      0x68A70\n#define _PS_WIN_POS_1C      0x69170\n#define   PS_WIN_XPOS_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PS_WIN_XPOS(x)\t\t\tREG_FIELD_PREP(PS_WIN_XPOS_MASK, (x))\n#define   PS_WIN_YPOS_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PS_WIN_YPOS(y)\t\t\tREG_FIELD_PREP(PS_WIN_YPOS_MASK, (y))\n\n#define _PS_WIN_SZ_1A       0x68174\n#define _PS_WIN_SZ_2A       0x68274\n#define _PS_WIN_SZ_1B       0x68974\n#define _PS_WIN_SZ_2B       0x68A74\n#define _PS_WIN_SZ_1C       0x69174\n#define   PS_WIN_XSIZE_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PS_WIN_XSIZE(w)\t\t\tREG_FIELD_PREP(PS_WIN_XSIZE_MASK, (w))\n#define   PS_WIN_YSIZE_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PS_WIN_YSIZE(h)\t\t\tREG_FIELD_PREP(PS_WIN_YSIZE_MASK, (h))\n\n#define _PS_VSCALE_1A       0x68184\n#define _PS_VSCALE_2A       0x68284\n#define _PS_VSCALE_1B       0x68984\n#define _PS_VSCALE_2B       0x68A84\n#define _PS_VSCALE_1C       0x69184\n\n#define _PS_HSCALE_1A       0x68190\n#define _PS_HSCALE_2A       0x68290\n#define _PS_HSCALE_1B       0x68990\n#define _PS_HSCALE_2B       0x68A90\n#define _PS_HSCALE_1C       0x69190\n\n#define _PS_VPHASE_1A       0x68188\n#define _PS_VPHASE_2A       0x68288\n#define _PS_VPHASE_1B       0x68988\n#define _PS_VPHASE_2B       0x68A88\n#define _PS_VPHASE_1C       0x69188\n#define   PS_Y_PHASE_MASK\t\t\tREG_GENMASK(31, 16)\n#define   PS_Y_PHASE(x)\t\t\t\tREG_FIELD_PREP(PS_Y_PHASE_MASK, (x))\n#define   PS_UV_RGB_PHASE_MASK\t\t\tREG_GENMASK(15, 0)\n#define   PS_UV_RGB_PHASE(x)\t\t\tREG_FIELD_PREP(PS_UV_RGB_PHASE_MASK, (x))\n#define   PS_PHASE_MASK\t\t\t\t(0x7fff << 1)  \n#define   PS_PHASE_TRIP\t\t\t\t(1 << 0)\n\n#define _PS_HPHASE_1A       0x68194\n#define _PS_HPHASE_2A       0x68294\n#define _PS_HPHASE_1B       0x68994\n#define _PS_HPHASE_2B       0x68A94\n#define _PS_HPHASE_1C       0x69194\n\n#define _PS_ECC_STAT_1A     0x681D0\n#define _PS_ECC_STAT_2A     0x682D0\n#define _PS_ECC_STAT_1B     0x689D0\n#define _PS_ECC_STAT_2B     0x68AD0\n#define _PS_ECC_STAT_1C     0x691D0\n\n#define _PS_COEF_SET0_INDEX_1A\t   0x68198\n#define _PS_COEF_SET0_INDEX_2A\t   0x68298\n#define _PS_COEF_SET0_INDEX_1B\t   0x68998\n#define _PS_COEF_SET0_INDEX_2B\t   0x68A98\n#define   PS_COEF_INDEX_AUTO_INC\t\tREG_BIT(10)\n\n#define _PS_COEF_SET0_DATA_1A\t   0x6819C\n#define _PS_COEF_SET0_DATA_2A\t   0x6829C\n#define _PS_COEF_SET0_DATA_1B\t   0x6899C\n#define _PS_COEF_SET0_DATA_2B\t   0x68A9C\n\n#define _ID(id, a, b) _PICK_EVEN(id, a, b)\n#define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe,        \\\n\t\t\t_ID(id, _PS_1A_CTRL, _PS_2A_CTRL),       \\\n\t\t\t_ID(id, _PS_1B_CTRL, _PS_2B_CTRL))\n#define SKL_PS_PWR_GATE(pipe, id) _MMIO_PIPE(pipe,    \\\n\t\t\t_ID(id, _PS_PWR_GATE_1A, _PS_PWR_GATE_2A), \\\n\t\t\t_ID(id, _PS_PWR_GATE_1B, _PS_PWR_GATE_2B))\n#define SKL_PS_WIN_POS(pipe, id) _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_WIN_POS_1A, _PS_WIN_POS_2A), \\\n\t\t\t_ID(id, _PS_WIN_POS_1B, _PS_WIN_POS_2B))\n#define SKL_PS_WIN_SZ(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_WIN_SZ_1A, _PS_WIN_SZ_2A),   \\\n\t\t\t_ID(id, _PS_WIN_SZ_1B, _PS_WIN_SZ_2B))\n#define SKL_PS_VSCALE(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_VSCALE_1A, _PS_VSCALE_2A),   \\\n\t\t\t_ID(id, _PS_VSCALE_1B, _PS_VSCALE_2B))\n#define SKL_PS_HSCALE(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_HSCALE_1A, _PS_HSCALE_2A),   \\\n\t\t\t_ID(id, _PS_HSCALE_1B, _PS_HSCALE_2B))\n#define SKL_PS_VPHASE(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_VPHASE_1A, _PS_VPHASE_2A),   \\\n\t\t\t_ID(id, _PS_VPHASE_1B, _PS_VPHASE_2B))\n#define SKL_PS_HPHASE(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_HPHASE_1A, _PS_HPHASE_2A),   \\\n\t\t\t_ID(id, _PS_HPHASE_1B, _PS_HPHASE_2B))\n#define SKL_PS_ECC_STAT(pipe, id)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A),   \\\n\t\t\t_ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B))\n#define GLK_PS_COEF_INDEX_SET(pipe, id, set)  _MMIO_PIPE(pipe,    \\\n\t\t\t_ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \\\n\t\t\t_ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8)\n\n#define GLK_PS_COEF_DATA_SET(pipe, id, set)  _MMIO_PIPE(pipe,     \\\n\t\t\t_ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \\\n\t\t\t_ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8)\n \n#define _LGC_PALETTE_A           0x4a000\n#define _LGC_PALETTE_B           0x4a800\n \n#define LGC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _LGC_PALETTE_A, _LGC_PALETTE_B) + (i) * 4)\n\n \n#define _PREC_PALETTE_A           0x4b000\n#define _PREC_PALETTE_B           0x4c000\n \n#define   PREC_PALETTE_10_RED_MASK\t\tREG_GENMASK(29, 20)\n#define   PREC_PALETTE_10_GREEN_MASK\t\tREG_GENMASK(19, 10)\n#define   PREC_PALETTE_10_BLUE_MASK\t\tREG_GENMASK(9, 0)\n \n#define   PREC_PALETTE_12P4_RED_LDW_MASK\tREG_GENMASK(29, 24)\n#define   PREC_PALETTE_12P4_GREEN_LDW_MASK\tREG_GENMASK(19, 14)\n#define   PREC_PALETTE_12P4_BLUE_LDW_MASK\tREG_GENMASK(9, 4)\n \n#define   PREC_PALETTE_12P4_RED_UDW_MASK\tREG_GENMASK(29, 20)\n#define   PREC_PALETTE_12P4_GREEN_UDW_MASK\tREG_GENMASK(19, 10)\n#define   PREC_PALETTE_12P4_BLUE_UDW_MASK\tREG_GENMASK(9, 0)\n#define PREC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _PREC_PALETTE_A, _PREC_PALETTE_B) + (i) * 4)\n\n#define  _PREC_PIPEAGCMAX              0x4d000\n#define  _PREC_PIPEBGCMAX              0x4d010\n#define PREC_PIPEGCMAX(pipe, i)        _MMIO(_PIPE(pipe, _PIPEAGCMAX, _PIPEBGCMAX) + (i) * 4)  \n\n#define _GAMMA_MODE_A\t\t0x4a480\n#define _GAMMA_MODE_B\t\t0x4ac80\n#define GAMMA_MODE(pipe) _MMIO_PIPE(pipe, _GAMMA_MODE_A, _GAMMA_MODE_B)\n#define  PRE_CSC_GAMMA_ENABLE\t\t\tREG_BIT(31)  \n#define  POST_CSC_GAMMA_ENABLE\t\t\tREG_BIT(30)  \n#define  PALETTE_ANTICOL_DISABLE\t\tREG_BIT(15)  \n#define  GAMMA_MODE_MODE_MASK\t\t\tREG_GENMASK(1, 0)\n#define  GAMMA_MODE_MODE_8BIT\t\t\tREG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 0)\n#define  GAMMA_MODE_MODE_10BIT\t\t\tREG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 1)\n#define  GAMMA_MODE_MODE_12BIT\t\t\tREG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 2)\n#define  GAMMA_MODE_MODE_SPLIT\t\t\tREG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 3)  \n#define  GAMMA_MODE_MODE_12BIT_MULTI_SEG\tREG_FIELD_PREP(GAMMA_MODE_MODE_MASK, 3)  \n\n \n#define RM_TIMEOUT\t\t_MMIO(0x42060)\n#define  MMIO_TIMEOUT_US(us)\t((us) << 0)\n\n \n#define DE_MASTER_IRQ_CONTROL   (1 << 31)\n#define DE_SPRITEB_FLIP_DONE    (1 << 29)\n#define DE_SPRITEA_FLIP_DONE    (1 << 28)\n#define DE_PLANEB_FLIP_DONE     (1 << 27)\n#define DE_PLANEA_FLIP_DONE     (1 << 26)\n#define DE_PLANE_FLIP_DONE(plane) (1 << (26 + (plane)))\n#define DE_PCU_EVENT            (1 << 25)\n#define DE_GTT_FAULT            (1 << 24)\n#define DE_POISON               (1 << 23)\n#define DE_PERFORM_COUNTER      (1 << 22)\n#define DE_PCH_EVENT            (1 << 21)\n#define DE_AUX_CHANNEL_A        (1 << 20)\n#define DE_DP_A_HOTPLUG         (1 << 19)\n#define DE_GSE                  (1 << 18)\n#define DE_PIPEB_VBLANK         (1 << 15)\n#define DE_PIPEB_EVEN_FIELD     (1 << 14)\n#define DE_PIPEB_ODD_FIELD      (1 << 13)\n#define DE_PIPEB_LINE_COMPARE   (1 << 12)\n#define DE_PIPEB_VSYNC          (1 << 11)\n#define DE_PIPEB_CRC_DONE\t(1 << 10)\n#define DE_PIPEB_FIFO_UNDERRUN  (1 << 8)\n#define DE_PIPEA_VBLANK         (1 << 7)\n#define DE_PIPE_VBLANK(pipe)    (1 << (7 + 8 * (pipe)))\n#define DE_PIPEA_EVEN_FIELD     (1 << 6)\n#define DE_PIPEA_ODD_FIELD      (1 << 5)\n#define DE_PIPEA_LINE_COMPARE   (1 << 4)\n#define DE_PIPEA_VSYNC          (1 << 3)\n#define DE_PIPEA_CRC_DONE\t(1 << 2)\n#define DE_PIPE_CRC_DONE(pipe)\t(1 << (2 + 8 * (pipe)))\n#define DE_PIPEA_FIFO_UNDERRUN  (1 << 0)\n#define DE_PIPE_FIFO_UNDERRUN(pipe)  (1 << (8 * (pipe)))\n\n \n#define DE_ERR_INT_IVB\t\t\t(1 << 30)\n#define DE_GSE_IVB\t\t\t(1 << 29)\n#define DE_PCH_EVENT_IVB\t\t(1 << 28)\n#define DE_DP_A_HOTPLUG_IVB\t\t(1 << 27)\n#define DE_AUX_CHANNEL_A_IVB\t\t(1 << 26)\n#define DE_EDP_PSR_INT_HSW\t\t(1 << 19)\n#define DE_SPRITEC_FLIP_DONE_IVB\t(1 << 14)\n#define DE_PLANEC_FLIP_DONE_IVB\t\t(1 << 13)\n#define DE_PIPEC_VBLANK_IVB\t\t(1 << 10)\n#define DE_SPRITEB_FLIP_DONE_IVB\t(1 << 9)\n#define DE_PLANEB_FLIP_DONE_IVB\t\t(1 << 8)\n#define DE_PIPEB_VBLANK_IVB\t\t(1 << 5)\n#define DE_SPRITEA_FLIP_DONE_IVB\t(1 << 4)\n#define DE_PLANEA_FLIP_DONE_IVB\t\t(1 << 3)\n#define DE_PLANE_FLIP_DONE_IVB(plane)\t(1 << (3 + 5 * (plane)))\n#define DE_PIPEA_VBLANK_IVB\t\t(1 << 0)\n#define DE_PIPE_VBLANK_IVB(pipe)\t(1 << ((pipe) * 5))\n\n#define VLV_MASTER_IER\t\t\t_MMIO(0x4400c)  \n#define   MASTER_INTERRUPT_ENABLE\t(1 << 31)\n\n#define DEISR   _MMIO(0x44000)\n#define DEIMR   _MMIO(0x44004)\n#define DEIIR   _MMIO(0x44008)\n#define DEIER   _MMIO(0x4400c)\n\n#define GTISR   _MMIO(0x44010)\n#define GTIMR   _MMIO(0x44014)\n#define GTIIR   _MMIO(0x44018)\n#define GTIER   _MMIO(0x4401c)\n\n#define GEN8_MASTER_IRQ\t\t\t_MMIO(0x44200)\n#define  GEN8_MASTER_IRQ_CONTROL\t(1 << 31)\n#define  GEN8_PCU_IRQ\t\t\t(1 << 30)\n#define  GEN8_DE_PCH_IRQ\t\t(1 << 23)\n#define  GEN8_DE_MISC_IRQ\t\t(1 << 22)\n#define  GEN8_DE_PORT_IRQ\t\t(1 << 20)\n#define  GEN8_DE_PIPE_C_IRQ\t\t(1 << 18)\n#define  GEN8_DE_PIPE_B_IRQ\t\t(1 << 17)\n#define  GEN8_DE_PIPE_A_IRQ\t\t(1 << 16)\n#define  GEN8_DE_PIPE_IRQ(pipe)\t\t(1 << (16 + (pipe)))\n#define  GEN8_GT_VECS_IRQ\t\t(1 << 6)\n#define  GEN8_GT_GUC_IRQ\t\t(1 << 5)\n#define  GEN8_GT_PM_IRQ\t\t\t(1 << 4)\n#define  GEN8_GT_VCS1_IRQ\t\t(1 << 3)  \n#define  GEN8_GT_VCS0_IRQ\t\t(1 << 2)  \n#define  GEN8_GT_BCS_IRQ\t\t(1 << 1)\n#define  GEN8_GT_RCS_IRQ\t\t(1 << 0)\n\n#define XELPD_DISPLAY_ERR_FATAL_MASK\t_MMIO(0x4421c)\n\n#define GEN8_GT_ISR(which) _MMIO(0x44300 + (0x10 * (which)))\n#define GEN8_GT_IMR(which) _MMIO(0x44304 + (0x10 * (which)))\n#define GEN8_GT_IIR(which) _MMIO(0x44308 + (0x10 * (which)))\n#define GEN8_GT_IER(which) _MMIO(0x4430c + (0x10 * (which)))\n\n#define GEN8_RCS_IRQ_SHIFT 0\n#define GEN8_BCS_IRQ_SHIFT 16\n#define GEN8_VCS0_IRQ_SHIFT 0   \n#define GEN8_VCS1_IRQ_SHIFT 16  \n#define GEN8_VECS_IRQ_SHIFT 0\n#define GEN8_WD_IRQ_SHIFT 16\n\n#define GEN8_DE_PIPE_ISR(pipe) _MMIO(0x44400 + (0x10 * (pipe)))\n#define GEN8_DE_PIPE_IMR(pipe) _MMIO(0x44404 + (0x10 * (pipe)))\n#define GEN8_DE_PIPE_IIR(pipe) _MMIO(0x44408 + (0x10 * (pipe)))\n#define GEN8_DE_PIPE_IER(pipe) _MMIO(0x4440c + (0x10 * (pipe)))\n#define  GEN8_PIPE_FIFO_UNDERRUN\t(1 << 31)\n#define  GEN8_PIPE_CDCLK_CRC_ERROR\t(1 << 29)\n#define  GEN8_PIPE_CDCLK_CRC_DONE\t(1 << 28)\n#define  XELPD_PIPE_SOFT_UNDERRUN\t(1 << 22)\n#define  XELPD_PIPE_HARD_UNDERRUN\t(1 << 21)\n#define  GEN12_PIPE_VBLANK_UNMOD\t(1 << 19)\n#define  GEN8_PIPE_CURSOR_FAULT\t\t(1 << 10)\n#define  GEN8_PIPE_SPRITE_FAULT\t\t(1 << 9)\n#define  GEN8_PIPE_PRIMARY_FAULT\t(1 << 8)\n#define  GEN8_PIPE_SPRITE_FLIP_DONE\t(1 << 5)\n#define  GEN8_PIPE_PRIMARY_FLIP_DONE\t(1 << 4)\n#define  GEN8_PIPE_SCAN_LINE_EVENT\t(1 << 2)\n#define  GEN8_PIPE_VSYNC\t\t(1 << 1)\n#define  GEN8_PIPE_VBLANK\t\t(1 << 0)\n#define  GEN9_PIPE_CURSOR_FAULT\t\t(1 << 11)\n#define  GEN11_PIPE_PLANE7_FAULT\t(1 << 22)\n#define  GEN11_PIPE_PLANE6_FAULT\t(1 << 21)\n#define  GEN11_PIPE_PLANE5_FAULT\t(1 << 20)\n#define  GEN9_PIPE_PLANE4_FAULT\t\t(1 << 10)\n#define  GEN9_PIPE_PLANE3_FAULT\t\t(1 << 9)\n#define  GEN9_PIPE_PLANE2_FAULT\t\t(1 << 8)\n#define  GEN9_PIPE_PLANE1_FAULT\t\t(1 << 7)\n#define  GEN9_PIPE_PLANE4_FLIP_DONE\t(1 << 6)\n#define  GEN9_PIPE_PLANE3_FLIP_DONE\t(1 << 5)\n#define  GEN9_PIPE_PLANE2_FLIP_DONE\t(1 << 4)\n#define  GEN9_PIPE_PLANE1_FLIP_DONE\t(1 << 3)\n#define  GEN9_PIPE_PLANE_FLIP_DONE(p)\t(1 << (3 + (p)))\n#define GEN8_DE_PIPE_IRQ_FAULT_ERRORS \\\n\t(GEN8_PIPE_CURSOR_FAULT | \\\n\t GEN8_PIPE_SPRITE_FAULT | \\\n\t GEN8_PIPE_PRIMARY_FAULT)\n#define GEN9_DE_PIPE_IRQ_FAULT_ERRORS \\\n\t(GEN9_PIPE_CURSOR_FAULT | \\\n\t GEN9_PIPE_PLANE4_FAULT | \\\n\t GEN9_PIPE_PLANE3_FAULT | \\\n\t GEN9_PIPE_PLANE2_FAULT | \\\n\t GEN9_PIPE_PLANE1_FAULT)\n#define GEN11_DE_PIPE_IRQ_FAULT_ERRORS \\\n\t(GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \\\n\t GEN11_PIPE_PLANE7_FAULT | \\\n\t GEN11_PIPE_PLANE6_FAULT | \\\n\t GEN11_PIPE_PLANE5_FAULT)\n#define RKL_DE_PIPE_IRQ_FAULT_ERRORS \\\n\t(GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \\\n\t GEN11_PIPE_PLANE5_FAULT)\n\n#define _HPD_PIN_DDI(hpd_pin)\t((hpd_pin) - HPD_PORT_A)\n#define _HPD_PIN_TC(hpd_pin)\t((hpd_pin) - HPD_PORT_TC1)\n\n#define GEN8_DE_PORT_ISR _MMIO(0x44440)\n#define GEN8_DE_PORT_IMR _MMIO(0x44444)\n#define GEN8_DE_PORT_IIR _MMIO(0x44448)\n#define GEN8_DE_PORT_IER _MMIO(0x4444c)\n#define  DSI1_NON_TE\t\t\t(1 << 31)\n#define  DSI0_NON_TE\t\t\t(1 << 30)\n#define  ICL_AUX_CHANNEL_E\t\t(1 << 29)\n#define  ICL_AUX_CHANNEL_F\t\t(1 << 28)\n#define  GEN9_AUX_CHANNEL_D\t\t(1 << 27)\n#define  GEN9_AUX_CHANNEL_C\t\t(1 << 26)\n#define  GEN9_AUX_CHANNEL_B\t\t(1 << 25)\n#define  DSI1_TE\t\t\t(1 << 24)\n#define  DSI0_TE\t\t\t(1 << 23)\n#define  GEN8_DE_PORT_HOTPLUG(hpd_pin)\tREG_BIT(3 + _HPD_PIN_DDI(hpd_pin))\n#define  BXT_DE_PORT_HOTPLUG_MASK\t(GEN8_DE_PORT_HOTPLUG(HPD_PORT_A) | \\\n\t\t\t\t\t GEN8_DE_PORT_HOTPLUG(HPD_PORT_B) | \\\n\t\t\t\t\t GEN8_DE_PORT_HOTPLUG(HPD_PORT_C))\n#define  BDW_DE_PORT_HOTPLUG_MASK\tGEN8_DE_PORT_HOTPLUG(HPD_PORT_A)\n#define  BXT_DE_PORT_GMBUS\t\t(1 << 1)\n#define  GEN8_AUX_CHANNEL_A\t\t(1 << 0)\n#define  TGL_DE_PORT_AUX_USBC6\t\tREG_BIT(13)\n#define  XELPD_DE_PORT_AUX_DDIE\t\tREG_BIT(13)\n#define  TGL_DE_PORT_AUX_USBC5\t\tREG_BIT(12)\n#define  XELPD_DE_PORT_AUX_DDID\t\tREG_BIT(12)\n#define  TGL_DE_PORT_AUX_USBC4\t\tREG_BIT(11)\n#define  TGL_DE_PORT_AUX_USBC3\t\tREG_BIT(10)\n#define  TGL_DE_PORT_AUX_USBC2\t\tREG_BIT(9)\n#define  TGL_DE_PORT_AUX_USBC1\t\tREG_BIT(8)\n#define  TGL_DE_PORT_AUX_DDIC\t\tREG_BIT(2)\n#define  TGL_DE_PORT_AUX_DDIB\t\tREG_BIT(1)\n#define  TGL_DE_PORT_AUX_DDIA\t\tREG_BIT(0)\n\n#define GEN8_DE_MISC_ISR _MMIO(0x44460)\n#define GEN8_DE_MISC_IMR _MMIO(0x44464)\n#define GEN8_DE_MISC_IIR _MMIO(0x44468)\n#define GEN8_DE_MISC_IER _MMIO(0x4446c)\n#define  XELPDP_PMDEMAND_RSPTOUT_ERR\tREG_BIT(27)\n#define  GEN8_DE_MISC_GSE\t\tREG_BIT(27)\n#define  GEN8_DE_EDP_PSR\t\tREG_BIT(19)\n#define  XELPDP_PMDEMAND_RSP\t\tREG_BIT(3)\n\n#define GEN8_PCU_ISR _MMIO(0x444e0)\n#define GEN8_PCU_IMR _MMIO(0x444e4)\n#define GEN8_PCU_IIR _MMIO(0x444e8)\n#define GEN8_PCU_IER _MMIO(0x444ec)\n\n#define GEN11_GU_MISC_ISR\t_MMIO(0x444f0)\n#define GEN11_GU_MISC_IMR\t_MMIO(0x444f4)\n#define GEN11_GU_MISC_IIR\t_MMIO(0x444f8)\n#define GEN11_GU_MISC_IER\t_MMIO(0x444fc)\n#define  GEN11_GU_MISC_GSE\t(1 << 27)\n\n#define GEN11_GFX_MSTR_IRQ\t\t_MMIO(0x190010)\n#define  GEN11_MASTER_IRQ\t\t(1 << 31)\n#define  GEN11_PCU_IRQ\t\t\t(1 << 30)\n#define  GEN11_GU_MISC_IRQ\t\t(1 << 29)\n#define  GEN11_DISPLAY_IRQ\t\t(1 << 16)\n#define  GEN11_GT_DW_IRQ(x)\t\t(1 << (x))\n#define  GEN11_GT_DW1_IRQ\t\t(1 << 1)\n#define  GEN11_GT_DW0_IRQ\t\t(1 << 0)\n\n#define DG1_MSTR_TILE_INTR\t\t_MMIO(0x190008)\n#define   DG1_MSTR_IRQ\t\t\tREG_BIT(31)\n#define   DG1_MSTR_TILE(t)\t\tREG_BIT(t)\n\n#define GEN11_DISPLAY_INT_CTL\t\t_MMIO(0x44200)\n#define  GEN11_DISPLAY_IRQ_ENABLE\t(1 << 31)\n#define  GEN11_AUDIO_CODEC_IRQ\t\t(1 << 24)\n#define  GEN11_DE_PCH_IRQ\t\t(1 << 23)\n#define  GEN11_DE_MISC_IRQ\t\t(1 << 22)\n#define  GEN11_DE_HPD_IRQ\t\t(1 << 21)\n#define  GEN11_DE_PORT_IRQ\t\t(1 << 20)\n#define  GEN11_DE_PIPE_C\t\t(1 << 18)\n#define  GEN11_DE_PIPE_B\t\t(1 << 17)\n#define  GEN11_DE_PIPE_A\t\t(1 << 16)\n\n#define GEN11_DE_HPD_ISR\t\t_MMIO(0x44470)\n#define GEN11_DE_HPD_IMR\t\t_MMIO(0x44474)\n#define GEN11_DE_HPD_IIR\t\t_MMIO(0x44478)\n#define GEN11_DE_HPD_IER\t\t_MMIO(0x4447c)\n#define  GEN11_TC_HOTPLUG(hpd_pin)\t\tREG_BIT(16 + _HPD_PIN_TC(hpd_pin))\n#define  GEN11_DE_TC_HOTPLUG_MASK\t\t(GEN11_TC_HOTPLUG(HPD_PORT_TC6) | \\\n\t\t\t\t\t\t GEN11_TC_HOTPLUG(HPD_PORT_TC5) | \\\n\t\t\t\t\t\t GEN11_TC_HOTPLUG(HPD_PORT_TC4) | \\\n\t\t\t\t\t\t GEN11_TC_HOTPLUG(HPD_PORT_TC3) | \\\n\t\t\t\t\t\t GEN11_TC_HOTPLUG(HPD_PORT_TC2) | \\\n\t\t\t\t\t\t GEN11_TC_HOTPLUG(HPD_PORT_TC1))\n#define  GEN11_TBT_HOTPLUG(hpd_pin)\t\tREG_BIT(_HPD_PIN_TC(hpd_pin))\n#define  GEN11_DE_TBT_HOTPLUG_MASK\t\t(GEN11_TBT_HOTPLUG(HPD_PORT_TC6) | \\\n\t\t\t\t\t\t GEN11_TBT_HOTPLUG(HPD_PORT_TC5) | \\\n\t\t\t\t\t\t GEN11_TBT_HOTPLUG(HPD_PORT_TC4) | \\\n\t\t\t\t\t\t GEN11_TBT_HOTPLUG(HPD_PORT_TC3) | \\\n\t\t\t\t\t\t GEN11_TBT_HOTPLUG(HPD_PORT_TC2) | \\\n\t\t\t\t\t\t GEN11_TBT_HOTPLUG(HPD_PORT_TC1))\n\n#define GEN11_TBT_HOTPLUG_CTL\t\t\t\t_MMIO(0x44030)\n#define GEN11_TC_HOTPLUG_CTL\t\t\t\t_MMIO(0x44038)\n#define  GEN11_HOTPLUG_CTL_ENABLE(hpd_pin)\t\t(8 << (_HPD_PIN_TC(hpd_pin) * 4))\n#define  GEN11_HOTPLUG_CTL_LONG_DETECT(hpd_pin)\t\t(2 << (_HPD_PIN_TC(hpd_pin) * 4))\n#define  GEN11_HOTPLUG_CTL_SHORT_DETECT(hpd_pin)\t(1 << (_HPD_PIN_TC(hpd_pin) * 4))\n#define  GEN11_HOTPLUG_CTL_NO_DETECT(hpd_pin)\t\t(0 << (_HPD_PIN_TC(hpd_pin) * 4))\n\n#define PICAINTERRUPT_ISR\t\t\t_MMIO(0x16FE50)\n#define PICAINTERRUPT_IMR\t\t\t_MMIO(0x16FE54)\n#define PICAINTERRUPT_IIR\t\t\t_MMIO(0x16FE58)\n#define PICAINTERRUPT_IER\t\t\t_MMIO(0x16FE5C)\n\n#define  XELPDP_DP_ALT_HOTPLUG(hpd_pin)\t\tREG_BIT(16 + _HPD_PIN_TC(hpd_pin))\n#define  XELPDP_DP_ALT_HOTPLUG_MASK\t\tREG_GENMASK(19, 16)\n\n#define  XELPDP_AUX_TC(hpd_pin)\t\t\tREG_BIT(8 + _HPD_PIN_TC(hpd_pin))\n#define  XELPDP_AUX_TC_MASK\t\t\tREG_GENMASK(11, 8)\n\n#define  XELPDP_TBT_HOTPLUG(hpd_pin)\t\tREG_BIT(_HPD_PIN_TC(hpd_pin))\n#define  XELPDP_TBT_HOTPLUG_MASK\t\tREG_GENMASK(3, 0)\n\n#define XELPDP_PORT_HOTPLUG_CTL(hpd_pin)\t_MMIO(0x16F270 + (_HPD_PIN_TC(hpd_pin) * 0x200))\n#define  XELPDP_TBT_HOTPLUG_ENABLE\t\tREG_BIT(6)\n#define  XELPDP_TBT_HPD_LONG_DETECT\t\tREG_BIT(5)\n#define  XELPDP_TBT_HPD_SHORT_DETECT\t\tREG_BIT(4)\n#define  XELPDP_DP_ALT_HOTPLUG_ENABLE\t\tREG_BIT(2)\n#define  XELPDP_DP_ALT_HPD_LONG_DETECT\t\tREG_BIT(1)\n#define  XELPDP_DP_ALT_HPD_SHORT_DETECT\t\tREG_BIT(0)\n\n#define XELPDP_INITIATE_PMDEMAND_REQUEST(dword)\t\t_MMIO(0x45230 + 4 * (dword))\n#define  XELPDP_PMDEMAND_QCLK_GV_BW_MASK\t\tREG_GENMASK(31, 16)\n#define  XELPDP_PMDEMAND_VOLTAGE_INDEX_MASK\t\tREG_GENMASK(14, 12)\n#define  XELPDP_PMDEMAND_QCLK_GV_INDEX_MASK\t\tREG_GENMASK(11, 8)\n#define  XELPDP_PMDEMAND_PIPES_MASK\t\t\tREG_GENMASK(7, 6)\n#define  XELPDP_PMDEMAND_DBUFS_MASK\t\t\tREG_GENMASK(5, 4)\n#define  XELPDP_PMDEMAND_PHYS_MASK\t\t\tREG_GENMASK(2, 0)\n\n#define  XELPDP_PMDEMAND_REQ_ENABLE\t\t\tREG_BIT(31)\n#define  XELPDP_PMDEMAND_CDCLK_FREQ_MASK\t\tREG_GENMASK(30, 20)\n#define  XELPDP_PMDEMAND_DDICLK_FREQ_MASK\t\tREG_GENMASK(18, 8)\n#define  XELPDP_PMDEMAND_SCALERS_MASK\t\t\tREG_GENMASK(6, 4)\n#define  XELPDP_PMDEMAND_PLLS_MASK\t\t\tREG_GENMASK(2, 0)\n\n#define GEN12_DCPR_STATUS_1\t\t\t\t_MMIO(0x46440)\n#define  XELPDP_PMDEMAND_INFLIGHT_STATUS\t\tREG_BIT(26)\n\n#define ILK_DISPLAY_CHICKEN2\t_MMIO(0x42004)\n \n#define   ILK_ELPIN_409_SELECT\tREG_BIT(25)\n#define   ILK_DPARB_GATE\tREG_BIT(22)\n#define   ILK_VSDPFD_FULL\tREG_BIT(21)\n\n#define FUSE_STRAP\t\t_MMIO(0x42014)\n#define   ILK_INTERNAL_GRAPHICS_DISABLE\tREG_BIT(31)\n#define   ILK_INTERNAL_DISPLAY_DISABLE\tREG_BIT(30)\n#define   ILK_DISPLAY_DEBUG_DISABLE\tREG_BIT(29)\n#define   IVB_PIPE_C_DISABLE\t\tREG_BIT(28)\n#define   ILK_HDCP_DISABLE\t\tREG_BIT(25)\n#define   ILK_eDP_A_DISABLE\t\tREG_BIT(24)\n#define   HSW_CDCLK_LIMIT\t\tREG_BIT(24)\n#define   ILK_DESKTOP\t\t\tREG_BIT(23)\n#define   HSW_CPU_SSC_ENABLE\t\tREG_BIT(21)\n\n#define FUSE_STRAP3\t\t_MMIO(0x42020)\n#define   HSW_REF_CLK_SELECT\t\tREG_BIT(1)\n\n#define ILK_DSPCLK_GATE_D\t_MMIO(0x42020)\n#define   ILK_VRHUNIT_CLOCK_GATE_DISABLE\tREG_BIT(28)\n#define   ILK_DPFCUNIT_CLOCK_GATE_DISABLE\tREG_BIT(9)\n#define   ILK_DPFCRUNIT_CLOCK_GATE_DISABLE\tREG_BIT(8)\n#define   ILK_DPFDUNIT_CLOCK_GATE_ENABLE\tREG_BIT(7)\n#define   ILK_DPARBUNIT_CLOCK_GATE_ENABLE\tREG_BIT(5)\n\n#define IVB_CHICKEN3\t\t_MMIO(0x4200c)\n#define   CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE\tREG_BIT(5)\n#define   CHICKEN3_DGMG_DONE_FIX_DISABLE\tREG_BIT(2)\n\n#define CHICKEN_PAR1_1\t\t_MMIO(0x42080)\n#define   IGNORE_KVMR_PIPE_A\t\tREG_BIT(23)\n#define   KBL_ARB_FILL_SPARE_22\t\tREG_BIT(22)\n#define   DIS_RAM_BYPASS_PSR2_MAN_TRACK\tREG_BIT(16)\n#define   SKL_DE_COMPRESSED_HASH_MODE\tREG_BIT(15)\n#define   HSW_MASK_VBL_TO_PIPE_IN_SRD\tREG_BIT(15)  \n#define   FORCE_ARB_IDLE_PLANES\t\tREG_BIT(14)\n#define   SKL_EDP_PSR_FIX_RDWRAP\tREG_BIT(3)\n#define   IGNORE_PSR2_HW_TRACKING\tREG_BIT(1)\n\n#define CHICKEN_PAR2_1\t\t_MMIO(0x42090)\n#define   KVM_CONFIG_CHANGE_NOTIFICATION_SELECT\tREG_BIT(14)\n\n#define CHICKEN_MISC_2\t\t_MMIO(0x42084)\n#define   CHICKEN_MISC_DISABLE_DPT\tREG_BIT(30)  \n#define   KBL_ARB_FILL_SPARE_14\t\tREG_BIT(14)\n#define   KBL_ARB_FILL_SPARE_13\t\tREG_BIT(13)\n#define   GLK_CL2_PWR_DOWN\t\tREG_BIT(12)\n#define   GLK_CL1_PWR_DOWN\t\tREG_BIT(11)\n#define   GLK_CL0_PWR_DOWN\t\tREG_BIT(10)\n\n#define CHICKEN_MISC_4\t\t_MMIO(0x4208c)\n#define   CHICKEN_FBC_STRIDE_OVERRIDE\tREG_BIT(13)\n#define   CHICKEN_FBC_STRIDE_MASK\tREG_GENMASK(12, 0)\n#define   CHICKEN_FBC_STRIDE(x)\t\tREG_FIELD_PREP(CHICKEN_FBC_STRIDE_MASK, (x))\n\n#define _CHICKEN_PIPESL_1_A\t0x420b0\n#define _CHICKEN_PIPESL_1_B\t0x420b4\n#define CHICKEN_PIPESL_1(pipe)\t_MMIO_PIPE(pipe, _CHICKEN_PIPESL_1_A, _CHICKEN_PIPESL_1_B)\n#define   HSW_PRI_STRETCH_MAX_MASK\tREG_GENMASK(28, 27)\n#define   HSW_PRI_STRETCH_MAX_X8\tREG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 0)\n#define   HSW_PRI_STRETCH_MAX_X4\tREG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 1)\n#define   HSW_PRI_STRETCH_MAX_X2\tREG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 2)\n#define   HSW_PRI_STRETCH_MAX_X1\tREG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 3)\n#define   HSW_SPR_STRETCH_MAX_MASK\tREG_GENMASK(26, 25)\n#define   HSW_SPR_STRETCH_MAX_X8\tREG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 0)\n#define   HSW_SPR_STRETCH_MAX_X4\tREG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 1)\n#define   HSW_SPR_STRETCH_MAX_X2\tREG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 2)\n#define   HSW_SPR_STRETCH_MAX_X1\tREG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 3)\n#define   HSW_FBCQ_DIS\t\t\tREG_BIT(22)\n#define   HSW_UNMASK_VBL_TO_REGS_IN_SRD REG_BIT(15)  \n#define   SKL_PSR_MASK_PLANE_FLIP\tREG_BIT(11)  \n#define   SKL_PLANE1_STRETCH_MAX_MASK\tREG_GENMASK(1, 0)\n#define   SKL_PLANE1_STRETCH_MAX_X8\tREG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 0)\n#define   SKL_PLANE1_STRETCH_MAX_X4\tREG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 1)\n#define   SKL_PLANE1_STRETCH_MAX_X2\tREG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 2)\n#define   SKL_PLANE1_STRETCH_MAX_X1\tREG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 3)\n#define   BDW_UNMASK_VBL_TO_REGS_IN_SRD\tREG_BIT(0)  \n\n#define _CHICKEN_TRANS_A\t0x420c0\n#define _CHICKEN_TRANS_B\t0x420c4\n#define _CHICKEN_TRANS_C\t0x420c8\n#define _CHICKEN_TRANS_EDP\t0x420cc\n#define _CHICKEN_TRANS_D\t0x420d8\n#define CHICKEN_TRANS(trans)\t_MMIO(_PICK((trans), \\\n\t\t\t\t\t    [TRANSCODER_EDP] = _CHICKEN_TRANS_EDP, \\\n\t\t\t\t\t    [TRANSCODER_A] = _CHICKEN_TRANS_A, \\\n\t\t\t\t\t    [TRANSCODER_B] = _CHICKEN_TRANS_B, \\\n\t\t\t\t\t    [TRANSCODER_C] = _CHICKEN_TRANS_C, \\\n\t\t\t\t\t    [TRANSCODER_D] = _CHICKEN_TRANS_D))\n#define _MTL_CHICKEN_TRANS_A\t0x604e0\n#define _MTL_CHICKEN_TRANS_B\t0x614e0\n#define MTL_CHICKEN_TRANS(trans)\t_MMIO_TRANS((trans), \\\n\t\t\t\t\t\t    _MTL_CHICKEN_TRANS_A, \\\n\t\t\t\t\t\t    _MTL_CHICKEN_TRANS_B)\n#define   PIPE_VBLANK_WITH_DELAY\tREG_BIT(31)  \n#define   SKL_UNMASK_VBL_TO_PIPE_IN_SRD\tREG_BIT(30)  \n#define   HSW_FRAME_START_DELAY_MASK\tREG_GENMASK(28, 27)\n#define   HSW_FRAME_START_DELAY(x)\tREG_FIELD_PREP(HSW_FRAME_START_DELAY_MASK, x)\n#define   VSC_DATA_SEL_SOFTWARE_CONTROL\tREG_BIT(25)  \n#define   FECSTALL_DIS_DPTSTREAM_DPTTG\tREG_BIT(23)\n#define   DDI_TRAINING_OVERRIDE_ENABLE\tREG_BIT(19)\n#define   ADLP_1_BASED_X_GRANULARITY\tREG_BIT(18)\n#define   DDI_TRAINING_OVERRIDE_VALUE\tREG_BIT(18)\n#define   DDIE_TRAINING_OVERRIDE_ENABLE\tREG_BIT(17)  \n#define   DDIE_TRAINING_OVERRIDE_VALUE\tREG_BIT(16)  \n#define   PSR2_ADD_VERTICAL_LINE_COUNT\tREG_BIT(15)\n#define   PSR2_VSC_ENABLE_PROG_HEADER\tREG_BIT(12)\n\n#define DISP_ARB_CTL\t_MMIO(0x45000)\n#define   DISP_FBC_MEMORY_WAKE\t\tREG_BIT(31)\n#define   DISP_TILE_SURFACE_SWIZZLING\tREG_BIT(13)\n#define   DISP_FBC_WM_DIS\t\tREG_BIT(15)\n\n#define DISP_ARB_CTL2\t_MMIO(0x45004)\n#define   DISP_DATA_PARTITION_5_6\tREG_BIT(6)\n#define   DISP_IPC_ENABLE\t\tREG_BIT(3)\n\n#define GEN7_MSG_CTL\t_MMIO(0x45010)\n#define  WAIT_FOR_PCH_RESET_ACK\t\t(1 << 1)\n#define  WAIT_FOR_PCH_FLR_ACK\t\t(1 << 0)\n\n#define _BW_BUDDY0_CTL\t\t\t0x45130\n#define _BW_BUDDY1_CTL\t\t\t0x45140\n#define BW_BUDDY_CTL(x)\t\t\t_MMIO(_PICK_EVEN(x, \\\n\t\t\t\t\t\t\t _BW_BUDDY0_CTL, \\\n\t\t\t\t\t\t\t _BW_BUDDY1_CTL))\n#define   BW_BUDDY_DISABLE\t\tREG_BIT(31)\n#define   BW_BUDDY_TLB_REQ_TIMER_MASK\tREG_GENMASK(21, 16)\n#define   BW_BUDDY_TLB_REQ_TIMER(x)\tREG_FIELD_PREP(BW_BUDDY_TLB_REQ_TIMER_MASK, x)\n\n#define _BW_BUDDY0_PAGE_MASK\t\t0x45134\n#define _BW_BUDDY1_PAGE_MASK\t\t0x45144\n#define BW_BUDDY_PAGE_MASK(x)\t\t_MMIO(_PICK_EVEN(x, \\\n\t\t\t\t\t\t\t _BW_BUDDY0_PAGE_MASK, \\\n\t\t\t\t\t\t\t _BW_BUDDY1_PAGE_MASK))\n\n#define HSW_NDE_RSTWRN_OPT\t_MMIO(0x46408)\n#define  MTL_RESET_PICA_HANDSHAKE_EN\tREG_BIT(6)\n#define  RESET_PCH_HANDSHAKE_ENABLE\tREG_BIT(4)\n\n#define GEN8_CHICKEN_DCPR_1\t\t\t_MMIO(0x46430)\n#define   LATENCY_REPORTING_REMOVED_PIPE_D\tREG_BIT(31)\n#define   SKL_SELECT_ALTERNATE_DC_EXIT\t\tREG_BIT(30)\n#define   LATENCY_REPORTING_REMOVED_PIPE_C\tREG_BIT(25)\n#define   LATENCY_REPORTING_REMOVED_PIPE_B\tREG_BIT(24)\n#define   LATENCY_REPORTING_REMOVED_PIPE_A\tREG_BIT(23)\n#define   ICL_DELAY_PMRSP\t\t\tREG_BIT(22)\n#define   DISABLE_FLR_SRC\t\t\tREG_BIT(15)\n#define   MASK_WAKEMEM\t\t\t\tREG_BIT(13)\n#define   DDI_CLOCK_REG_ACCESS\t\t\tREG_BIT(7)\n\n#define GEN11_CHICKEN_DCPR_2\t\t\t_MMIO(0x46434)\n#define   DCPR_MASK_MAXLATENCY_MEMUP_CLR\tREG_BIT(27)\n#define   DCPR_MASK_LPMODE\t\t\tREG_BIT(26)\n#define   DCPR_SEND_RESP_IMM\t\t\tREG_BIT(25)\n#define   DCPR_CLEAR_MEMSTAT_DIS\t\tREG_BIT(24)\n\n#define XELPD_CHICKEN_DCPR_3\t\t\t_MMIO(0x46438)\n#define   DMD_RSP_TIMEOUT_DISABLE\t\tREG_BIT(19)\n\n#define SKL_DFSM\t\t\t_MMIO(0x51000)\n#define   SKL_DFSM_DISPLAY_PM_DISABLE\t(1 << 27)\n#define   SKL_DFSM_DISPLAY_HDCP_DISABLE\t(1 << 25)\n#define   SKL_DFSM_CDCLK_LIMIT_MASK\t(3 << 23)\n#define   SKL_DFSM_CDCLK_LIMIT_675\t(0 << 23)\n#define   SKL_DFSM_CDCLK_LIMIT_540\t(1 << 23)\n#define   SKL_DFSM_CDCLK_LIMIT_450\t(2 << 23)\n#define   SKL_DFSM_CDCLK_LIMIT_337_5\t(3 << 23)\n#define   ICL_DFSM_DMC_DISABLE\t\t(1 << 23)\n#define   SKL_DFSM_PIPE_A_DISABLE\t(1 << 30)\n#define   SKL_DFSM_PIPE_B_DISABLE\t(1 << 21)\n#define   SKL_DFSM_PIPE_C_DISABLE\t(1 << 28)\n#define   TGL_DFSM_PIPE_D_DISABLE\t(1 << 22)\n#define   GLK_DFSM_DISPLAY_DSC_DISABLE\t(1 << 7)\n\n#define SKL_DSSM\t\t\t\t_MMIO(0x51004)\n#define ICL_DSSM_CDCLK_PLL_REFCLK_MASK\t\t(7 << 29)\n#define ICL_DSSM_CDCLK_PLL_REFCLK_24MHz\t\t(0 << 29)\n#define ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz\t(1 << 29)\n#define ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz\t(2 << 29)\n\n#define GMD_ID_DISPLAY\t\t\t\t_MMIO(0x510a0)\n#define   GMD_ID_ARCH_MASK\t\t\tREG_GENMASK(31, 22)\n#define   GMD_ID_RELEASE_MASK\t\t\tREG_GENMASK(21, 14)\n#define   GMD_ID_STEP\t\t\t\tREG_GENMASK(5, 0)\n\n \n#define _PIPEA_CHICKEN\t\t\t\t0x70038\n#define _PIPEB_CHICKEN\t\t\t\t0x71038\n#define _PIPEC_CHICKEN\t\t\t\t0x72038\n#define PIPE_CHICKEN(pipe)\t\t\t_MMIO_PIPE(pipe, _PIPEA_CHICKEN,\\\n\t\t\t\t\t\t\t   _PIPEB_CHICKEN)\n#define   UNDERRUN_RECOVERY_DISABLE_ADLP\tREG_BIT(30)\n#define   UNDERRUN_RECOVERY_ENABLE_DG2\t\tREG_BIT(30)\n#define   PIXEL_ROUNDING_TRUNC_FB_PASSTHRU\tREG_BIT(15)\n#define   DG2_RENDER_CCSTAG_4_3_EN\t\tREG_BIT(12)\n#define   PER_PIXEL_ALPHA_BYPASS_EN\t\tREG_BIT(7)\n\n \n\n#define PCH_DISPLAY_BASE\t0xc0000u\n\n \n#define SDE_AUDIO_POWER_D\t(1 << 27)\n#define SDE_AUDIO_POWER_C\t(1 << 26)\n#define SDE_AUDIO_POWER_B\t(1 << 25)\n#define SDE_AUDIO_POWER_SHIFT\t(25)\n#define SDE_AUDIO_POWER_MASK\t(7 << SDE_AUDIO_POWER_SHIFT)\n#define SDE_GMBUS\t\t(1 << 24)\n#define SDE_AUDIO_HDCP_TRANSB\t(1 << 23)\n#define SDE_AUDIO_HDCP_TRANSA\t(1 << 22)\n#define SDE_AUDIO_HDCP_MASK\t(3 << 22)\n#define SDE_AUDIO_TRANSB\t(1 << 21)\n#define SDE_AUDIO_TRANSA\t(1 << 20)\n#define SDE_AUDIO_TRANS_MASK\t(3 << 20)\n#define SDE_POISON\t\t(1 << 19)\n \n#define SDE_FDI_RXB\t\t(1 << 17)\n#define SDE_FDI_RXA\t\t(1 << 16)\n#define SDE_FDI_MASK\t\t(3 << 16)\n#define SDE_AUXD\t\t(1 << 15)\n#define SDE_AUXC\t\t(1 << 14)\n#define SDE_AUXB\t\t(1 << 13)\n#define SDE_AUX_MASK\t\t(7 << 13)\n \n#define SDE_CRT_HOTPLUG         (1 << 11)\n#define SDE_PORTD_HOTPLUG       (1 << 10)\n#define SDE_PORTC_HOTPLUG       (1 << 9)\n#define SDE_PORTB_HOTPLUG       (1 << 8)\n#define SDE_SDVOB_HOTPLUG       (1 << 6)\n#define SDE_HOTPLUG_MASK        (SDE_CRT_HOTPLUG | \\\n\t\t\t\t SDE_SDVOB_HOTPLUG |\t\\\n\t\t\t\t SDE_PORTB_HOTPLUG |\t\\\n\t\t\t\t SDE_PORTC_HOTPLUG |\t\\\n\t\t\t\t SDE_PORTD_HOTPLUG)\n#define SDE_TRANSB_CRC_DONE\t(1 << 5)\n#define SDE_TRANSB_CRC_ERR\t(1 << 4)\n#define SDE_TRANSB_FIFO_UNDER\t(1 << 3)\n#define SDE_TRANSA_CRC_DONE\t(1 << 2)\n#define SDE_TRANSA_CRC_ERR\t(1 << 1)\n#define SDE_TRANSA_FIFO_UNDER\t(1 << 0)\n#define SDE_TRANS_MASK\t\t(0x3f)\n\n \n#define SDE_AUDIO_POWER_D_CPT\t(1 << 31)\n#define SDE_AUDIO_POWER_C_CPT\t(1 << 30)\n#define SDE_AUDIO_POWER_B_CPT\t(1 << 29)\n#define SDE_AUDIO_POWER_SHIFT_CPT   29\n#define SDE_AUDIO_POWER_MASK_CPT    (7 << 29)\n#define SDE_AUXD_CPT\t\t(1 << 27)\n#define SDE_AUXC_CPT\t\t(1 << 26)\n#define SDE_AUXB_CPT\t\t(1 << 25)\n#define SDE_AUX_MASK_CPT\t(7 << 25)\n#define SDE_PORTE_HOTPLUG_SPT\t(1 << 25)\n#define SDE_PORTA_HOTPLUG_SPT\t(1 << 24)\n#define SDE_PORTD_HOTPLUG_CPT\t(1 << 23)\n#define SDE_PORTC_HOTPLUG_CPT\t(1 << 22)\n#define SDE_PORTB_HOTPLUG_CPT\t(1 << 21)\n#define SDE_CRT_HOTPLUG_CPT\t(1 << 19)\n#define SDE_SDVOB_HOTPLUG_CPT\t(1 << 18)\n#define SDE_HOTPLUG_MASK_CPT\t(SDE_CRT_HOTPLUG_CPT |\t\t\\\n\t\t\t\t SDE_SDVOB_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTD_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTC_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTB_HOTPLUG_CPT)\n#define SDE_HOTPLUG_MASK_SPT\t(SDE_PORTE_HOTPLUG_SPT |\t\\\n\t\t\t\t SDE_PORTD_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTC_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTB_HOTPLUG_CPT |\t\\\n\t\t\t\t SDE_PORTA_HOTPLUG_SPT)\n#define SDE_GMBUS_CPT\t\t(1 << 17)\n#define SDE_ERROR_CPT\t\t(1 << 16)\n#define SDE_AUDIO_CP_REQ_C_CPT\t(1 << 10)\n#define SDE_AUDIO_CP_CHG_C_CPT\t(1 << 9)\n#define SDE_FDI_RXC_CPT\t\t(1 << 8)\n#define SDE_AUDIO_CP_REQ_B_CPT\t(1 << 6)\n#define SDE_AUDIO_CP_CHG_B_CPT\t(1 << 5)\n#define SDE_FDI_RXB_CPT\t\t(1 << 4)\n#define SDE_AUDIO_CP_REQ_A_CPT\t(1 << 2)\n#define SDE_AUDIO_CP_CHG_A_CPT\t(1 << 1)\n#define SDE_FDI_RXA_CPT\t\t(1 << 0)\n#define SDE_AUDIO_CP_REQ_CPT\t(SDE_AUDIO_CP_REQ_C_CPT | \\\n\t\t\t\t SDE_AUDIO_CP_REQ_B_CPT | \\\n\t\t\t\t SDE_AUDIO_CP_REQ_A_CPT)\n#define SDE_AUDIO_CP_CHG_CPT\t(SDE_AUDIO_CP_CHG_C_CPT | \\\n\t\t\t\t SDE_AUDIO_CP_CHG_B_CPT | \\\n\t\t\t\t SDE_AUDIO_CP_CHG_A_CPT)\n#define SDE_FDI_MASK_CPT\t(SDE_FDI_RXC_CPT | \\\n\t\t\t\t SDE_FDI_RXB_CPT | \\\n\t\t\t\t SDE_FDI_RXA_CPT)\n\n \n#define SDE_PICAINTERRUPT\t\tREG_BIT(31)\n#define SDE_GMBUS_ICP\t\t\t(1 << 23)\n#define SDE_TC_HOTPLUG_ICP(hpd_pin)\tREG_BIT(24 + _HPD_PIN_TC(hpd_pin))\n#define SDE_TC_HOTPLUG_DG2(hpd_pin)\tREG_BIT(25 + _HPD_PIN_TC(hpd_pin))  \n#define SDE_DDI_HOTPLUG_ICP(hpd_pin)\tREG_BIT(16 + _HPD_PIN_DDI(hpd_pin))\n#define SDE_DDI_HOTPLUG_MASK_ICP\t(SDE_DDI_HOTPLUG_ICP(HPD_PORT_D) | \\\n\t\t\t\t\t SDE_DDI_HOTPLUG_ICP(HPD_PORT_C) | \\\n\t\t\t\t\t SDE_DDI_HOTPLUG_ICP(HPD_PORT_B) | \\\n\t\t\t\t\t SDE_DDI_HOTPLUG_ICP(HPD_PORT_A))\n#define SDE_TC_HOTPLUG_MASK_ICP\t\t(SDE_TC_HOTPLUG_ICP(HPD_PORT_TC6) | \\\n\t\t\t\t\t SDE_TC_HOTPLUG_ICP(HPD_PORT_TC5) | \\\n\t\t\t\t\t SDE_TC_HOTPLUG_ICP(HPD_PORT_TC4) | \\\n\t\t\t\t\t SDE_TC_HOTPLUG_ICP(HPD_PORT_TC3) | \\\n\t\t\t\t\t SDE_TC_HOTPLUG_ICP(HPD_PORT_TC2) | \\\n\t\t\t\t\t SDE_TC_HOTPLUG_ICP(HPD_PORT_TC1))\n\n#define SDEISR  _MMIO(0xc4000)\n#define SDEIMR  _MMIO(0xc4004)\n#define SDEIIR  _MMIO(0xc4008)\n#define SDEIER  _MMIO(0xc400c)\n\n#define SERR_INT\t\t\t_MMIO(0xc4040)\n#define  SERR_INT_POISON\t\t(1 << 31)\n#define  SERR_INT_TRANS_FIFO_UNDERRUN(pipe)\t(1 << ((pipe) * 3))\n\n \n#define PCH_PORT_HOTPLUG\t\t_MMIO(0xc4030)\t \n#define  PORTA_HOTPLUG_ENABLE\t\t(1 << 28)  \n#define  BXT_DDIA_HPD_INVERT            (1 << 27)\n#define  PORTA_HOTPLUG_STATUS_MASK\t(3 << 24)  \n#define  PORTA_HOTPLUG_NO_DETECT\t(0 << 24)  \n#define  PORTA_HOTPLUG_SHORT_DETECT\t(1 << 24)  \n#define  PORTA_HOTPLUG_LONG_DETECT\t(2 << 24)  \n#define  PORTD_HOTPLUG_ENABLE\t\t(1 << 20)\n#define  PORTD_PULSE_DURATION_2ms\t(0 << 18)  \n#define  PORTD_PULSE_DURATION_4_5ms\t(1 << 18)  \n#define  PORTD_PULSE_DURATION_6ms\t(2 << 18)  \n#define  PORTD_PULSE_DURATION_100ms\t(3 << 18)  \n#define  PORTD_PULSE_DURATION_MASK\t(3 << 18)  \n#define  PORTD_HOTPLUG_STATUS_MASK\t(3 << 16)\n#define  PORTD_HOTPLUG_NO_DETECT\t(0 << 16)\n#define  PORTD_HOTPLUG_SHORT_DETECT\t(1 << 16)\n#define  PORTD_HOTPLUG_LONG_DETECT\t(2 << 16)\n#define  PORTC_HOTPLUG_ENABLE\t\t(1 << 12)\n#define  BXT_DDIC_HPD_INVERT            (1 << 11)\n#define  PORTC_PULSE_DURATION_2ms\t(0 << 10)  \n#define  PORTC_PULSE_DURATION_4_5ms\t(1 << 10)  \n#define  PORTC_PULSE_DURATION_6ms\t(2 << 10)  \n#define  PORTC_PULSE_DURATION_100ms\t(3 << 10)  \n#define  PORTC_PULSE_DURATION_MASK\t(3 << 10)  \n#define  PORTC_HOTPLUG_STATUS_MASK\t(3 << 8)\n#define  PORTC_HOTPLUG_NO_DETECT\t(0 << 8)\n#define  PORTC_HOTPLUG_SHORT_DETECT\t(1 << 8)\n#define  PORTC_HOTPLUG_LONG_DETECT\t(2 << 8)\n#define  PORTB_HOTPLUG_ENABLE\t\t(1 << 4)\n#define  BXT_DDIB_HPD_INVERT            (1 << 3)\n#define  PORTB_PULSE_DURATION_2ms\t(0 << 2)  \n#define  PORTB_PULSE_DURATION_4_5ms\t(1 << 2)  \n#define  PORTB_PULSE_DURATION_6ms\t(2 << 2)  \n#define  PORTB_PULSE_DURATION_100ms\t(3 << 2)  \n#define  PORTB_PULSE_DURATION_MASK\t(3 << 2)  \n#define  PORTB_HOTPLUG_STATUS_MASK\t(3 << 0)\n#define  PORTB_HOTPLUG_NO_DETECT\t(0 << 0)\n#define  PORTB_HOTPLUG_SHORT_DETECT\t(1 << 0)\n#define  PORTB_HOTPLUG_LONG_DETECT\t(2 << 0)\n#define  BXT_DDI_HPD_INVERT_MASK\t(BXT_DDIA_HPD_INVERT | \\\n\t\t\t\t\tBXT_DDIB_HPD_INVERT | \\\n\t\t\t\t\tBXT_DDIC_HPD_INVERT)\n\n#define PCH_PORT_HOTPLUG2\t\t_MMIO(0xc403C)\t \n#define  PORTE_HOTPLUG_ENABLE\t\t(1 << 4)\n#define  PORTE_HOTPLUG_STATUS_MASK\t(3 << 0)\n#define  PORTE_HOTPLUG_NO_DETECT\t(0 << 0)\n#define  PORTE_HOTPLUG_SHORT_DETECT\t(1 << 0)\n#define  PORTE_HOTPLUG_LONG_DETECT\t(2 << 0)\n\n \n\n#define SHOTPLUG_CTL_DDI\t\t\t\t_MMIO(0xc4030)\n#define   SHOTPLUG_CTL_DDI_HPD_ENABLE(hpd_pin)\t\t\t(0x8 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_OUTPUT_DATA(hpd_pin)\t\t(0x4 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_STATUS_MASK(hpd_pin)\t\t(0x3 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_NO_DETECT(hpd_pin)\t\t(0x0 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_SHORT_DETECT(hpd_pin)\t\t(0x1 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(hpd_pin)\t\t(0x2 << (_HPD_PIN_DDI(hpd_pin) * 4))\n#define   SHOTPLUG_CTL_DDI_HPD_SHORT_LONG_DETECT(hpd_pin)\t(0x3 << (_HPD_PIN_DDI(hpd_pin) * 4))\n\n#define SHOTPLUG_CTL_TC\t\t\t\t_MMIO(0xc4034)\n#define   ICP_TC_HPD_ENABLE(hpd_pin)\t\t(8 << (_HPD_PIN_TC(hpd_pin) * 4))\n#define   ICP_TC_HPD_LONG_DETECT(hpd_pin)\t(2 << (_HPD_PIN_TC(hpd_pin) * 4))\n#define   ICP_TC_HPD_SHORT_DETECT(hpd_pin)\t(1 << (_HPD_PIN_TC(hpd_pin) * 4))\n\n#define SHPD_FILTER_CNT\t\t\t\t_MMIO(0xc4038)\n#define   SHPD_FILTER_CNT_500_ADJ\t\t0x001D9\n#define   SHPD_FILTER_CNT_250\t\t\t0x000F8\n\n#define _PCH_DPLL_A              0xc6014\n#define _PCH_DPLL_B              0xc6018\n#define PCH_DPLL(pll) _MMIO((pll) == 0 ? _PCH_DPLL_A : _PCH_DPLL_B)\n\n#define _PCH_FPA0                0xc6040\n#define  FP_CB_TUNE\t\t(0x3 << 22)\n#define _PCH_FPA1                0xc6044\n#define _PCH_FPB0                0xc6048\n#define _PCH_FPB1                0xc604c\n#define PCH_FP0(pll) _MMIO((pll) == 0 ? _PCH_FPA0 : _PCH_FPB0)\n#define PCH_FP1(pll) _MMIO((pll) == 0 ? _PCH_FPA1 : _PCH_FPB1)\n\n#define PCH_DPLL_TEST           _MMIO(0xc606c)\n\n#define PCH_DREF_CONTROL        _MMIO(0xC6200)\n#define  DREF_CONTROL_MASK      0x7fc3\n#define  DREF_CPU_SOURCE_OUTPUT_DISABLE         (0 << 13)\n#define  DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD      (2 << 13)\n#define  DREF_CPU_SOURCE_OUTPUT_NONSPREAD       (3 << 13)\n#define  DREF_CPU_SOURCE_OUTPUT_MASK\t\t(3 << 13)\n#define  DREF_SSC_SOURCE_DISABLE                (0 << 11)\n#define  DREF_SSC_SOURCE_ENABLE                 (2 << 11)\n#define  DREF_SSC_SOURCE_MASK\t\t\t(3 << 11)\n#define  DREF_NONSPREAD_SOURCE_DISABLE          (0 << 9)\n#define  DREF_NONSPREAD_CK505_ENABLE\t\t(1 << 9)\n#define  DREF_NONSPREAD_SOURCE_ENABLE           (2 << 9)\n#define  DREF_NONSPREAD_SOURCE_MASK\t\t(3 << 9)\n#define  DREF_SUPERSPREAD_SOURCE_DISABLE        (0 << 7)\n#define  DREF_SUPERSPREAD_SOURCE_ENABLE         (2 << 7)\n#define  DREF_SUPERSPREAD_SOURCE_MASK\t\t(3 << 7)\n#define  DREF_SSC4_DOWNSPREAD                   (0 << 6)\n#define  DREF_SSC4_CENTERSPREAD                 (1 << 6)\n#define  DREF_SSC1_DISABLE                      (0 << 1)\n#define  DREF_SSC1_ENABLE                       (1 << 1)\n#define  DREF_SSC4_DISABLE                      (0)\n#define  DREF_SSC4_ENABLE                       (1)\n\n#define PCH_RAWCLK_FREQ         _MMIO(0xc6204)\n#define  FDL_TP1_TIMER_SHIFT    12\n#define  FDL_TP1_TIMER_MASK     (3 << 12)\n#define  FDL_TP2_TIMER_SHIFT    10\n#define  FDL_TP2_TIMER_MASK     (3 << 10)\n#define  RAWCLK_FREQ_MASK       0x3ff\n#define  CNP_RAWCLK_DIV_MASK\t(0x3ff << 16)\n#define  CNP_RAWCLK_DIV(div)\t((div) << 16)\n#define  CNP_RAWCLK_FRAC_MASK\t(0xf << 26)\n#define  CNP_RAWCLK_DEN(den)\t((den) << 26)\n#define  ICP_RAWCLK_NUM(num)\t((num) << 11)\n\n#define PCH_DPLL_TMR_CFG        _MMIO(0xc6208)\n\n#define PCH_SSC4_PARMS          _MMIO(0xc6210)\n#define PCH_SSC4_AUX_PARMS      _MMIO(0xc6214)\n\n#define PCH_DPLL_SEL\t\t_MMIO(0xc7000)\n#define\t TRANS_DPLLB_SEL(pipe)\t\t(1 << ((pipe) * 4))\n#define\t TRANS_DPLLA_SEL(pipe)\t\t0\n#define  TRANS_DPLL_ENABLE(pipe)\t(1 << ((pipe) * 4 + 3))\n\n \n\n#define _PCH_TRANS_HTOTAL_A\t\t0xe0000\n#define  TRANS_HTOTAL_SHIFT\t\t16\n#define  TRANS_HACTIVE_SHIFT\t\t0\n#define _PCH_TRANS_HBLANK_A\t\t0xe0004\n#define  TRANS_HBLANK_END_SHIFT\t\t16\n#define  TRANS_HBLANK_START_SHIFT\t0\n#define _PCH_TRANS_HSYNC_A\t\t0xe0008\n#define  TRANS_HSYNC_END_SHIFT\t\t16\n#define  TRANS_HSYNC_START_SHIFT\t0\n#define _PCH_TRANS_VTOTAL_A\t\t0xe000c\n#define  TRANS_VTOTAL_SHIFT\t\t16\n#define  TRANS_VACTIVE_SHIFT\t\t0\n#define _PCH_TRANS_VBLANK_A\t\t0xe0010\n#define  TRANS_VBLANK_END_SHIFT\t\t16\n#define  TRANS_VBLANK_START_SHIFT\t0\n#define _PCH_TRANS_VSYNC_A\t\t0xe0014\n#define  TRANS_VSYNC_END_SHIFT\t\t16\n#define  TRANS_VSYNC_START_SHIFT\t0\n#define _PCH_TRANS_VSYNCSHIFT_A\t\t0xe0028\n\n#define _PCH_TRANSA_DATA_M1\t0xe0030\n#define _PCH_TRANSA_DATA_N1\t0xe0034\n#define _PCH_TRANSA_DATA_M2\t0xe0038\n#define _PCH_TRANSA_DATA_N2\t0xe003c\n#define _PCH_TRANSA_LINK_M1\t0xe0040\n#define _PCH_TRANSA_LINK_N1\t0xe0044\n#define _PCH_TRANSA_LINK_M2\t0xe0048\n#define _PCH_TRANSA_LINK_N2\t0xe004c\n\n \n#define _VIDEO_DIP_CTL_A         0xe0200\n#define _VIDEO_DIP_DATA_A        0xe0208\n#define _VIDEO_DIP_GCP_A         0xe0210\n#define  GCP_COLOR_INDICATION\t\t(1 << 2)\n#define  GCP_DEFAULT_PHASE_ENABLE\t(1 << 1)\n#define  GCP_AV_MUTE\t\t\t(1 << 0)\n\n#define _VIDEO_DIP_CTL_B         0xe1200\n#define _VIDEO_DIP_DATA_B        0xe1208\n#define _VIDEO_DIP_GCP_B         0xe1210\n\n#define TVIDEO_DIP_CTL(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_CTL_A, _VIDEO_DIP_CTL_B)\n#define TVIDEO_DIP_DATA(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_DATA_A, _VIDEO_DIP_DATA_B)\n#define TVIDEO_DIP_GCP(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_GCP_A, _VIDEO_DIP_GCP_B)\n\n \n#define _VLV_VIDEO_DIP_CTL_A\t\t(VLV_DISPLAY_BASE + 0x60200)\n#define _VLV_VIDEO_DIP_DATA_A\t\t(VLV_DISPLAY_BASE + 0x60208)\n#define _VLV_VIDEO_DIP_GDCP_PAYLOAD_A\t(VLV_DISPLAY_BASE + 0x60210)\n\n#define _VLV_VIDEO_DIP_CTL_B\t\t(VLV_DISPLAY_BASE + 0x61170)\n#define _VLV_VIDEO_DIP_DATA_B\t\t(VLV_DISPLAY_BASE + 0x61174)\n#define _VLV_VIDEO_DIP_GDCP_PAYLOAD_B\t(VLV_DISPLAY_BASE + 0x61178)\n\n#define _CHV_VIDEO_DIP_CTL_C\t\t(VLV_DISPLAY_BASE + 0x611f0)\n#define _CHV_VIDEO_DIP_DATA_C\t\t(VLV_DISPLAY_BASE + 0x611f4)\n#define _CHV_VIDEO_DIP_GDCP_PAYLOAD_C\t(VLV_DISPLAY_BASE + 0x611f8)\n\n#define VLV_TVIDEO_DIP_CTL(pipe) \\\n\t_MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_CTL_A, \\\n\t       _VLV_VIDEO_DIP_CTL_B, _CHV_VIDEO_DIP_CTL_C)\n#define VLV_TVIDEO_DIP_DATA(pipe) \\\n\t_MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_DATA_A, \\\n\t       _VLV_VIDEO_DIP_DATA_B, _CHV_VIDEO_DIP_DATA_C)\n#define VLV_TVIDEO_DIP_GCP(pipe) \\\n\t_MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_GDCP_PAYLOAD_A, \\\n\t\t_VLV_VIDEO_DIP_GDCP_PAYLOAD_B, _CHV_VIDEO_DIP_GDCP_PAYLOAD_C)\n\n \n\n#define _HSW_VIDEO_DIP_CTL_A\t\t0x60200\n#define _HSW_VIDEO_DIP_AVI_DATA_A\t0x60220\n#define _HSW_VIDEO_DIP_VS_DATA_A\t0x60260\n#define _HSW_VIDEO_DIP_SPD_DATA_A\t0x602A0\n#define _HSW_VIDEO_DIP_GMP_DATA_A\t0x602E0\n#define _HSW_VIDEO_DIP_VSC_DATA_A\t0x60320\n#define _GLK_VIDEO_DIP_DRM_DATA_A\t0x60440\n#define _HSW_VIDEO_DIP_AVI_ECC_A\t0x60240\n#define _HSW_VIDEO_DIP_VS_ECC_A\t\t0x60280\n#define _HSW_VIDEO_DIP_SPD_ECC_A\t0x602C0\n#define _HSW_VIDEO_DIP_GMP_ECC_A\t0x60300\n#define _HSW_VIDEO_DIP_VSC_ECC_A\t0x60344\n#define _HSW_VIDEO_DIP_GCP_A\t\t0x60210\n\n#define _HSW_VIDEO_DIP_CTL_B\t\t0x61200\n#define _HSW_VIDEO_DIP_AVI_DATA_B\t0x61220\n#define _HSW_VIDEO_DIP_VS_DATA_B\t0x61260\n#define _HSW_VIDEO_DIP_SPD_DATA_B\t0x612A0\n#define _HSW_VIDEO_DIP_GMP_DATA_B\t0x612E0\n#define _HSW_VIDEO_DIP_VSC_DATA_B\t0x61320\n#define _GLK_VIDEO_DIP_DRM_DATA_B\t0x61440\n#define _HSW_VIDEO_DIP_BVI_ECC_B\t0x61240\n#define _HSW_VIDEO_DIP_VS_ECC_B\t\t0x61280\n#define _HSW_VIDEO_DIP_SPD_ECC_B\t0x612C0\n#define _HSW_VIDEO_DIP_GMP_ECC_B\t0x61300\n#define _HSW_VIDEO_DIP_VSC_ECC_B\t0x61344\n#define _HSW_VIDEO_DIP_GCP_B\t\t0x61210\n\n \n\n#define _ICL_VIDEO_DIP_PPS_DATA_A\t0x60350\n#define _ICL_VIDEO_DIP_PPS_DATA_B\t0x61350\n#define _ICL_VIDEO_DIP_PPS_ECC_A\t0x603D4\n#define _ICL_VIDEO_DIP_PPS_ECC_B\t0x613D4\n\n#define HSW_TVIDEO_DIP_CTL(trans)\t\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_CTL_A)\n#define HSW_TVIDEO_DIP_GCP(trans)\t\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GCP_A)\n#define HSW_TVIDEO_DIP_AVI_DATA(trans, i)\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_AVI_DATA_A + (i) * 4)\n#define HSW_TVIDEO_DIP_VS_DATA(trans, i)\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VS_DATA_A + (i) * 4)\n#define HSW_TVIDEO_DIP_SPD_DATA(trans, i)\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_SPD_DATA_A + (i) * 4)\n#define HSW_TVIDEO_DIP_GMP_DATA(trans, i)\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GMP_DATA_A + (i) * 4)\n#define HSW_TVIDEO_DIP_VSC_DATA(trans, i)\t_MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VSC_DATA_A + (i) * 4)\n#define GLK_TVIDEO_DIP_DRM_DATA(trans, i)\t_MMIO_TRANS2(trans, _GLK_VIDEO_DIP_DRM_DATA_A + (i) * 4)\n#define ICL_VIDEO_DIP_PPS_DATA(trans, i)\t_MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_DATA_A + (i) * 4)\n#define ICL_VIDEO_DIP_PPS_ECC(trans, i)\t\t_MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_ECC_A + (i) * 4)\n\n#define _HSW_STEREO_3D_CTL_A\t\t0x70020\n#define   S3D_ENABLE\t\t\t(1 << 31)\n#define _HSW_STEREO_3D_CTL_B\t\t0x71020\n\n#define HSW_STEREO_3D_CTL(trans)\t_MMIO_PIPE2(trans, _HSW_STEREO_3D_CTL_A)\n\n#define _PCH_TRANS_HTOTAL_B          0xe1000\n#define _PCH_TRANS_HBLANK_B          0xe1004\n#define _PCH_TRANS_HSYNC_B           0xe1008\n#define _PCH_TRANS_VTOTAL_B          0xe100c\n#define _PCH_TRANS_VBLANK_B          0xe1010\n#define _PCH_TRANS_VSYNC_B           0xe1014\n#define _PCH_TRANS_VSYNCSHIFT_B 0xe1028\n\n#define PCH_TRANS_HTOTAL(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_HTOTAL_A, _PCH_TRANS_HTOTAL_B)\n#define PCH_TRANS_HBLANK(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_HBLANK_A, _PCH_TRANS_HBLANK_B)\n#define PCH_TRANS_HSYNC(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B)\n#define PCH_TRANS_VTOTAL(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_VTOTAL_A, _PCH_TRANS_VTOTAL_B)\n#define PCH_TRANS_VBLANK(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_VBLANK_A, _PCH_TRANS_VBLANK_B)\n#define PCH_TRANS_VSYNC(pipe)\t\t_MMIO_PIPE(pipe, _PCH_TRANS_VSYNC_A, _PCH_TRANS_VSYNC_B)\n#define PCH_TRANS_VSYNCSHIFT(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANS_VSYNCSHIFT_A, _PCH_TRANS_VSYNCSHIFT_B)\n\n#define _PCH_TRANSB_DATA_M1\t0xe1030\n#define _PCH_TRANSB_DATA_N1\t0xe1034\n#define _PCH_TRANSB_DATA_M2\t0xe1038\n#define _PCH_TRANSB_DATA_N2\t0xe103c\n#define _PCH_TRANSB_LINK_M1\t0xe1040\n#define _PCH_TRANSB_LINK_N1\t0xe1044\n#define _PCH_TRANSB_LINK_M2\t0xe1048\n#define _PCH_TRANSB_LINK_N2\t0xe104c\n\n#define PCH_TRANS_DATA_M1(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M1, _PCH_TRANSB_DATA_M1)\n#define PCH_TRANS_DATA_N1(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N1, _PCH_TRANSB_DATA_N1)\n#define PCH_TRANS_DATA_M2(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M2, _PCH_TRANSB_DATA_M2)\n#define PCH_TRANS_DATA_N2(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N2, _PCH_TRANSB_DATA_N2)\n#define PCH_TRANS_LINK_M1(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M1, _PCH_TRANSB_LINK_M1)\n#define PCH_TRANS_LINK_N1(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N1, _PCH_TRANSB_LINK_N1)\n#define PCH_TRANS_LINK_M2(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M2, _PCH_TRANSB_LINK_M2)\n#define PCH_TRANS_LINK_N2(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N2, _PCH_TRANSB_LINK_N2)\n\n#define _PCH_TRANSACONF              0xf0008\n#define _PCH_TRANSBCONF              0xf1008\n#define PCH_TRANSCONF(pipe)\t_MMIO_PIPE(pipe, _PCH_TRANSACONF, _PCH_TRANSBCONF)\n#define LPT_TRANSCONF\t\tPCH_TRANSCONF(PIPE_A)  \n#define  TRANS_ENABLE\t\t\tREG_BIT(31)\n#define  TRANS_STATE_ENABLE\t\tREG_BIT(30)\n#define  TRANS_FRAME_START_DELAY_MASK\tREG_GENMASK(28, 27)  \n#define  TRANS_FRAME_START_DELAY(x)\tREG_FIELD_PREP(TRANS_FRAME_START_DELAY_MASK, (x))  \n#define  TRANS_INTERLACE_MASK\t\tREG_GENMASK(23, 21)\n#define  TRANS_INTERLACE_PROGRESSIVE\tREG_FIELD_PREP(TRANS_INTERLACE_MASK, 0)\n#define  TRANS_INTERLACE_LEGACY_VSYNC_IBX\tREG_FIELD_PREP(TRANS_INTERLACE_MASK, 2)  \n#define  TRANS_INTERLACE_INTERLACED\tREG_FIELD_PREP(TRANS_INTERLACE_MASK, 3)\n#define  TRANS_BPC_MASK\t\t\tREG_GENMASK(7, 5)  \n#define  TRANS_BPC_8\t\t\tREG_FIELD_PREP(TRANS_BPC_MASK, 0)\n#define  TRANS_BPC_10\t\t\tREG_FIELD_PREP(TRANS_BPC_MASK, 1)\n#define  TRANS_BPC_6\t\t\tREG_FIELD_PREP(TRANS_BPC_MASK, 2)\n#define  TRANS_BPC_12\t\t\tREG_FIELD_PREP(TRANS_BPC_MASK, 3)\n\n#define _TRANSA_CHICKEN1\t 0xf0060\n#define _TRANSB_CHICKEN1\t 0xf1060\n#define TRANS_CHICKEN1(pipe)\t_MMIO_PIPE(pipe, _TRANSA_CHICKEN1, _TRANSB_CHICKEN1)\n#define   TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE\tREG_BIT(10)\n#define   TRANS_CHICKEN1_DP0UNIT_GC_DISABLE\tREG_BIT(4)\n\n#define _TRANSA_CHICKEN2\t 0xf0064\n#define _TRANSB_CHICKEN2\t 0xf1064\n#define TRANS_CHICKEN2(pipe)\t_MMIO_PIPE(pipe, _TRANSA_CHICKEN2, _TRANSB_CHICKEN2)\n#define   TRANS_CHICKEN2_TIMING_OVERRIDE\t\tREG_BIT(31)\n#define   TRANS_CHICKEN2_FDI_POLARITY_REVERSED\t\tREG_BIT(29)\n#define   TRANS_CHICKEN2_FRAME_START_DELAY_MASK\t\tREG_GENMASK(28, 27)\n#define   TRANS_CHICKEN2_FRAME_START_DELAY(x)\t\tREG_FIELD_PREP(TRANS_CHICKEN2_FRAME_START_DELAY_MASK, (x))  \n#define   TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER\tREG_BIT(26)\n#define   TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH\tREG_BIT(25)\n\n#define SOUTH_CHICKEN1\t\t_MMIO(0xc2000)\n#define  FDIA_PHASE_SYNC_SHIFT_OVR\t19\n#define  FDIA_PHASE_SYNC_SHIFT_EN\t18\n#define  INVERT_DDIE_HPD\t\t\tREG_BIT(28)\n#define  INVERT_DDID_HPD_MTP\t\t\tREG_BIT(27)\n#define  INVERT_TC4_HPD\t\t\t\tREG_BIT(26)\n#define  INVERT_TC3_HPD\t\t\t\tREG_BIT(25)\n#define  INVERT_TC2_HPD\t\t\t\tREG_BIT(24)\n#define  INVERT_TC1_HPD\t\t\t\tREG_BIT(23)\n#define  INVERT_DDID_HPD\t\t\t(1 << 18)\n#define  INVERT_DDIC_HPD\t\t\t(1 << 17)\n#define  INVERT_DDIB_HPD\t\t\t(1 << 16)\n#define  INVERT_DDIA_HPD\t\t\t(1 << 15)\n#define  FDI_PHASE_SYNC_OVR(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_OVR - ((pipe) * 2)))\n#define  FDI_PHASE_SYNC_EN(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_EN - ((pipe) * 2)))\n#define  FDI_BC_BIFURCATION_SELECT\t(1 << 12)\n#define  CHASSIS_CLK_REQ_DURATION_MASK\t(0xf << 8)\n#define  CHASSIS_CLK_REQ_DURATION(x)\t((x) << 8)\n#define  SBCLK_RUN_REFCLK_DIS\t\t(1 << 7)\n#define  ICP_SECOND_PPS_IO_SELECT\tREG_BIT(2)\n#define  SPT_PWM_GRANULARITY\t\t(1 << 0)\n#define SOUTH_CHICKEN2\t\t_MMIO(0xc2004)\n#define  FDI_MPHY_IOSFSB_RESET_STATUS\t(1 << 13)\n#define  FDI_MPHY_IOSFSB_RESET_CTL\t(1 << 12)\n#define  LPT_PWM_GRANULARITY\t\t(1 << 5)\n#define  DPLS_EDP_PPS_FIX_DIS\t\t(1 << 0)\n\n#define SOUTH_DSPCLK_GATE_D\t_MMIO(0xc2020)\n#define  PCH_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 31)\n#define  PCH_DPLUNIT_CLOCK_GATE_DISABLE (1 << 30)\n#define  PCH_DPLSUNIT_CLOCK_GATE_DISABLE (1 << 29)\n#define  PCH_DPMGUNIT_CLOCK_GATE_DISABLE (1 << 15)\n#define  PCH_CPUNIT_CLOCK_GATE_DISABLE (1 << 14)\n#define  CNP_PWM_CGE_GATING_DISABLE (1 << 13)\n#define  PCH_LP_PARTITION_LEVEL_DISABLE  (1 << 12)\n\n#define _PCH_DP_B\t\t0xe4100\n#define PCH_DP_B\t\t_MMIO(_PCH_DP_B)\n#define _PCH_DPB_AUX_CH_CTL\t0xe4110\n#define _PCH_DPB_AUX_CH_DATA1\t0xe4114\n#define _PCH_DPB_AUX_CH_DATA2\t0xe4118\n#define _PCH_DPB_AUX_CH_DATA3\t0xe411c\n#define _PCH_DPB_AUX_CH_DATA4\t0xe4120\n#define _PCH_DPB_AUX_CH_DATA5\t0xe4124\n\n#define _PCH_DP_C\t\t0xe4200\n#define PCH_DP_C\t\t_MMIO(_PCH_DP_C)\n#define _PCH_DPC_AUX_CH_CTL\t0xe4210\n#define _PCH_DPC_AUX_CH_DATA1\t0xe4214\n#define _PCH_DPC_AUX_CH_DATA2\t0xe4218\n#define _PCH_DPC_AUX_CH_DATA3\t0xe421c\n#define _PCH_DPC_AUX_CH_DATA4\t0xe4220\n#define _PCH_DPC_AUX_CH_DATA5\t0xe4224\n\n#define _PCH_DP_D\t\t0xe4300\n#define PCH_DP_D\t\t_MMIO(_PCH_DP_D)\n#define _PCH_DPD_AUX_CH_CTL\t0xe4310\n#define _PCH_DPD_AUX_CH_DATA1\t0xe4314\n#define _PCH_DPD_AUX_CH_DATA2\t0xe4318\n#define _PCH_DPD_AUX_CH_DATA3\t0xe431c\n#define _PCH_DPD_AUX_CH_DATA4\t0xe4320\n#define _PCH_DPD_AUX_CH_DATA5\t0xe4324\n\n#define PCH_DP_AUX_CH_CTL(aux_ch)\t\t_MMIO_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_CTL, _PCH_DPC_AUX_CH_CTL)\n#define PCH_DP_AUX_CH_DATA(aux_ch, i)\t_MMIO(_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_DATA1, _PCH_DPC_AUX_CH_DATA1) + (i) * 4)  \n\n \n#define _TRANS_DP_CTL_A\t\t0xe0300\n#define _TRANS_DP_CTL_B\t\t0xe1300\n#define _TRANS_DP_CTL_C\t\t0xe2300\n#define TRANS_DP_CTL(pipe)\t_MMIO_PIPE(pipe, _TRANS_DP_CTL_A, _TRANS_DP_CTL_B)\n#define  TRANS_DP_OUTPUT_ENABLE\t\tREG_BIT(31)\n#define  TRANS_DP_PORT_SEL_MASK\t\tREG_GENMASK(30, 29)\n#define  TRANS_DP_PORT_SEL_NONE\t\tREG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, 3)\n#define  TRANS_DP_PORT_SEL(port)\tREG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, (port) - PORT_B)\n#define  TRANS_DP_AUDIO_ONLY\t\tREG_BIT(26)\n#define  TRANS_DP_ENH_FRAMING\t\tREG_BIT(18)\n#define  TRANS_DP_BPC_MASK\t\tREG_GENMASK(10, 9)\n#define  TRANS_DP_BPC_8\t\t\tREG_FIELD_PREP(TRANS_DP_BPC_MASK, 0)\n#define  TRANS_DP_BPC_10\t\tREG_FIELD_PREP(TRANS_DP_BPC_MASK, 1)\n#define  TRANS_DP_BPC_6\t\t\tREG_FIELD_PREP(TRANS_DP_BPC_MASK, 2)\n#define  TRANS_DP_BPC_12\t\tREG_FIELD_PREP(TRANS_DP_BPC_MASK, 3)\n#define  TRANS_DP_VSYNC_ACTIVE_HIGH\tREG_BIT(4)\n#define  TRANS_DP_HSYNC_ACTIVE_HIGH\tREG_BIT(3)\n\n#define _TRANS_DP2_CTL_A\t\t\t0x600a0\n#define _TRANS_DP2_CTL_B\t\t\t0x610a0\n#define _TRANS_DP2_CTL_C\t\t\t0x620a0\n#define _TRANS_DP2_CTL_D\t\t\t0x630a0\n#define TRANS_DP2_CTL(trans)\t\t\t_MMIO_TRANS(trans, _TRANS_DP2_CTL_A, _TRANS_DP2_CTL_B)\n#define  TRANS_DP2_128B132B_CHANNEL_CODING\tREG_BIT(31)\n#define  TRANS_DP2_PANEL_REPLAY_ENABLE\t\tREG_BIT(30)\n#define  TRANS_DP2_DEBUG_ENABLE\t\t\tREG_BIT(23)\n\n#define _TRANS_DP2_VFREQHIGH_A\t\t\t0x600a4\n#define _TRANS_DP2_VFREQHIGH_B\t\t\t0x610a4\n#define _TRANS_DP2_VFREQHIGH_C\t\t\t0x620a4\n#define _TRANS_DP2_VFREQHIGH_D\t\t\t0x630a4\n#define TRANS_DP2_VFREQHIGH(trans)\t\t_MMIO_TRANS(trans, _TRANS_DP2_VFREQHIGH_A, _TRANS_DP2_VFREQHIGH_B)\n#define  TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK\tREG_GENMASK(31, 8)\n#define  TRANS_DP2_VFREQ_PIXEL_CLOCK(clk_hz)\tREG_FIELD_PREP(TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK, (clk_hz))\n\n#define _TRANS_DP2_VFREQLOW_A\t\t\t0x600a8\n#define _TRANS_DP2_VFREQLOW_B\t\t\t0x610a8\n#define _TRANS_DP2_VFREQLOW_C\t\t\t0x620a8\n#define _TRANS_DP2_VFREQLOW_D\t\t\t0x630a8\n#define TRANS_DP2_VFREQLOW(trans)\t\t_MMIO_TRANS(trans, _TRANS_DP2_VFREQLOW_A, _TRANS_DP2_VFREQLOW_B)\n\n \n \n#define  EDP_LINK_TRAIN_400MV_0DB_SNB_A\t\t(0x38 << 22)\n#define  EDP_LINK_TRAIN_400MV_6DB_SNB_A\t\t(0x02 << 22)\n#define  EDP_LINK_TRAIN_600MV_3_5DB_SNB_A\t(0x01 << 22)\n#define  EDP_LINK_TRAIN_800MV_0DB_SNB_A\t\t(0x0 << 22)\n \n#define  EDP_LINK_TRAIN_400_600MV_0DB_SNB_B\t(0x0 << 22)\n#define  EDP_LINK_TRAIN_400MV_3_5DB_SNB_B\t(0x1 << 22)\n#define  EDP_LINK_TRAIN_400_600MV_6DB_SNB_B\t(0x3a << 22)\n#define  EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B\t(0x39 << 22)\n#define  EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B\t(0x38 << 22)\n#define  EDP_LINK_TRAIN_VOL_EMP_MASK_SNB\t(0x3f << 22)\n\n \n#define EDP_LINK_TRAIN_400MV_0DB_IVB\t\t(0x24 << 22)\n#define EDP_LINK_TRAIN_400MV_3_5DB_IVB\t\t(0x2a << 22)\n#define EDP_LINK_TRAIN_400MV_6DB_IVB\t\t(0x2f << 22)\n#define EDP_LINK_TRAIN_600MV_0DB_IVB\t\t(0x30 << 22)\n#define EDP_LINK_TRAIN_600MV_3_5DB_IVB\t\t(0x36 << 22)\n#define EDP_LINK_TRAIN_800MV_0DB_IVB\t\t(0x38 << 22)\n#define EDP_LINK_TRAIN_800MV_3_5DB_IVB\t\t(0x3e << 22)\n\n \n#define EDP_LINK_TRAIN_500MV_0DB_IVB\t\t(0x00 << 22)\n#define EDP_LINK_TRAIN_1000MV_0DB_IVB\t\t(0x20 << 22)\n#define EDP_LINK_TRAIN_500MV_3_5DB_IVB\t\t(0x02 << 22)\n#define EDP_LINK_TRAIN_1000MV_3_5DB_IVB\t\t(0x22 << 22)\n#define EDP_LINK_TRAIN_1000MV_6DB_IVB\t\t(0x23 << 22)\n\n#define  EDP_LINK_TRAIN_VOL_EMP_MASK_IVB\t(0x3f << 22)\n\n#define  VLV_PMWGICZ\t\t\t\t_MMIO(0x1300a4)\n\n#define  HSW_EDRAM_CAP\t\t\t\t_MMIO(0x120010)\n#define    EDRAM_ENABLED\t\t\t0x1\n#define    EDRAM_NUM_BANKS(cap)\t\t\t(((cap) >> 1) & 0xf)\n#define    EDRAM_WAYS_IDX(cap)\t\t\t(((cap) >> 5) & 0x7)\n#define    EDRAM_SETS_IDX(cap)\t\t\t(((cap) >> 8) & 0x3)\n\n#define VLV_CHICKEN_3\t\t\t\t_MMIO(VLV_DISPLAY_BASE + 0x7040C)\n#define  PIXEL_OVERLAP_CNT_MASK\t\t\t(3 << 30)\n#define  PIXEL_OVERLAP_CNT_SHIFT\t\t30\n\n#define GEN6_PCODE_MAILBOX\t\t\t_MMIO(0x138124)\n#define   GEN6_PCODE_READY\t\t\t(1 << 31)\n#define   GEN6_PCODE_MB_PARAM2\t\t\tREG_GENMASK(23, 16)\n#define   GEN6_PCODE_MB_PARAM1\t\t\tREG_GENMASK(15, 8)\n#define   GEN6_PCODE_MB_COMMAND\t\t\tREG_GENMASK(7, 0)\n#define   GEN6_PCODE_ERROR_MASK\t\t\t0xFF\n#define     GEN6_PCODE_SUCCESS\t\t\t0x0\n#define     GEN6_PCODE_ILLEGAL_CMD\t\t0x1\n#define     GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x2\n#define     GEN6_PCODE_TIMEOUT\t\t\t0x3\n#define     GEN6_PCODE_UNIMPLEMENTED_CMD\t0xFF\n#define     GEN7_PCODE_TIMEOUT\t\t\t0x2\n#define     GEN7_PCODE_ILLEGAL_DATA\t\t0x3\n#define     GEN11_PCODE_ILLEGAL_SUBCOMMAND\t0x4\n#define     GEN11_PCODE_LOCKED\t\t\t0x6\n#define     GEN11_PCODE_REJECTED\t\t0x11\n#define     GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x10\n#define   GEN6_PCODE_WRITE_RC6VIDS\t\t0x4\n#define   GEN6_PCODE_READ_RC6VIDS\t\t0x5\n#define     GEN6_ENCODE_RC6_VID(mv)\t\t(((mv) - 245) / 5)\n#define     GEN6_DECODE_RC6_VID(vids)\t\t(((vids) * 5) + 245)\n#define   BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ\t0x18\n#define   GEN9_PCODE_READ_MEM_LATENCY\t\t0x6\n#define     GEN9_MEM_LATENCY_LEVEL_3_7_MASK\tREG_GENMASK(31, 24)\n#define     GEN9_MEM_LATENCY_LEVEL_2_6_MASK\tREG_GENMASK(23, 16)\n#define     GEN9_MEM_LATENCY_LEVEL_1_5_MASK\tREG_GENMASK(15, 8)\n#define     GEN9_MEM_LATENCY_LEVEL_0_4_MASK\tREG_GENMASK(7, 0)\n#define   SKL_PCODE_LOAD_HDCP_KEYS\t\t0x5\n#define   SKL_PCODE_CDCLK_CONTROL\t\t0x7\n#define     SKL_CDCLK_PREPARE_FOR_CHANGE\t0x3\n#define     SKL_CDCLK_READY_FOR_CHANGE\t\t0x1\n#define   GEN6_PCODE_WRITE_MIN_FREQ_TABLE\t0x8\n#define   GEN6_PCODE_READ_MIN_FREQ_TABLE\t0x9\n#define   GEN6_READ_OC_PARAMS\t\t\t0xc\n#define   ICL_PCODE_MEM_SUBSYSYSTEM_INFO\t0xd\n#define     ICL_PCODE_MEM_SS_READ_GLOBAL_INFO\t(0x0 << 8)\n#define     ICL_PCODE_MEM_SS_READ_QGV_POINT_INFO(point)\t(((point) << 16) | (0x1 << 8))\n#define     ADL_PCODE_MEM_SS_READ_PSF_GV_INFO\t((0) | (0x2 << 8))\n#define   DISPLAY_TO_PCODE_CDCLK_MAX\t\t0x28D\n#define   DISPLAY_TO_PCODE_VOLTAGE_MASK\t\tREG_GENMASK(1, 0)\n#define\t  DISPLAY_TO_PCODE_VOLTAGE_MAX\t\tDISPLAY_TO_PCODE_VOLTAGE_MASK\n#define   DISPLAY_TO_PCODE_CDCLK_VALID\t\tREG_BIT(27)\n#define   DISPLAY_TO_PCODE_PIPE_COUNT_VALID\tREG_BIT(31)\n#define   DISPLAY_TO_PCODE_CDCLK_MASK\t\tREG_GENMASK(25, 16)\n#define   DISPLAY_TO_PCODE_PIPE_COUNT_MASK\tREG_GENMASK(30, 28)\n#define   DISPLAY_TO_PCODE_CDCLK(x)\t\tREG_FIELD_PREP(DISPLAY_TO_PCODE_CDCLK_MASK, (x))\n#define   DISPLAY_TO_PCODE_PIPE_COUNT(x)\tREG_FIELD_PREP(DISPLAY_TO_PCODE_PIPE_COUNT_MASK, (x))\n#define   DISPLAY_TO_PCODE_VOLTAGE(x)\t\tREG_FIELD_PREP(DISPLAY_TO_PCODE_VOLTAGE_MASK, (x))\n#define   DISPLAY_TO_PCODE_UPDATE_MASK(cdclk, num_pipes, voltage_level) \\\n\t\t((DISPLAY_TO_PCODE_CDCLK(cdclk)) | \\\n\t\t(DISPLAY_TO_PCODE_PIPE_COUNT(num_pipes)) | \\\n\t\t(DISPLAY_TO_PCODE_VOLTAGE(voltage_level)))\n#define   ICL_PCODE_SAGV_DE_MEM_SS_CONFIG\t0xe\n#define     ICL_PCODE_REP_QGV_MASK\t\tREG_GENMASK(1, 0)\n#define     ICL_PCODE_REP_QGV_SAFE\t\tREG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 0)\n#define     ICL_PCODE_REP_QGV_POLL\t\tREG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 1)\n#define     ICL_PCODE_REP_QGV_REJECTED\t\tREG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 2)\n#define     ADLS_PCODE_REP_PSF_MASK\t\tREG_GENMASK(3, 2)\n#define     ADLS_PCODE_REP_PSF_SAFE\t\tREG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 0)\n#define     ADLS_PCODE_REP_PSF_POLL\t\tREG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 1)\n#define     ADLS_PCODE_REP_PSF_REJECTED\t\tREG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 2)\n#define     ICL_PCODE_REQ_QGV_PT_MASK\t\tREG_GENMASK(7, 0)\n#define     ICL_PCODE_REQ_QGV_PT(x)\t\tREG_FIELD_PREP(ICL_PCODE_REQ_QGV_PT_MASK, (x))\n#define     ADLS_PCODE_REQ_PSF_PT_MASK\t\tREG_GENMASK(10, 8)\n#define     ADLS_PCODE_REQ_PSF_PT(x)\t\tREG_FIELD_PREP(ADLS_PCODE_REQ_PSF_PT_MASK, (x))\n#define   GEN6_PCODE_READ_D_COMP\t\t0x10\n#define   GEN6_PCODE_WRITE_D_COMP\t\t0x11\n#define   ICL_PCODE_EXIT_TCCOLD\t\t\t0x12\n#define   HSW_PCODE_DE_WRITE_FREQ_REQ\t\t0x17\n#define   DISPLAY_IPS_CONTROL\t\t\t0x19\n#define   TGL_PCODE_TCCOLD\t\t\t0x26\n#define     TGL_PCODE_EXIT_TCCOLD_DATA_L_EXIT_FAILED\tREG_BIT(0)\n#define     TGL_PCODE_EXIT_TCCOLD_DATA_L_BLOCK_REQ\t0\n#define     TGL_PCODE_EXIT_TCCOLD_DATA_L_UNBLOCK_REQ\tREG_BIT(0)\n             \n#define     IPS_PCODE_CONTROL\t\t\t(1 << 30)\n#define   HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL\t0x1A\n#define   GEN9_PCODE_SAGV_CONTROL\t\t0x21\n#define     GEN9_SAGV_DISABLE\t\t\t0x0\n#define     GEN9_SAGV_IS_DISABLED\t\t0x1\n#define     GEN9_SAGV_ENABLE\t\t\t0x3\n#define   DG1_PCODE_STATUS\t\t\t0x7E\n#define     DG1_UNCORE_GET_INIT_STATUS\t\t0x0\n#define     DG1_UNCORE_INIT_STATUS_COMPLETE\t0x1\n#define   PCODE_POWER_SETUP\t\t\t0x7C\n#define     POWER_SETUP_SUBCOMMAND_READ_I1\t0x4\n#define     POWER_SETUP_SUBCOMMAND_WRITE_I1\t0x5\n#define\t    POWER_SETUP_I1_WATTS\t\tREG_BIT(31)\n#define\t    POWER_SETUP_I1_SHIFT\t\t6\t \n#define\t    POWER_SETUP_I1_DATA_MASK\t\tREG_GENMASK(15, 0)\n#define GEN12_PCODE_READ_SAGV_BLOCK_TIME_US\t0x23\n#define   XEHP_PCODE_FREQUENCY_CONFIG\t\t0x6e\t \n \n#define     PCODE_MBOX_FC_SC_READ_FUSED_P0\t0x0\n#define     PCODE_MBOX_FC_SC_READ_FUSED_PN\t0x1\n \n \n#define     PCODE_MBOX_DOMAIN_NONE\t\t0x0\n#define     PCODE_MBOX_DOMAIN_MEDIAFF\t\t0x3\n#define GEN6_PCODE_DATA\t\t\t\t_MMIO(0x138128)\n#define   GEN6_PCODE_FREQ_IA_RATIO_SHIFT\t8\n#define   GEN6_PCODE_FREQ_RING_RATIO_SHIFT\t16\n#define GEN6_PCODE_DATA1\t\t\t_MMIO(0x13812C)\n\n \n#define GEN7_L3CDERRST1(slice)\t\t_MMIO(0xB008 + (slice) * 0x200)  \n#define   GEN7_L3CDERRST1_ROW_MASK\t(0x7ff << 14)\n#define   GEN7_PARITY_ERROR_VALID\t(1 << 13)\n#define   GEN7_L3CDERRST1_BANK_MASK\t(3 << 11)\n#define   GEN7_L3CDERRST1_SUBBANK_MASK\t(7 << 8)\n#define GEN7_PARITY_ERROR_ROW(reg) \\\n\t\t(((reg) & GEN7_L3CDERRST1_ROW_MASK) >> 14)\n#define GEN7_PARITY_ERROR_BANK(reg) \\\n\t\t(((reg) & GEN7_L3CDERRST1_BANK_MASK) >> 11)\n#define GEN7_PARITY_ERROR_SUBBANK(reg) \\\n\t\t(((reg) & GEN7_L3CDERRST1_SUBBANK_MASK) >> 8)\n#define   GEN7_L3CDERRST1_ENABLE\t(1 << 7)\n\n \n#define GEN7_SO_WRITE_OFFSET(n)\t\t_MMIO(0x5280 + (n) * 4)\n\n \n#define HSW_PWR_WELL_CTL1\t\t\t_MMIO(0x45400)\n#define HSW_PWR_WELL_CTL2\t\t\t_MMIO(0x45404)\n#define HSW_PWR_WELL_CTL3\t\t\t_MMIO(0x45408)\n#define HSW_PWR_WELL_CTL4\t\t\t_MMIO(0x4540C)\n#define   HSW_PWR_WELL_CTL_REQ(pw_idx)\t\t(0x2 << ((pw_idx) * 2))\n#define   HSW_PWR_WELL_CTL_STATE(pw_idx)\t(0x1 << ((pw_idx) * 2))\n\n \n#define   HSW_PW_CTL_IDX_GLOBAL\t\t\t15\n\n \n#define   SKL_PW_CTL_IDX_PW_2\t\t\t15\n#define   SKL_PW_CTL_IDX_PW_1\t\t\t14\n#define   GLK_PW_CTL_IDX_AUX_C\t\t\t10\n#define   GLK_PW_CTL_IDX_AUX_B\t\t\t9\n#define   GLK_PW_CTL_IDX_AUX_A\t\t\t8\n#define   SKL_PW_CTL_IDX_DDI_D\t\t\t4\n#define   SKL_PW_CTL_IDX_DDI_C\t\t\t3\n#define   SKL_PW_CTL_IDX_DDI_B\t\t\t2\n#define   SKL_PW_CTL_IDX_DDI_A_E\t\t1\n#define   GLK_PW_CTL_IDX_DDI_A\t\t\t1\n#define   SKL_PW_CTL_IDX_MISC_IO\t\t0\n\n \n#define   TGL_PW_CTL_IDX_PW_5\t\t\t4\n#define   ICL_PW_CTL_IDX_PW_4\t\t\t3\n#define   ICL_PW_CTL_IDX_PW_3\t\t\t2\n#define   ICL_PW_CTL_IDX_PW_2\t\t\t1\n#define   ICL_PW_CTL_IDX_PW_1\t\t\t0\n\n \n#define   XELPD_PW_CTL_IDX_PW_D\t\t\t8\n#define   XELPD_PW_CTL_IDX_PW_C\t\t\t7\n#define   XELPD_PW_CTL_IDX_PW_B\t\t\t6\n#define   XELPD_PW_CTL_IDX_PW_A\t\t\t5\n\n#define ICL_PWR_WELL_CTL_AUX1\t\t\t_MMIO(0x45440)\n#define ICL_PWR_WELL_CTL_AUX2\t\t\t_MMIO(0x45444)\n#define ICL_PWR_WELL_CTL_AUX4\t\t\t_MMIO(0x4544C)\n#define   TGL_PW_CTL_IDX_AUX_TBT6\t\t14\n#define   TGL_PW_CTL_IDX_AUX_TBT5\t\t13\n#define   TGL_PW_CTL_IDX_AUX_TBT4\t\t12\n#define   ICL_PW_CTL_IDX_AUX_TBT4\t\t11\n#define   TGL_PW_CTL_IDX_AUX_TBT3\t\t11\n#define   ICL_PW_CTL_IDX_AUX_TBT3\t\t10\n#define   TGL_PW_CTL_IDX_AUX_TBT2\t\t10\n#define   ICL_PW_CTL_IDX_AUX_TBT2\t\t9\n#define   TGL_PW_CTL_IDX_AUX_TBT1\t\t9\n#define   ICL_PW_CTL_IDX_AUX_TBT1\t\t8\n#define   TGL_PW_CTL_IDX_AUX_TC6\t\t8\n#define   XELPD_PW_CTL_IDX_AUX_E\t\t\t8\n#define   TGL_PW_CTL_IDX_AUX_TC5\t\t7\n#define   XELPD_PW_CTL_IDX_AUX_D\t\t\t7\n#define   TGL_PW_CTL_IDX_AUX_TC4\t\t6\n#define   ICL_PW_CTL_IDX_AUX_F\t\t\t5\n#define   TGL_PW_CTL_IDX_AUX_TC3\t\t5\n#define   ICL_PW_CTL_IDX_AUX_E\t\t\t4\n#define   TGL_PW_CTL_IDX_AUX_TC2\t\t4\n#define   ICL_PW_CTL_IDX_AUX_D\t\t\t3\n#define   TGL_PW_CTL_IDX_AUX_TC1\t\t3\n#define   ICL_PW_CTL_IDX_AUX_C\t\t\t2\n#define   ICL_PW_CTL_IDX_AUX_B\t\t\t1\n#define   ICL_PW_CTL_IDX_AUX_A\t\t\t0\n\n#define ICL_PWR_WELL_CTL_DDI1\t\t\t_MMIO(0x45450)\n#define ICL_PWR_WELL_CTL_DDI2\t\t\t_MMIO(0x45454)\n#define ICL_PWR_WELL_CTL_DDI4\t\t\t_MMIO(0x4545C)\n#define   XELPD_PW_CTL_IDX_DDI_E\t\t\t8\n#define   TGL_PW_CTL_IDX_DDI_TC6\t\t8\n#define   XELPD_PW_CTL_IDX_DDI_D\t\t\t7\n#define   TGL_PW_CTL_IDX_DDI_TC5\t\t7\n#define   TGL_PW_CTL_IDX_DDI_TC4\t\t6\n#define   ICL_PW_CTL_IDX_DDI_F\t\t\t5\n#define   TGL_PW_CTL_IDX_DDI_TC3\t\t5\n#define   ICL_PW_CTL_IDX_DDI_E\t\t\t4\n#define   TGL_PW_CTL_IDX_DDI_TC2\t\t4\n#define   ICL_PW_CTL_IDX_DDI_D\t\t\t3\n#define   TGL_PW_CTL_IDX_DDI_TC1\t\t3\n#define   ICL_PW_CTL_IDX_DDI_C\t\t\t2\n#define   ICL_PW_CTL_IDX_DDI_B\t\t\t1\n#define   ICL_PW_CTL_IDX_DDI_A\t\t\t0\n\n \n#define HSW_PWR_WELL_CTL5\t\t\t_MMIO(0x45410)\n#define   HSW_PWR_WELL_ENABLE_SINGLE_STEP\t(1 << 31)\n#define   HSW_PWR_WELL_PWR_GATE_OVERRIDE\t(1 << 20)\n#define   HSW_PWR_WELL_FORCE_ON\t\t\t(1 << 19)\n#define HSW_PWR_WELL_CTL6\t\t\t_MMIO(0x45414)\n\n \nenum skl_power_gate {\n\tSKL_PG0,\n\tSKL_PG1,\n\tSKL_PG2,\n\tICL_PG3,\n\tICL_PG4,\n};\n\n#define SKL_FUSE_STATUS\t\t\t\t_MMIO(0x42000)\n#define  SKL_FUSE_DOWNLOAD_STATUS\t\t(1 << 31)\n \n#define  SKL_PW_CTL_IDX_TO_PG(pw_idx)\t\t\\\n\t((pw_idx) - SKL_PW_CTL_IDX_PW_1 + SKL_PG1)\n \n#define  ICL_PW_CTL_IDX_TO_PG(pw_idx)\t\t\\\n\t((pw_idx) - ICL_PW_CTL_IDX_PW_1 + SKL_PG1)\n#define  SKL_FUSE_PG_DIST_STATUS(pg)\t\t(1 << (27 - (pg)))\n\n#define _ICL_AUX_REG_IDX(pw_idx)\t((pw_idx) - ICL_PW_CTL_IDX_AUX_A)\n#define _ICL_AUX_ANAOVRD1_A\t\t0x162398\n#define _ICL_AUX_ANAOVRD1_B\t\t0x6C398\n#define ICL_AUX_ANAOVRD1(pw_idx)\t_MMIO(_PICK(_ICL_AUX_REG_IDX(pw_idx), \\\n\t\t\t\t\t\t    _ICL_AUX_ANAOVRD1_A, \\\n\t\t\t\t\t\t    _ICL_AUX_ANAOVRD1_B))\n#define   ICL_AUX_ANAOVRD1_LDO_BYPASS\t(1 << 7)\n#define   ICL_AUX_ANAOVRD1_ENABLE\t(1 << 0)\n\n \n#define _TRANS_DDI_FUNC_CTL_A\t\t0x60400\n#define _TRANS_DDI_FUNC_CTL_B\t\t0x61400\n#define _TRANS_DDI_FUNC_CTL_C\t\t0x62400\n#define _TRANS_DDI_FUNC_CTL_D\t\t0x63400\n#define _TRANS_DDI_FUNC_CTL_EDP\t\t0x6F400\n#define _TRANS_DDI_FUNC_CTL_DSI0\t0x6b400\n#define _TRANS_DDI_FUNC_CTL_DSI1\t0x6bc00\n#define TRANS_DDI_FUNC_CTL(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL_A)\n\n#define  TRANS_DDI_FUNC_ENABLE\t\t(1 << 31)\n \n#define  TRANS_DDI_PORT_SHIFT\t\t28\n#define  TGL_TRANS_DDI_PORT_SHIFT\t27\n#define  TRANS_DDI_PORT_MASK\t\t(7 << TRANS_DDI_PORT_SHIFT)\n#define  TGL_TRANS_DDI_PORT_MASK\t(0xf << TGL_TRANS_DDI_PORT_SHIFT)\n#define  TRANS_DDI_SELECT_PORT(x)\t((x) << TRANS_DDI_PORT_SHIFT)\n#define  TGL_TRANS_DDI_SELECT_PORT(x)\t(((x) + 1) << TGL_TRANS_DDI_PORT_SHIFT)\n#define  TRANS_DDI_MODE_SELECT_MASK\t(7 << 24)\n#define  TRANS_DDI_MODE_SELECT_HDMI\t(0 << 24)\n#define  TRANS_DDI_MODE_SELECT_DVI\t(1 << 24)\n#define  TRANS_DDI_MODE_SELECT_DP_SST\t(2 << 24)\n#define  TRANS_DDI_MODE_SELECT_DP_MST\t(3 << 24)\n#define  TRANS_DDI_MODE_SELECT_FDI_OR_128B132B\t(4 << 24)\n#define  TRANS_DDI_BPC_MASK\t\t(7 << 20)\n#define  TRANS_DDI_BPC_8\t\t(0 << 20)\n#define  TRANS_DDI_BPC_10\t\t(1 << 20)\n#define  TRANS_DDI_BPC_6\t\t(2 << 20)\n#define  TRANS_DDI_BPC_12\t\t(3 << 20)\n#define  TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK\tREG_GENMASK(19, 18)\n#define  TRANS_DDI_PORT_SYNC_MASTER_SELECT(x)\tREG_FIELD_PREP(TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK, (x))\n#define  TRANS_DDI_PVSYNC\t\t(1 << 17)\n#define  TRANS_DDI_PHSYNC\t\t(1 << 16)\n#define  TRANS_DDI_PORT_SYNC_ENABLE\tREG_BIT(15)\n#define  TRANS_DDI_EDP_INPUT_MASK\t(7 << 12)\n#define  TRANS_DDI_EDP_INPUT_A_ON\t(0 << 12)\n#define  TRANS_DDI_EDP_INPUT_A_ONOFF\t(4 << 12)\n#define  TRANS_DDI_EDP_INPUT_B_ONOFF\t(5 << 12)\n#define  TRANS_DDI_EDP_INPUT_C_ONOFF\t(6 << 12)\n#define  TRANS_DDI_EDP_INPUT_D_ONOFF\t(7 << 12)\n#define  TRANS_DDI_MST_TRANSPORT_SELECT_MASK\tREG_GENMASK(11, 10)\n#define  TRANS_DDI_MST_TRANSPORT_SELECT(trans)\t\\\n\tREG_FIELD_PREP(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, trans)\n#define  TRANS_DDI_HDCP_SIGNALLING\t(1 << 9)\n#define  TRANS_DDI_DP_VC_PAYLOAD_ALLOC\t(1 << 8)\n#define  TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE (1 << 7)\n#define  TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ (1 << 6)\n#define  TRANS_DDI_HDCP_SELECT\t\tREG_BIT(5)\n#define  TRANS_DDI_BFI_ENABLE\t\t(1 << 4)\n#define  TRANS_DDI_HIGH_TMDS_CHAR_RATE\t(1 << 4)\n#define  TRANS_DDI_PORT_WIDTH_MASK\tREG_GENMASK(3, 1)\n#define  TRANS_DDI_PORT_WIDTH(width)\tREG_FIELD_PREP(TRANS_DDI_PORT_WIDTH_MASK, (width) - 1)\n#define  TRANS_DDI_HDMI_SCRAMBLING\t(1 << 0)\n#define  TRANS_DDI_HDMI_SCRAMBLING_MASK (TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE \\\n\t\t\t\t\t| TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ \\\n\t\t\t\t\t| TRANS_DDI_HDMI_SCRAMBLING)\n\n#define _TRANS_DDI_FUNC_CTL2_A\t\t0x60404\n#define _TRANS_DDI_FUNC_CTL2_B\t\t0x61404\n#define _TRANS_DDI_FUNC_CTL2_C\t\t0x62404\n#define _TRANS_DDI_FUNC_CTL2_EDP\t0x6f404\n#define _TRANS_DDI_FUNC_CTL2_DSI0\t0x6b404\n#define _TRANS_DDI_FUNC_CTL2_DSI1\t0x6bc04\n#define TRANS_DDI_FUNC_CTL2(tran)\t_MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL2_A)\n#define  PORT_SYNC_MODE_ENABLE\t\t\tREG_BIT(4)\n#define  PORT_SYNC_MODE_MASTER_SELECT_MASK\tREG_GENMASK(2, 0)\n#define  PORT_SYNC_MODE_MASTER_SELECT(x)\tREG_FIELD_PREP(PORT_SYNC_MODE_MASTER_SELECT_MASK, (x))\n\n#define TRANS_CMTG_CHICKEN\t\t_MMIO(0x6fa90)\n#define  DISABLE_DPT_CLK_GATING\t\tREG_BIT(1)\n\n \n#define _DP_TP_CTL_A\t\t\t0x64040\n#define _DP_TP_CTL_B\t\t\t0x64140\n#define _TGL_DP_TP_CTL_A\t\t0x60540\n#define DP_TP_CTL(port) _MMIO_PORT(port, _DP_TP_CTL_A, _DP_TP_CTL_B)\n#define TGL_DP_TP_CTL(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_CTL_A)\n#define  DP_TP_CTL_ENABLE\t\t\t(1 << 31)\n#define  DP_TP_CTL_FEC_ENABLE\t\t\t(1 << 30)\n#define  DP_TP_CTL_MODE_SST\t\t\t(0 << 27)\n#define  DP_TP_CTL_MODE_MST\t\t\t(1 << 27)\n#define  DP_TP_CTL_FORCE_ACT\t\t\t(1 << 25)\n#define  DP_TP_CTL_ENHANCED_FRAME_ENABLE\t(1 << 18)\n#define  DP_TP_CTL_FDI_AUTOTRAIN\t\t(1 << 15)\n#define  DP_TP_CTL_LINK_TRAIN_MASK\t\t(7 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_PAT1\t\t(0 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_PAT2\t\t(1 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_PAT3\t\t(4 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_PAT4\t\t(5 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_IDLE\t\t(2 << 8)\n#define  DP_TP_CTL_LINK_TRAIN_NORMAL\t\t(3 << 8)\n#define  DP_TP_CTL_SCRAMBLE_DISABLE\t\t(1 << 7)\n\n \n#define _DP_TP_STATUS_A\t\t\t0x64044\n#define _DP_TP_STATUS_B\t\t\t0x64144\n#define _TGL_DP_TP_STATUS_A\t\t0x60544\n#define DP_TP_STATUS(port) _MMIO_PORT(port, _DP_TP_STATUS_A, _DP_TP_STATUS_B)\n#define TGL_DP_TP_STATUS(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_STATUS_A)\n#define  DP_TP_STATUS_FEC_ENABLE_LIVE\t\t(1 << 28)\n#define  DP_TP_STATUS_IDLE_DONE\t\t\t(1 << 25)\n#define  DP_TP_STATUS_ACT_SENT\t\t\t(1 << 24)\n#define  DP_TP_STATUS_MODE_STATUS_MST\t\t(1 << 23)\n#define  DP_TP_STATUS_AUTOTRAIN_DONE\t\t(1 << 12)\n#define  DP_TP_STATUS_PAYLOAD_MAPPING_VC2\t(3 << 8)\n#define  DP_TP_STATUS_PAYLOAD_MAPPING_VC1\t(3 << 4)\n#define  DP_TP_STATUS_PAYLOAD_MAPPING_VC0\t(3 << 0)\n\n \n#define _DDI_BUF_CTL_A\t\t\t\t0x64000\n#define _DDI_BUF_CTL_B\t\t\t\t0x64100\n \n#define DDI_BUF_CTL(port) _MMIO_PORT(port, _DDI_BUF_CTL_A, _DDI_BUF_CTL_B)\n#define  DDI_BUF_CTL_ENABLE\t\t\t(1 << 31)\n#define  DDI_BUF_TRANS_SELECT(n)\t((n) << 24)\n#define  DDI_BUF_EMP_MASK\t\t\t(0xf << 24)\n#define  DDI_BUF_PHY_LINK_RATE(r)\t\t((r) << 20)\n#define  DDI_BUF_PORT_DATA_MASK\t\t\tREG_GENMASK(19, 18)\n#define  DDI_BUF_PORT_DATA_10BIT\t\tREG_FIELD_PREP(DDI_BUF_PORT_DATA_MASK, 0)\n#define  DDI_BUF_PORT_DATA_20BIT\t\tREG_FIELD_PREP(DDI_BUF_PORT_DATA_MASK, 1)\n#define  DDI_BUF_PORT_DATA_40BIT\t\tREG_FIELD_PREP(DDI_BUF_PORT_DATA_MASK, 2)\n#define  DDI_BUF_PORT_REVERSAL\t\t\t(1 << 16)\n#define  DDI_BUF_IS_IDLE\t\t\t(1 << 7)\n#define  DDI_BUF_CTL_TC_PHY_OWNERSHIP\t\tREG_BIT(6)\n#define  DDI_A_4_LANES\t\t\t\t(1 << 4)\n#define  DDI_PORT_WIDTH(width)\t\t\t(((width) - 1) << 1)\n#define  DDI_PORT_WIDTH_MASK\t\t\t(7 << 1)\n#define  DDI_PORT_WIDTH_SHIFT\t\t\t1\n#define  DDI_INIT_DISPLAY_DETECTED\t\t(1 << 0)\n\n \n#define _DDI_BUF_TRANS_A\t\t0x64E00\n#define _DDI_BUF_TRANS_B\t\t0x64E60\n#define DDI_BUF_TRANS_LO(port, i)\t_MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8)\n#define  DDI_BUF_BALANCE_LEG_ENABLE\t(1 << 31)\n#define DDI_BUF_TRANS_HI(port, i)\t_MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8 + 4)\n\n \n#define _DDI_DP_COMP_CTL_A\t\t\t0x605F0\n#define _DDI_DP_COMP_CTL_B\t\t\t0x615F0\n#define DDI_DP_COMP_CTL(pipe)\t\t\t_MMIO_PIPE(pipe, _DDI_DP_COMP_CTL_A, _DDI_DP_COMP_CTL_B)\n#define   DDI_DP_COMP_CTL_ENABLE\t\t(1 << 31)\n#define   DDI_DP_COMP_CTL_D10_2\t\t\t(0 << 28)\n#define   DDI_DP_COMP_CTL_SCRAMBLED_0\t\t(1 << 28)\n#define   DDI_DP_COMP_CTL_PRBS7\t\t\t(2 << 28)\n#define   DDI_DP_COMP_CTL_CUSTOM80\t\t(3 << 28)\n#define   DDI_DP_COMP_CTL_HBR2\t\t\t(4 << 28)\n#define   DDI_DP_COMP_CTL_SCRAMBLED_1\t\t(5 << 28)\n#define   DDI_DP_COMP_CTL_HBR2_RESET\t\t(0xFC << 0)\n\n \n#define _DDI_DP_COMP_PAT_A\t\t\t0x605F4\n#define _DDI_DP_COMP_PAT_B\t\t\t0x615F4\n#define DDI_DP_COMP_PAT(pipe, i)\t\t_MMIO(_PIPE(pipe, _DDI_DP_COMP_PAT_A, _DDI_DP_COMP_PAT_B) + (i) * 4)\n\n \n#define SBI_ADDR\t\t\t_MMIO(0xC6000)\n#define SBI_DATA\t\t\t_MMIO(0xC6004)\n#define SBI_CTL_STAT\t\t\t_MMIO(0xC6008)\n#define  SBI_CTL_DEST_ICLK\t\t(0x0 << 16)\n#define  SBI_CTL_DEST_MPHY\t\t(0x1 << 16)\n#define  SBI_CTL_OP_IORD\t\t(0x2 << 8)\n#define  SBI_CTL_OP_IOWR\t\t(0x3 << 8)\n#define  SBI_CTL_OP_CRRD\t\t(0x6 << 8)\n#define  SBI_CTL_OP_CRWR\t\t(0x7 << 8)\n#define  SBI_RESPONSE_FAIL\t\t(0x1 << 1)\n#define  SBI_RESPONSE_SUCCESS\t\t(0x0 << 1)\n#define  SBI_BUSY\t\t\t(0x1 << 0)\n#define  SBI_READY\t\t\t(0x0 << 0)\n\n \n#define  SBI_SSCDIVINTPHASE\t\t\t0x0200\n#define  SBI_SSCDIVINTPHASE6\t\t\t0x0600\n#define   SBI_SSCDIVINTPHASE_DIVSEL_SHIFT\t1\n#define   SBI_SSCDIVINTPHASE_DIVSEL_MASK\t(0x7f << 1)\n#define   SBI_SSCDIVINTPHASE_DIVSEL(x)\t\t((x) << 1)\n#define   SBI_SSCDIVINTPHASE_INCVAL_SHIFT\t8\n#define   SBI_SSCDIVINTPHASE_INCVAL_MASK\t(0x7f << 8)\n#define   SBI_SSCDIVINTPHASE_INCVAL(x)\t\t((x) << 8)\n#define   SBI_SSCDIVINTPHASE_DIR(x)\t\t((x) << 15)\n#define   SBI_SSCDIVINTPHASE_PROPAGATE\t\t(1 << 0)\n#define  SBI_SSCDITHPHASE\t\t\t0x0204\n#define  SBI_SSCCTL\t\t\t\t0x020c\n#define  SBI_SSCCTL6\t\t\t\t0x060C\n#define   SBI_SSCCTL_PATHALT\t\t\t(1 << 3)\n#define   SBI_SSCCTL_DISABLE\t\t\t(1 << 0)\n#define  SBI_SSCAUXDIV6\t\t\t\t0x0610\n#define   SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT\t4\n#define   SBI_SSCAUXDIV_FINALDIV2SEL_MASK\t(1 << 4)\n#define   SBI_SSCAUXDIV_FINALDIV2SEL(x)\t\t((x) << 4)\n#define  SBI_DBUFF0\t\t\t\t0x2a00\n#define  SBI_GEN0\t\t\t\t0x1f00\n#define   SBI_GEN0_CFG_BUFFENABLE_DISABLE\t(1 << 0)\n\n \n#define PIXCLK_GATE\t\t\t_MMIO(0xC6020)\n#define  PIXCLK_GATE_UNGATE\t\t(1 << 0)\n#define  PIXCLK_GATE_GATE\t\t(0 << 0)\n\n \n#define SPLL_CTL\t\t\t_MMIO(0x46020)\n#define  SPLL_PLL_ENABLE\t\t(1 << 31)\n#define  SPLL_REF_BCLK\t\t\t(0 << 28)\n#define  SPLL_REF_MUXED_SSC\t\t(1 << 28)  \n#define  SPLL_REF_NON_SSC_HSW\t\t(2 << 28)\n#define  SPLL_REF_PCH_SSC_BDW\t\t(2 << 28)\n#define  SPLL_REF_LCPLL\t\t\t(3 << 28)\n#define  SPLL_REF_MASK\t\t\t(3 << 28)\n#define  SPLL_FREQ_810MHz\t\t(0 << 26)\n#define  SPLL_FREQ_1350MHz\t\t(1 << 26)\n#define  SPLL_FREQ_2700MHz\t\t(2 << 26)\n#define  SPLL_FREQ_MASK\t\t\t(3 << 26)\n\n \n#define _WRPLL_CTL1\t\t\t0x46040\n#define _WRPLL_CTL2\t\t\t0x46060\n#define WRPLL_CTL(pll)\t\t\t_MMIO_PIPE(pll, _WRPLL_CTL1, _WRPLL_CTL2)\n#define  WRPLL_PLL_ENABLE\t\t(1 << 31)\n#define  WRPLL_REF_BCLK\t\t\t(0 << 28)\n#define  WRPLL_REF_PCH_SSC\t\t(1 << 28)\n#define  WRPLL_REF_MUXED_SSC_BDW\t(2 << 28)  \n#define  WRPLL_REF_SPECIAL_HSW\t\t(2 << 28)  \n#define  WRPLL_REF_LCPLL\t\t(3 << 28)\n#define  WRPLL_REF_MASK\t\t\t(3 << 28)\n \n#define  WRPLL_DIVIDER_REFERENCE(x)\t((x) << 0)\n#define  WRPLL_DIVIDER_REF_MASK\t\t(0xff)\n#define  WRPLL_DIVIDER_POST(x)\t\t((x) << 8)\n#define  WRPLL_DIVIDER_POST_MASK\t(0x3f << 8)\n#define  WRPLL_DIVIDER_POST_SHIFT\t8\n#define  WRPLL_DIVIDER_FEEDBACK(x)\t((x) << 16)\n#define  WRPLL_DIVIDER_FB_SHIFT\t\t16\n#define  WRPLL_DIVIDER_FB_MASK\t\t(0xff << 16)\n\n \n#define _PORT_CLK_SEL_A\t\t\t0x46100\n#define _PORT_CLK_SEL_B\t\t\t0x46104\n#define PORT_CLK_SEL(port) _MMIO_PORT(port, _PORT_CLK_SEL_A, _PORT_CLK_SEL_B)\n#define  PORT_CLK_SEL_MASK\t\tREG_GENMASK(31, 29)\n#define  PORT_CLK_SEL_LCPLL_2700\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 0)\n#define  PORT_CLK_SEL_LCPLL_1350\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 1)\n#define  PORT_CLK_SEL_LCPLL_810\t\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 2)\n#define  PORT_CLK_SEL_SPLL\t\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 3)\n#define  PORT_CLK_SEL_WRPLL(pll)\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 4 + (pll))\n#define  PORT_CLK_SEL_WRPLL1\t\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 4)\n#define  PORT_CLK_SEL_WRPLL2\t\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 5)\n#define  PORT_CLK_SEL_NONE\t\tREG_FIELD_PREP(PORT_CLK_SEL_MASK, 7)\n\n \n#define DDI_CLK_SEL(port)\t\tPORT_CLK_SEL(port)\n#define  DDI_CLK_SEL_MASK\t\tREG_GENMASK(31, 28)\n#define  DDI_CLK_SEL_NONE\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x0)\n#define  DDI_CLK_SEL_MG\t\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x8)\n#define  DDI_CLK_SEL_TBT_162\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xC)\n#define  DDI_CLK_SEL_TBT_270\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xD)\n#define  DDI_CLK_SEL_TBT_540\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xE)\n#define  DDI_CLK_SEL_TBT_810\t\tREG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xF)\n\n \n#define _TRANS_CLK_SEL_A\t\t0x46140\n#define _TRANS_CLK_SEL_B\t\t0x46144\n#define TRANS_CLK_SEL(tran) _MMIO_TRANS(tran, _TRANS_CLK_SEL_A, _TRANS_CLK_SEL_B)\n \n#define  TRANS_CLK_SEL_DISABLED\t\t(0x0 << 29)\n#define  TRANS_CLK_SEL_PORT(x)\t\t(((x) + 1) << 29)\n#define  TGL_TRANS_CLK_SEL_DISABLED\t(0x0 << 28)\n#define  TGL_TRANS_CLK_SEL_PORT(x)\t(((x) + 1) << 28)\n\n\n#define CDCLK_FREQ\t\t\t_MMIO(0x46200)\n\n#define _TRANSA_MSA_MISC\t\t0x60410\n#define _TRANSB_MSA_MISC\t\t0x61410\n#define _TRANSC_MSA_MISC\t\t0x62410\n#define _TRANS_EDP_MSA_MISC\t\t0x6f410\n#define TRANS_MSA_MISC(tran) _MMIO_TRANS2(tran, _TRANSA_MSA_MISC)\n \n\n#define _TRANS_A_SET_CONTEXT_LATENCY\t\t0x6007C\n#define _TRANS_B_SET_CONTEXT_LATENCY\t\t0x6107C\n#define _TRANS_C_SET_CONTEXT_LATENCY\t\t0x6207C\n#define _TRANS_D_SET_CONTEXT_LATENCY\t\t0x6307C\n#define TRANS_SET_CONTEXT_LATENCY(tran)\t\t_MMIO_TRANS2(tran, _TRANS_A_SET_CONTEXT_LATENCY)\n#define  TRANS_SET_CONTEXT_LATENCY_MASK\t\tREG_GENMASK(15, 0)\n#define  TRANS_SET_CONTEXT_LATENCY_VALUE(x)\tREG_FIELD_PREP(TRANS_SET_CONTEXT_LATENCY_MASK, (x))\n\n \n#define LCPLL_CTL\t\t\t_MMIO(0x130040)\n#define  LCPLL_PLL_DISABLE\t\t(1 << 31)\n#define  LCPLL_PLL_LOCK\t\t\t(1 << 30)\n#define  LCPLL_REF_NON_SSC\t\t(0 << 28)\n#define  LCPLL_REF_BCLK\t\t\t(2 << 28)\n#define  LCPLL_REF_PCH_SSC\t\t(3 << 28)\n#define  LCPLL_REF_MASK\t\t\t(3 << 28)\n#define  LCPLL_CLK_FREQ_MASK\t\t(3 << 26)\n#define  LCPLL_CLK_FREQ_450\t\t(0 << 26)\n#define  LCPLL_CLK_FREQ_54O_BDW\t\t(1 << 26)\n#define  LCPLL_CLK_FREQ_337_5_BDW\t(2 << 26)\n#define  LCPLL_CLK_FREQ_675_BDW\t\t(3 << 26)\n#define  LCPLL_CD_CLOCK_DISABLE\t\t(1 << 25)\n#define  LCPLL_ROOT_CD_CLOCK_DISABLE\t(1 << 24)\n#define  LCPLL_CD2X_CLOCK_DISABLE\t(1 << 23)\n#define  LCPLL_POWER_DOWN_ALLOW\t\t(1 << 22)\n#define  LCPLL_CD_SOURCE_FCLK\t\t(1 << 21)\n#define  LCPLL_CD_SOURCE_FCLK_DONE\t(1 << 19)\n\n \n\n \n#define CDCLK_CTL\t\t\t_MMIO(0x46000)\n#define  CDCLK_FREQ_SEL_MASK\t\tREG_GENMASK(27, 26)\n#define  CDCLK_FREQ_450_432\t\tREG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 0)\n#define  CDCLK_FREQ_540\t\tREG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 1)\n#define  CDCLK_FREQ_337_308\t\tREG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 2)\n#define  CDCLK_FREQ_675_617\t\tREG_FIELD_PREP(CDCLK_FREQ_SEL_MASK, 3)\n#define  BXT_CDCLK_CD2X_DIV_SEL_MASK\tREG_GENMASK(23, 22)\n#define  BXT_CDCLK_CD2X_DIV_SEL_1\tREG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 0)\n#define  BXT_CDCLK_CD2X_DIV_SEL_1_5\tREG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 1)\n#define  BXT_CDCLK_CD2X_DIV_SEL_2\tREG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 2)\n#define  BXT_CDCLK_CD2X_DIV_SEL_4\tREG_FIELD_PREP(BXT_CDCLK_CD2X_DIV_SEL_MASK, 3)\n#define  BXT_CDCLK_CD2X_PIPE(pipe)\t((pipe) << 20)\n#define  CDCLK_DIVMUX_CD_OVERRIDE\t(1 << 19)\n#define  BXT_CDCLK_CD2X_PIPE_NONE\tBXT_CDCLK_CD2X_PIPE(3)\n#define  ICL_CDCLK_CD2X_PIPE(pipe)\t(_PICK(pipe, 0, 2, 6) << 19)\n#define  ICL_CDCLK_CD2X_PIPE_NONE\t(7 << 19)\n#define  TGL_CDCLK_CD2X_PIPE(pipe)\tBXT_CDCLK_CD2X_PIPE(pipe)\n#define  TGL_CDCLK_CD2X_PIPE_NONE\tICL_CDCLK_CD2X_PIPE_NONE\n#define  BXT_CDCLK_SSA_PRECHARGE_ENABLE\t(1 << 16)\n#define  CDCLK_FREQ_DECIMAL_MASK\t(0x7ff)\n\n \n#define CDCLK_SQUASH_CTL\t\t_MMIO(0x46008)\n#define  CDCLK_SQUASH_ENABLE\t\tREG_BIT(31)\n#define  CDCLK_SQUASH_WINDOW_SIZE_MASK\tREG_GENMASK(27, 24)\n#define  CDCLK_SQUASH_WINDOW_SIZE(x)\tREG_FIELD_PREP(CDCLK_SQUASH_WINDOW_SIZE_MASK, (x))\n#define  CDCLK_SQUASH_WAVEFORM_MASK\tREG_GENMASK(15, 0)\n#define  CDCLK_SQUASH_WAVEFORM(x)\tREG_FIELD_PREP(CDCLK_SQUASH_WAVEFORM_MASK, (x))\n\n \n#define LCPLL1_CTL\t\t_MMIO(0x46010)\n#define LCPLL2_CTL\t\t_MMIO(0x46014)\n#define  LCPLL_PLL_ENABLE\t(1 << 31)\n\n \n#define DPLL_CTRL1\t\t_MMIO(0x6C058)\n#define  DPLL_CTRL1_HDMI_MODE(id)\t\t(1 << ((id) * 6 + 5))\n#define  DPLL_CTRL1_SSC(id)\t\t\t(1 << ((id) * 6 + 4))\n#define  DPLL_CTRL1_LINK_RATE_MASK(id)\t\t(7 << ((id) * 6 + 1))\n#define  DPLL_CTRL1_LINK_RATE_SHIFT(id)\t\t((id) * 6 + 1)\n#define  DPLL_CTRL1_LINK_RATE(linkrate, id)\t((linkrate) << ((id) * 6 + 1))\n#define  DPLL_CTRL1_OVERRIDE(id)\t\t(1 << ((id) * 6))\n#define  DPLL_CTRL1_LINK_RATE_2700\t\t0\n#define  DPLL_CTRL1_LINK_RATE_1350\t\t1\n#define  DPLL_CTRL1_LINK_RATE_810\t\t2\n#define  DPLL_CTRL1_LINK_RATE_1620\t\t3\n#define  DPLL_CTRL1_LINK_RATE_1080\t\t4\n#define  DPLL_CTRL1_LINK_RATE_2160\t\t5\n\n \n#define DPLL_CTRL2\t\t\t\t_MMIO(0x6C05C)\n#define  DPLL_CTRL2_DDI_CLK_OFF(port)\t\t(1 << ((port) + 15))\n#define  DPLL_CTRL2_DDI_CLK_SEL_MASK(port)\t(3 << ((port) * 3 + 1))\n#define  DPLL_CTRL2_DDI_CLK_SEL_SHIFT(port)    ((port) * 3 + 1)\n#define  DPLL_CTRL2_DDI_CLK_SEL(clk, port)\t((clk) << ((port) * 3 + 1))\n#define  DPLL_CTRL2_DDI_SEL_OVERRIDE(port)     (1 << ((port) * 3))\n\n \n#define DPLL_STATUS\t_MMIO(0x6C060)\n#define  DPLL_LOCK(id) (1 << ((id) * 8))\n\n \n#define _DPLL1_CFGCR1\t0x6C040\n#define _DPLL2_CFGCR1\t0x6C048\n#define _DPLL3_CFGCR1\t0x6C050\n#define  DPLL_CFGCR1_FREQ_ENABLE\t(1 << 31)\n#define  DPLL_CFGCR1_DCO_FRACTION_MASK\t(0x7fff << 9)\n#define  DPLL_CFGCR1_DCO_FRACTION(x)\t((x) << 9)\n#define  DPLL_CFGCR1_DCO_INTEGER_MASK\t(0x1ff)\n\n#define _DPLL1_CFGCR2\t0x6C044\n#define _DPLL2_CFGCR2\t0x6C04C\n#define _DPLL3_CFGCR2\t0x6C054\n#define  DPLL_CFGCR2_QDIV_RATIO_MASK\t(0xff << 8)\n#define  DPLL_CFGCR2_QDIV_RATIO(x)\t((x) << 8)\n#define  DPLL_CFGCR2_QDIV_MODE(x)\t((x) << 7)\n#define  DPLL_CFGCR2_KDIV_MASK\t\t(3 << 5)\n#define  DPLL_CFGCR2_KDIV(x)\t\t((x) << 5)\n#define  DPLL_CFGCR2_KDIV_5 (0 << 5)\n#define  DPLL_CFGCR2_KDIV_2 (1 << 5)\n#define  DPLL_CFGCR2_KDIV_3 (2 << 5)\n#define  DPLL_CFGCR2_KDIV_1 (3 << 5)\n#define  DPLL_CFGCR2_PDIV_MASK\t\t(7 << 2)\n#define  DPLL_CFGCR2_PDIV(x)\t\t((x) << 2)\n#define  DPLL_CFGCR2_PDIV_1 (0 << 2)\n#define  DPLL_CFGCR2_PDIV_2 (1 << 2)\n#define  DPLL_CFGCR2_PDIV_3 (2 << 2)\n#define  DPLL_CFGCR2_PDIV_7 (4 << 2)\n#define  DPLL_CFGCR2_PDIV_7_INVALID\t(5 << 2)\n#define  DPLL_CFGCR2_CENTRAL_FREQ_MASK\t(3)\n\n#define DPLL_CFGCR1(id)\t_MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR1, _DPLL2_CFGCR1)\n#define DPLL_CFGCR2(id)\t_MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR2, _DPLL2_CFGCR2)\n\n \n#define ICL_DPCLKA_CFGCR0\t\t\t_MMIO(0x164280)\n#define  ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)\t(1 << _PICK(phy, 10, 11, 24, 4, 5))\n#define  RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)\tREG_BIT((phy) + 10)\n#define  ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port)\t(1 << ((tc_port) < TC_PORT_4 ? \\\n\t\t\t\t\t\t       (tc_port) + 12 : \\\n\t\t\t\t\t\t       (tc_port) - TC_PORT_4 + 21))\n#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)\t((phy) * 2)\n#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy)\t(3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy)\t((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n#define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)\t_PICK(phy, 0, 2, 4, 27)\n#define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \\\n\t(3 << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n#define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) \\\n\t((pll) << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n\n \n#define _DG1_DPCLKA_CFGCR0\t\t\t\t0x164280\n#define _DG1_DPCLKA1_CFGCR0\t\t\t\t0x16C280\n#define _DG1_DPCLKA_PHY_IDX(phy)\t\t\t((phy) % 2)\n#define _DG1_DPCLKA_PLL_IDX(pll)\t\t\t((pll) % 2)\n#define DG1_DPCLKA_CFGCR0(phy)\t\t\t\t_MMIO_PHY((phy) / 2, \\\n\t\t\t\t\t\t\t\t  _DG1_DPCLKA_CFGCR0, \\\n\t\t\t\t\t\t\t\t  _DG1_DPCLKA1_CFGCR0)\n#define   DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)\t\tREG_BIT(_DG1_DPCLKA_PHY_IDX(phy) + 10)\n#define   DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)\t(_DG1_DPCLKA_PHY_IDX(phy) * 2)\n#define   DG1_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy)\t(_DG1_DPCLKA_PLL_IDX(pll) << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n#define   DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy)\t(0x3 << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))\n\n \n#define _ADLS_DPCLKA_CFGCR0\t\t\t0x164280\n#define _ADLS_DPCLKA_CFGCR1\t\t\t0x1642BC\n#define ADLS_DPCLKA_CFGCR(phy)\t\t\t_MMIO_PHY((phy) / 3, \\\n\t\t\t\t\t\t\t  _ADLS_DPCLKA_CFGCR0, \\\n\t\t\t\t\t\t\t  _ADLS_DPCLKA_CFGCR1)\n#define  ADLS_DPCLKA_CFGCR_DDI_SHIFT(phy)\t\t(((phy) % 3) * 2)\n \n#define  ADLS_DPCLKA_DDII_SEL_MASK\t\t\tREG_GENMASK(5, 4)\n#define  ADLS_DPCLKA_DDIB_SEL_MASK\t\t\tREG_GENMASK(3, 2)\n#define  ADLS_DPCLKA_DDIA_SEL_MASK\t\t\tREG_GENMASK(1, 0)\n \n#define  ADLS_DPCLKA_DDIK_SEL_MASK\t\t\tREG_GENMASK(3, 2)\n#define  ADLS_DPCLKA_DDIJ_SEL_MASK\t\t\tREG_GENMASK(1, 0)\n#define  ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy)\t_PICK((phy), \\\n\t\t\t\t\t\t\tADLS_DPCLKA_DDIA_SEL_MASK, \\\n\t\t\t\t\t\t\tADLS_DPCLKA_DDIB_SEL_MASK, \\\n\t\t\t\t\t\t\tADLS_DPCLKA_DDII_SEL_MASK, \\\n\t\t\t\t\t\t\tADLS_DPCLKA_DDIJ_SEL_MASK, \\\n\t\t\t\t\t\t\tADLS_DPCLKA_DDIK_SEL_MASK)\n\n \n#define _DPLL0_ENABLE\t\t0x46010\n#define _DPLL1_ENABLE\t\t0x46014\n#define _ADLS_DPLL2_ENABLE\t0x46018\n#define _ADLS_DPLL3_ENABLE\t0x46030\n#define   PLL_ENABLE\t\tREG_BIT(31)\n#define   PLL_LOCK\t\tREG_BIT(30)\n#define   PLL_POWER_ENABLE\tREG_BIT(27)\n#define   PLL_POWER_STATE\tREG_BIT(26)\n#define ICL_DPLL_ENABLE(pll)\t_MMIO(_PICK_EVEN_2RANGES(pll, 3,\t\t\t\\\n\t\t\t\t\t\t\t_DPLL0_ENABLE, _DPLL1_ENABLE,\t\\\n\t\t\t\t\t\t\t_ADLS_DPLL3_ENABLE, _ADLS_DPLL3_ENABLE))\n\n#define _DG2_PLL3_ENABLE\t0x4601C\n\n#define DG2_PLL_ENABLE(pll)\t_MMIO(_PICK_EVEN_2RANGES(pll, 3,\t\t\t\\\n\t\t\t\t\t\t\t_DPLL0_ENABLE, _DPLL1_ENABLE,\t\\\n\t\t\t\t\t\t\t_DG2_PLL3_ENABLE, _DG2_PLL3_ENABLE))\n\n#define TBT_PLL_ENABLE\t\t_MMIO(0x46020)\n\n#define _MG_PLL1_ENABLE\t\t0x46030\n#define _MG_PLL2_ENABLE\t\t0x46034\n#define _MG_PLL3_ENABLE\t\t0x46038\n#define _MG_PLL4_ENABLE\t\t0x4603C\n \n#define MG_PLL_ENABLE(tc_port)\t_MMIO_PORT((tc_port), _MG_PLL1_ENABLE, \\\n\t\t\t\t\t   _MG_PLL2_ENABLE)\n\n \n#define DG1_DPLL_ENABLE(pll)    _MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\t\\\n\t\t\t\t\t\t\t_DPLL0_ENABLE, _DPLL1_ENABLE,\t\\\n\t\t\t\t\t\t\t_MG_PLL1_ENABLE, _MG_PLL2_ENABLE))\n\n \n#define PORTTC1_PLL_ENABLE\t0x46038\n#define PORTTC2_PLL_ENABLE\t0x46040\n\n#define ADLP_PORTTC_PLL_ENABLE(tc_port)\t\t_MMIO_PORT((tc_port), \\\n\t\t\t\t\t\t\t    PORTTC1_PLL_ENABLE, \\\n\t\t\t\t\t\t\t    PORTTC2_PLL_ENABLE)\n\n#define _ICL_DPLL0_CFGCR0\t\t0x164000\n#define _ICL_DPLL1_CFGCR0\t\t0x164080\n#define ICL_DPLL_CFGCR0(pll)\t\t_MMIO_PLL(pll, _ICL_DPLL0_CFGCR0, \\\n\t\t\t\t\t\t  _ICL_DPLL1_CFGCR0)\n#define   DPLL_CFGCR0_HDMI_MODE\t\t(1 << 30)\n#define   DPLL_CFGCR0_SSC_ENABLE\t(1 << 29)\n#define   DPLL_CFGCR0_SSC_ENABLE_ICL\t(1 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_MASK\t(0xf << 25)\n#define   DPLL_CFGCR0_LINK_RATE_2700\t(0 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_1350\t(1 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_810\t(2 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_1620\t(3 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_1080\t(4 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_2160\t(5 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_3240\t(6 << 25)\n#define   DPLL_CFGCR0_LINK_RATE_4050\t(7 << 25)\n#define   DPLL_CFGCR0_DCO_FRACTION_MASK\t(0x7fff << 10)\n#define   DPLL_CFGCR0_DCO_FRACTION_SHIFT\t(10)\n#define   DPLL_CFGCR0_DCO_FRACTION(x)\t((x) << 10)\n#define   DPLL_CFGCR0_DCO_INTEGER_MASK\t(0x3ff)\n\n#define _ICL_DPLL0_CFGCR1\t\t0x164004\n#define _ICL_DPLL1_CFGCR1\t\t0x164084\n#define ICL_DPLL_CFGCR1(pll)\t\t_MMIO_PLL(pll, _ICL_DPLL0_CFGCR1, \\\n\t\t\t\t\t\t  _ICL_DPLL1_CFGCR1)\n#define   DPLL_CFGCR1_QDIV_RATIO_MASK\t(0xff << 10)\n#define   DPLL_CFGCR1_QDIV_RATIO_SHIFT\t(10)\n#define   DPLL_CFGCR1_QDIV_RATIO(x)\t((x) << 10)\n#define   DPLL_CFGCR1_QDIV_MODE_SHIFT\t(9)\n#define   DPLL_CFGCR1_QDIV_MODE(x)\t((x) << 9)\n#define   DPLL_CFGCR1_KDIV_MASK\t\t(7 << 6)\n#define   DPLL_CFGCR1_KDIV_SHIFT\t\t(6)\n#define   DPLL_CFGCR1_KDIV(x)\t\t((x) << 6)\n#define   DPLL_CFGCR1_KDIV_1\t\t(1 << 6)\n#define   DPLL_CFGCR1_KDIV_2\t\t(2 << 6)\n#define   DPLL_CFGCR1_KDIV_3\t\t(4 << 6)\n#define   DPLL_CFGCR1_PDIV_MASK\t\t(0xf << 2)\n#define   DPLL_CFGCR1_PDIV_SHIFT\t\t(2)\n#define   DPLL_CFGCR1_PDIV(x)\t\t((x) << 2)\n#define   DPLL_CFGCR1_PDIV_2\t\t(1 << 2)\n#define   DPLL_CFGCR1_PDIV_3\t\t(2 << 2)\n#define   DPLL_CFGCR1_PDIV_5\t\t(4 << 2)\n#define   DPLL_CFGCR1_PDIV_7\t\t(8 << 2)\n#define   DPLL_CFGCR1_CENTRAL_FREQ\t(3 << 0)\n#define   DPLL_CFGCR1_CENTRAL_FREQ_8400\t(3 << 0)\n#define   TGL_DPLL_CFGCR1_CFSELOVRD_NORMAL_XTAL\t(0 << 0)\n\n#define _TGL_DPLL0_CFGCR0\t\t0x164284\n#define _TGL_DPLL1_CFGCR0\t\t0x16428C\n#define _TGL_TBTPLL_CFGCR0\t\t0x16429C\n#define TGL_DPLL_CFGCR0(pll)\t\t_MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0,\t\\\n\t\t\t\t\t      _TGL_TBTPLL_CFGCR0, _TGL_TBTPLL_CFGCR0))\n#define RKL_DPLL_CFGCR0(pll)\t\t_MMIO_PLL(pll, _TGL_DPLL0_CFGCR0, \\\n\t\t\t\t\t\t  _TGL_DPLL1_CFGCR0)\n\n#define _TGL_DPLL0_DIV0\t\t\t\t\t0x164B00\n#define _TGL_DPLL1_DIV0\t\t\t\t\t0x164C00\n#define TGL_DPLL0_DIV0(pll)\t\t\t\t_MMIO_PLL(pll, _TGL_DPLL0_DIV0, _TGL_DPLL1_DIV0)\n#define   TGL_DPLL0_DIV0_AFC_STARTUP_MASK\t\tREG_GENMASK(27, 25)\n#define   TGL_DPLL0_DIV0_AFC_STARTUP(val)\t\tREG_FIELD_PREP(TGL_DPLL0_DIV0_AFC_STARTUP_MASK, (val))\n\n#define _TGL_DPLL0_CFGCR1\t\t0x164288\n#define _TGL_DPLL1_CFGCR1\t\t0x164290\n#define _TGL_TBTPLL_CFGCR1\t\t0x1642A0\n#define TGL_DPLL_CFGCR1(pll)\t\t_MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1,\t\\\n\t\t\t\t\t      _TGL_TBTPLL_CFGCR1, _TGL_TBTPLL_CFGCR1))\n#define RKL_DPLL_CFGCR1(pll)\t\t_MMIO_PLL(pll, _TGL_DPLL0_CFGCR1, \\\n\t\t\t\t\t\t  _TGL_DPLL1_CFGCR1)\n\n#define _DG1_DPLL2_CFGCR0\t\t0x16C284\n#define _DG1_DPLL3_CFGCR0\t\t0x16C28C\n#define DG1_DPLL_CFGCR0(pll)\t\t_MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0,\t\\\n\t\t\t\t\t      _DG1_DPLL2_CFGCR0, _DG1_DPLL3_CFGCR0))\n\n#define _DG1_DPLL2_CFGCR1               0x16C288\n#define _DG1_DPLL3_CFGCR1               0x16C290\n#define DG1_DPLL_CFGCR1(pll)            _MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1,\t\\\n\t\t\t\t\t      _DG1_DPLL2_CFGCR1, _DG1_DPLL3_CFGCR1))\n\n \n#define _ADLS_DPLL4_CFGCR0\t\t0x164294\n#define _ADLS_DPLL3_CFGCR0\t\t0x1642C0\n#define ADLS_DPLL_CFGCR0(pll)\t\t_MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR0, _TGL_DPLL1_CFGCR0,\t\\\n\t\t\t\t\t      _ADLS_DPLL4_CFGCR0, _ADLS_DPLL3_CFGCR0))\n\n#define _ADLS_DPLL4_CFGCR1\t\t0x164298\n#define _ADLS_DPLL3_CFGCR1\t\t0x1642C4\n#define ADLS_DPLL_CFGCR1(pll)\t\t_MMIO(_PICK_EVEN_2RANGES(pll, 2,\t\t\\\n\t\t\t\t\t      _TGL_DPLL0_CFGCR1, _TGL_DPLL1_CFGCR1,\t\\\n\t\t\t\t\t      _ADLS_DPLL4_CFGCR1, _ADLS_DPLL3_CFGCR1))\n\n \n#define BXT_DE_PLL_CTL\t\t\t_MMIO(0x6d000)\n#define   BXT_DE_PLL_RATIO(x)\t\t(x)\t \n#define   BXT_DE_PLL_RATIO_MASK\t\t0xff\n\n#define BXT_DE_PLL_ENABLE\t\t_MMIO(0x46070)\n#define   BXT_DE_PLL_PLL_ENABLE\t\t(1 << 31)\n#define   BXT_DE_PLL_LOCK\t\t(1 << 30)\n#define   BXT_DE_PLL_FREQ_REQ\t\t(1 << 23)\n#define   BXT_DE_PLL_FREQ_REQ_ACK\t(1 << 22)\n#define   ICL_CDCLK_PLL_RATIO(x)\t(x)\n#define   ICL_CDCLK_PLL_RATIO_MASK\t0xff\n\n \n#define DC_STATE_EN\t\t\t_MMIO(0x45504)\n#define  DC_STATE_DISABLE\t\t0\n#define  DC_STATE_EN_DC3CO\t\tREG_BIT(30)\n#define  DC_STATE_DC3CO_STATUS\t\tREG_BIT(29)\n#define  HOLD_PHY_CLKREQ_PG1_LATCH\tREG_BIT(21)\n#define  HOLD_PHY_PG1_LATCH\t\tREG_BIT(20)\n#define  DC_STATE_EN_UPTO_DC5\t\t(1 << 0)\n#define  DC_STATE_EN_DC9\t\t(1 << 3)\n#define  DC_STATE_EN_UPTO_DC6\t\t(2 << 0)\n#define  DC_STATE_EN_UPTO_DC5_DC6_MASK   0x3\n\n#define  DC_STATE_DEBUG                  _MMIO(0x45520)\n#define  DC_STATE_DEBUG_MASK_CORES\t(1 << 0)\n#define  DC_STATE_DEBUG_MASK_MEMORY_UP\t(1 << 1)\n\n#define D_COMP_BDW\t\t\t_MMIO(0x138144)\n\n \n#define _WM_LINETIME_A\t\t0x45270\n#define _WM_LINETIME_B\t\t0x45274\n#define WM_LINETIME(pipe) _MMIO_PIPE(pipe, _WM_LINETIME_A, _WM_LINETIME_B)\n#define  HSW_LINETIME_MASK\tREG_GENMASK(8, 0)\n#define  HSW_LINETIME(x)\tREG_FIELD_PREP(HSW_LINETIME_MASK, (x))\n#define  HSW_IPS_LINETIME_MASK\tREG_GENMASK(24, 16)\n#define  HSW_IPS_LINETIME(x)\tREG_FIELD_PREP(HSW_IPS_LINETIME_MASK, (x))\n\n \n#define SFUSE_STRAP\t\t\t_MMIO(0xc2014)\n#define  SFUSE_STRAP_FUSE_LOCK\t\t(1 << 13)\n#define  SFUSE_STRAP_RAW_FREQUENCY\t(1 << 8)\n#define  SFUSE_STRAP_DISPLAY_DISABLED\t(1 << 7)\n#define  SFUSE_STRAP_CRT_DISABLED\t(1 << 6)\n#define  SFUSE_STRAP_DDIF_DETECTED\t(1 << 3)\n#define  SFUSE_STRAP_DDIB_DETECTED\t(1 << 2)\n#define  SFUSE_STRAP_DDIC_DETECTED\t(1 << 1)\n#define  SFUSE_STRAP_DDID_DETECTED\t(1 << 0)\n\n#define WM_MISC\t\t\t\t_MMIO(0x45260)\n#define  WM_MISC_DATA_PARTITION_5_6\t(1 << 0)\n\n#define WM_DBG\t\t\t\t_MMIO(0x45280)\n#define  WM_DBG_DISALLOW_MULTIPLE_LP\t(1 << 0)\n#define  WM_DBG_DISALLOW_MAXFIFO\t(1 << 1)\n#define  WM_DBG_DISALLOW_SPRITE\t\t(1 << 2)\n\n \n#define _PIPE_A_CSC_COEFF_RY_GY\t0x49010\n#define _PIPE_A_CSC_COEFF_BY\t0x49014\n#define _PIPE_A_CSC_COEFF_RU_GU\t0x49018\n#define _PIPE_A_CSC_COEFF_BU\t0x4901c\n#define _PIPE_A_CSC_COEFF_RV_GV\t0x49020\n#define _PIPE_A_CSC_COEFF_BV\t0x49024\n\n#define _PIPE_A_CSC_MODE\t0x49028\n#define  ICL_CSC_ENABLE\t\t\t(1 << 31)  \n#define  ICL_OUTPUT_CSC_ENABLE\t\t(1 << 30)  \n#define  CSC_BLACK_SCREEN_OFFSET\t(1 << 2)  \n#define  CSC_POSITION_BEFORE_GAMMA\t(1 << 1)  \n#define  CSC_MODE_YUV_TO_RGB\t\t(1 << 0)  \n\n#define _PIPE_A_CSC_PREOFF_HI\t0x49030\n#define _PIPE_A_CSC_PREOFF_ME\t0x49034\n#define _PIPE_A_CSC_PREOFF_LO\t0x49038\n#define _PIPE_A_CSC_POSTOFF_HI\t0x49040\n#define _PIPE_A_CSC_POSTOFF_ME\t0x49044\n#define _PIPE_A_CSC_POSTOFF_LO\t0x49048\n\n#define _PIPE_B_CSC_COEFF_RY_GY\t0x49110\n#define _PIPE_B_CSC_COEFF_BY\t0x49114\n#define _PIPE_B_CSC_COEFF_RU_GU\t0x49118\n#define _PIPE_B_CSC_COEFF_BU\t0x4911c\n#define _PIPE_B_CSC_COEFF_RV_GV\t0x49120\n#define _PIPE_B_CSC_COEFF_BV\t0x49124\n#define _PIPE_B_CSC_MODE\t0x49128\n#define _PIPE_B_CSC_PREOFF_HI\t0x49130\n#define _PIPE_B_CSC_PREOFF_ME\t0x49134\n#define _PIPE_B_CSC_PREOFF_LO\t0x49138\n#define _PIPE_B_CSC_POSTOFF_HI\t0x49140\n#define _PIPE_B_CSC_POSTOFF_ME\t0x49144\n#define _PIPE_B_CSC_POSTOFF_LO\t0x49148\n\n#define PIPE_CSC_COEFF_RY_GY(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RY_GY, _PIPE_B_CSC_COEFF_RY_GY)\n#define PIPE_CSC_COEFF_BY(pipe)\t\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BY, _PIPE_B_CSC_COEFF_BY)\n#define PIPE_CSC_COEFF_RU_GU(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RU_GU, _PIPE_B_CSC_COEFF_RU_GU)\n#define PIPE_CSC_COEFF_BU(pipe)\t\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BU, _PIPE_B_CSC_COEFF_BU)\n#define PIPE_CSC_COEFF_RV_GV(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RV_GV, _PIPE_B_CSC_COEFF_RV_GV)\n#define PIPE_CSC_COEFF_BV(pipe)\t\t_MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BV, _PIPE_B_CSC_COEFF_BV)\n#define PIPE_CSC_MODE(pipe)\t\t_MMIO_PIPE(pipe, _PIPE_A_CSC_MODE, _PIPE_B_CSC_MODE)\n#define PIPE_CSC_PREOFF_HI(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_HI, _PIPE_B_CSC_PREOFF_HI)\n#define PIPE_CSC_PREOFF_ME(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_ME, _PIPE_B_CSC_PREOFF_ME)\n#define PIPE_CSC_PREOFF_LO(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_LO, _PIPE_B_CSC_PREOFF_LO)\n#define PIPE_CSC_POSTOFF_HI(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_HI, _PIPE_B_CSC_POSTOFF_HI)\n#define PIPE_CSC_POSTOFF_ME(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_ME, _PIPE_B_CSC_POSTOFF_ME)\n#define PIPE_CSC_POSTOFF_LO(pipe)\t_MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_LO, _PIPE_B_CSC_POSTOFF_LO)\n\n \n#define _PIPE_A_OUTPUT_CSC_COEFF_RY_GY\t0x49050\n#define _PIPE_A_OUTPUT_CSC_COEFF_BY\t0x49054\n#define _PIPE_A_OUTPUT_CSC_COEFF_RU_GU\t0x49058\n#define _PIPE_A_OUTPUT_CSC_COEFF_BU\t0x4905c\n#define _PIPE_A_OUTPUT_CSC_COEFF_RV_GV\t0x49060\n#define _PIPE_A_OUTPUT_CSC_COEFF_BV\t0x49064\n#define _PIPE_A_OUTPUT_CSC_PREOFF_HI\t0x49068\n#define _PIPE_A_OUTPUT_CSC_PREOFF_ME\t0x4906c\n#define _PIPE_A_OUTPUT_CSC_PREOFF_LO\t0x49070\n#define _PIPE_A_OUTPUT_CSC_POSTOFF_HI\t0x49074\n#define _PIPE_A_OUTPUT_CSC_POSTOFF_ME\t0x49078\n#define _PIPE_A_OUTPUT_CSC_POSTOFF_LO\t0x4907c\n\n#define _PIPE_B_OUTPUT_CSC_COEFF_RY_GY\t0x49150\n#define _PIPE_B_OUTPUT_CSC_COEFF_BY\t0x49154\n#define _PIPE_B_OUTPUT_CSC_COEFF_RU_GU\t0x49158\n#define _PIPE_B_OUTPUT_CSC_COEFF_BU\t0x4915c\n#define _PIPE_B_OUTPUT_CSC_COEFF_RV_GV\t0x49160\n#define _PIPE_B_OUTPUT_CSC_COEFF_BV\t0x49164\n#define _PIPE_B_OUTPUT_CSC_PREOFF_HI\t0x49168\n#define _PIPE_B_OUTPUT_CSC_PREOFF_ME\t0x4916c\n#define _PIPE_B_OUTPUT_CSC_PREOFF_LO\t0x49170\n#define _PIPE_B_OUTPUT_CSC_POSTOFF_HI\t0x49174\n#define _PIPE_B_OUTPUT_CSC_POSTOFF_ME\t0x49178\n#define _PIPE_B_OUTPUT_CSC_POSTOFF_LO\t0x4917c\n\n#define PIPE_CSC_OUTPUT_COEFF_RY_GY(pipe)\t_MMIO_PIPE(pipe,\\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_RY_GY,\\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_RY_GY)\n#define PIPE_CSC_OUTPUT_COEFF_BY(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_BY, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_BY)\n#define PIPE_CSC_OUTPUT_COEFF_RU_GU(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_RU_GU, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_RU_GU)\n#define PIPE_CSC_OUTPUT_COEFF_BU(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_BU, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_BU)\n#define PIPE_CSC_OUTPUT_COEFF_RV_GV(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_RV_GV, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_RV_GV)\n#define PIPE_CSC_OUTPUT_COEFF_BV(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_COEFF_BV, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_COEFF_BV)\n#define PIPE_CSC_OUTPUT_PREOFF_HI(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_PREOFF_HI, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_PREOFF_HI)\n#define PIPE_CSC_OUTPUT_PREOFF_ME(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_PREOFF_ME, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_PREOFF_ME)\n#define PIPE_CSC_OUTPUT_PREOFF_LO(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_PREOFF_LO, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_PREOFF_LO)\n#define PIPE_CSC_OUTPUT_POSTOFF_HI(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_POSTOFF_HI, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_POSTOFF_HI)\n#define PIPE_CSC_OUTPUT_POSTOFF_ME(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_POSTOFF_ME, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_POSTOFF_ME)\n#define PIPE_CSC_OUTPUT_POSTOFF_LO(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t\t   _PIPE_A_OUTPUT_CSC_POSTOFF_LO, \\\n\t\t\t\t\t\t\t   _PIPE_B_OUTPUT_CSC_POSTOFF_LO)\n\n \n#define _PAL_PREC_INDEX_A\t0x4A400\n#define _PAL_PREC_INDEX_B\t0x4AC00\n#define _PAL_PREC_INDEX_C\t0x4B400\n#define   PAL_PREC_SPLIT_MODE\t\tREG_BIT(31)\n#define   PAL_PREC_AUTO_INCREMENT\tREG_BIT(15)\n#define   PAL_PREC_INDEX_VALUE_MASK\tREG_GENMASK(9, 0)\n#define   PAL_PREC_INDEX_VALUE(x)\tREG_FIELD_PREP(PAL_PREC_INDEX_VALUE_MASK, (x))\n#define _PAL_PREC_DATA_A\t0x4A404\n#define _PAL_PREC_DATA_B\t0x4AC04\n#define _PAL_PREC_DATA_C\t0x4B404\n \n#define _PAL_PREC_GC_MAX_A\t0x4A410\n#define _PAL_PREC_GC_MAX_B\t0x4AC10\n#define _PAL_PREC_GC_MAX_C\t0x4B410\n#define _PAL_PREC_EXT_GC_MAX_A\t0x4A420\n#define _PAL_PREC_EXT_GC_MAX_B\t0x4AC20\n#define _PAL_PREC_EXT_GC_MAX_C\t0x4B420\n#define _PAL_PREC_EXT2_GC_MAX_A\t0x4A430\n#define _PAL_PREC_EXT2_GC_MAX_B\t0x4AC30\n#define _PAL_PREC_EXT2_GC_MAX_C\t0x4B430\n\n#define PREC_PAL_INDEX(pipe)\t\t_MMIO_PIPE(pipe, _PAL_PREC_INDEX_A, _PAL_PREC_INDEX_B)\n#define PREC_PAL_DATA(pipe)\t\t_MMIO_PIPE(pipe, _PAL_PREC_DATA_A, _PAL_PREC_DATA_B)\n#define PREC_PAL_GC_MAX(pipe, i)\t_MMIO(_PIPE(pipe, _PAL_PREC_GC_MAX_A, _PAL_PREC_GC_MAX_B) + (i) * 4)  \n#define PREC_PAL_EXT_GC_MAX(pipe, i)\t_MMIO(_PIPE(pipe, _PAL_PREC_EXT_GC_MAX_A, _PAL_PREC_EXT_GC_MAX_B) + (i) * 4)  \n#define PREC_PAL_EXT2_GC_MAX(pipe, i)\t_MMIO(_PIPE(pipe, _PAL_PREC_EXT2_GC_MAX_A, _PAL_PREC_EXT2_GC_MAX_B) + (i) * 4)  \n\n#define _PRE_CSC_GAMC_INDEX_A\t0x4A484\n#define _PRE_CSC_GAMC_INDEX_B\t0x4AC84\n#define _PRE_CSC_GAMC_INDEX_C\t0x4B484\n#define   PRE_CSC_GAMC_AUTO_INCREMENT\tREG_BIT(10)\n#define   PRE_CSC_GAMC_INDEX_VALUE_MASK\tREG_GENMASK(7, 0)\n#define   PRE_CSC_GAMC_INDEX_VALUE(x)\tREG_FIELD_PREP(PRE_CSC_GAMC_INDEX_VALUE_MASK, (x))\n#define _PRE_CSC_GAMC_DATA_A\t0x4A488\n#define _PRE_CSC_GAMC_DATA_B\t0x4AC88\n#define _PRE_CSC_GAMC_DATA_C\t0x4B488\n\n#define PRE_CSC_GAMC_INDEX(pipe)\t_MMIO_PIPE(pipe, _PRE_CSC_GAMC_INDEX_A, _PRE_CSC_GAMC_INDEX_B)\n#define PRE_CSC_GAMC_DATA(pipe)\t\t_MMIO_PIPE(pipe, _PRE_CSC_GAMC_DATA_A, _PRE_CSC_GAMC_DATA_B)\n\n \n#define _PAL_PREC_MULTI_SEG_INDEX_A\t0x4A408\n#define _PAL_PREC_MULTI_SEG_INDEX_B\t0x4AC08\n#define   PAL_PREC_MULTI_SEG_AUTO_INCREMENT\tREG_BIT(15)\n#define   PAL_PREC_MULTI_SEG_INDEX_VALUE_MASK\tREG_GENMASK(4, 0)\n#define   PAL_PREC_MULTI_SEG_INDEX_VALUE(x)\tREG_FIELD_PREP(PAL_PREC_MULTI_SEG_INDEX_VALUE_MASK, (x))\n\n#define _PAL_PREC_MULTI_SEG_DATA_A\t0x4A40C\n#define _PAL_PREC_MULTI_SEG_DATA_B\t0x4AC0C\n \n\n#define PREC_PAL_MULTI_SEG_INDEX(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t_PAL_PREC_MULTI_SEG_INDEX_A, \\\n\t\t\t\t\t_PAL_PREC_MULTI_SEG_INDEX_B)\n#define PREC_PAL_MULTI_SEG_DATA(pipe)\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t_PAL_PREC_MULTI_SEG_DATA_A, \\\n\t\t\t\t\t_PAL_PREC_MULTI_SEG_DATA_B)\n\n#define _MMIO_PLANE_GAMC(plane, i, a, b)  _MMIO(_PIPE(plane, a, b) + (i) * 4)\n\n \n#define _PLANE_CSC_RY_GY_1_A\t0x70210\n#define _PLANE_CSC_RY_GY_2_A\t0x70310\n\n#define _PLANE_CSC_RY_GY_1_B\t0x71210\n#define _PLANE_CSC_RY_GY_2_B\t0x71310\n\n#define _PLANE_CSC_RY_GY_1(pipe)\t_PIPE(pipe, _PLANE_CSC_RY_GY_1_A, \\\n\t\t\t\t\t      _PLANE_CSC_RY_GY_1_B)\n#define _PLANE_CSC_RY_GY_2(pipe)\t_PIPE(pipe, _PLANE_CSC_RY_GY_2_A, \\\n\t\t\t\t\t      _PLANE_CSC_RY_GY_2_B)\n#define PLANE_CSC_COEFF(pipe, plane, index)\t_MMIO_PLANE(plane, \\\n\t\t\t\t\t\t\t    _PLANE_CSC_RY_GY_1(pipe) +  (index) * 4, \\\n\t\t\t\t\t\t\t    _PLANE_CSC_RY_GY_2(pipe) + (index) * 4)\n\n#define _PLANE_CSC_PREOFF_HI_1_A\t\t0x70228\n#define _PLANE_CSC_PREOFF_HI_2_A\t\t0x70328\n\n#define _PLANE_CSC_PREOFF_HI_1_B\t\t0x71228\n#define _PLANE_CSC_PREOFF_HI_2_B\t\t0x71328\n\n#define _PLANE_CSC_PREOFF_HI_1(pipe)\t_PIPE(pipe, _PLANE_CSC_PREOFF_HI_1_A, \\\n\t\t\t\t\t      _PLANE_CSC_PREOFF_HI_1_B)\n#define _PLANE_CSC_PREOFF_HI_2(pipe)\t_PIPE(pipe, _PLANE_CSC_PREOFF_HI_2_A, \\\n\t\t\t\t\t      _PLANE_CSC_PREOFF_HI_2_B)\n#define PLANE_CSC_PREOFF(pipe, plane, index)\t_MMIO_PLANE(plane, _PLANE_CSC_PREOFF_HI_1(pipe) + \\\n\t\t\t\t\t\t\t    (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \\\n\t\t\t\t\t\t\t    (index) * 4)\n\n#define _PLANE_CSC_POSTOFF_HI_1_A\t\t0x70234\n#define _PLANE_CSC_POSTOFF_HI_2_A\t\t0x70334\n\n#define _PLANE_CSC_POSTOFF_HI_1_B\t\t0x71234\n#define _PLANE_CSC_POSTOFF_HI_2_B\t\t0x71334\n\n#define _PLANE_CSC_POSTOFF_HI_1(pipe)\t_PIPE(pipe, _PLANE_CSC_POSTOFF_HI_1_A, \\\n\t\t\t\t\t      _PLANE_CSC_POSTOFF_HI_1_B)\n#define _PLANE_CSC_POSTOFF_HI_2(pipe)\t_PIPE(pipe, _PLANE_CSC_POSTOFF_HI_2_A, \\\n\t\t\t\t\t      _PLANE_CSC_POSTOFF_HI_2_B)\n#define PLANE_CSC_POSTOFF(pipe, plane, index)\t_MMIO_PLANE(plane, _PLANE_CSC_POSTOFF_HI_1(pipe) + \\\n\t\t\t\t\t\t\t    (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \\\n\t\t\t\t\t\t\t    (index) * 4)\n\n#define _PIPE_A_WGC_C01_C00\t0x600B0  \n#define _PIPE_A_WGC_C02\t\t0x600B4  \n#define _PIPE_A_WGC_C11_C10\t0x600B8  \n#define _PIPE_A_WGC_C12\t\t0x600BC  \n#define _PIPE_A_WGC_C21_C20\t0x600C0  \n#define _PIPE_A_WGC_C22\t\t0x600C4  \n\n#define PIPE_WGC_C01_C00(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C01_C00)\n#define PIPE_WGC_C02(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C02)\n#define PIPE_WGC_C11_C10(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C11_C10)\n#define PIPE_WGC_C12(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C12)\n#define PIPE_WGC_C21_C20(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C21_C20)\n#define PIPE_WGC_C22(pipe)\t\t_MMIO_TRANS2(pipe, _PIPE_A_WGC_C22)\n\n \n#define _CGM_PIPE_A_CSC_COEFF01\t(VLV_DISPLAY_BASE + 0x67900)\n#define _CGM_PIPE_A_CSC_COEFF23\t(VLV_DISPLAY_BASE + 0x67904)\n#define _CGM_PIPE_A_CSC_COEFF45\t(VLV_DISPLAY_BASE + 0x67908)\n#define _CGM_PIPE_A_CSC_COEFF67\t(VLV_DISPLAY_BASE + 0x6790C)\n#define _CGM_PIPE_A_CSC_COEFF8\t(VLV_DISPLAY_BASE + 0x67910)\n#define _CGM_PIPE_A_DEGAMMA\t(VLV_DISPLAY_BASE + 0x66000)\n \n#define   CGM_PIPE_DEGAMMA_GREEN_LDW_MASK\tREG_GENMASK(29, 16)\n#define   CGM_PIPE_DEGAMMA_BLUE_LDW_MASK\tREG_GENMASK(13, 0)\n \n#define   CGM_PIPE_DEGAMMA_RED_UDW_MASK\t\tREG_GENMASK(13, 0)\n#define _CGM_PIPE_A_GAMMA\t(VLV_DISPLAY_BASE + 0x67000)\n \n#define   CGM_PIPE_GAMMA_GREEN_LDW_MASK\t\tREG_GENMASK(25, 16)\n#define   CGM_PIPE_GAMMA_BLUE_LDW_MASK\t\tREG_GENMASK(9, 0)\n \n#define   CGM_PIPE_GAMMA_RED_UDW_MASK\t\tREG_GENMASK(9, 0)\n#define _CGM_PIPE_A_MODE\t(VLV_DISPLAY_BASE + 0x67A00)\n#define   CGM_PIPE_MODE_GAMMA\t(1 << 2)\n#define   CGM_PIPE_MODE_CSC\t(1 << 1)\n#define   CGM_PIPE_MODE_DEGAMMA\t(1 << 0)\n\n#define _CGM_PIPE_B_CSC_COEFF01\t(VLV_DISPLAY_BASE + 0x69900)\n#define _CGM_PIPE_B_CSC_COEFF23\t(VLV_DISPLAY_BASE + 0x69904)\n#define _CGM_PIPE_B_CSC_COEFF45\t(VLV_DISPLAY_BASE + 0x69908)\n#define _CGM_PIPE_B_CSC_COEFF67\t(VLV_DISPLAY_BASE + 0x6990C)\n#define _CGM_PIPE_B_CSC_COEFF8\t(VLV_DISPLAY_BASE + 0x69910)\n#define _CGM_PIPE_B_DEGAMMA\t(VLV_DISPLAY_BASE + 0x68000)\n#define _CGM_PIPE_B_GAMMA\t(VLV_DISPLAY_BASE + 0x69000)\n#define _CGM_PIPE_B_MODE\t(VLV_DISPLAY_BASE + 0x69A00)\n\n#define CGM_PIPE_CSC_COEFF01(pipe)\t_MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF01, _CGM_PIPE_B_CSC_COEFF01)\n#define CGM_PIPE_CSC_COEFF23(pipe)\t_MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF23, _CGM_PIPE_B_CSC_COEFF23)\n#define CGM_PIPE_CSC_COEFF45(pipe)\t_MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF45, _CGM_PIPE_B_CSC_COEFF45)\n#define CGM_PIPE_CSC_COEFF67(pipe)\t_MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF67, _CGM_PIPE_B_CSC_COEFF67)\n#define CGM_PIPE_CSC_COEFF8(pipe)\t_MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF8, _CGM_PIPE_B_CSC_COEFF8)\n#define CGM_PIPE_DEGAMMA(pipe, i, w)\t_MMIO(_PIPE(pipe, _CGM_PIPE_A_DEGAMMA, _CGM_PIPE_B_DEGAMMA) + (i) * 8 + (w) * 4)\n#define CGM_PIPE_GAMMA(pipe, i, w)\t_MMIO(_PIPE(pipe, _CGM_PIPE_A_GAMMA, _CGM_PIPE_B_GAMMA) + (i) * 8 + (w) * 4)\n#define CGM_PIPE_MODE(pipe)\t\t_MMIO_PIPE(pipe, _CGM_PIPE_A_MODE, _CGM_PIPE_B_MODE)\n\n \n#define GEN4_TIMESTAMP\t\t_MMIO(0x2358)\n#define ILK_TIMESTAMP_HI\t_MMIO(0x70070)\n#define IVB_TIMESTAMP_CTR\t_MMIO(0x44070)\n\n#define GEN9_TIMESTAMP_OVERRIDE\t\t\t\t_MMIO(0x44074)\n#define  GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_SHIFT\t0\n#define  GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_MASK\t0x3ff\n#define  GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_SHIFT\t12\n#define  GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_MASK\t(0xf << 12)\n\n \n#define _PIPE_FRMTMSTMP_A\t\t0x70048\n#define _PIPE_FRMTMSTMP_B\t\t0x71048\n#define PIPE_FRMTMSTMP(pipe)\t\t\\\n\t_MMIO_PIPE(pipe, _PIPE_FRMTMSTMP_A, _PIPE_FRMTMSTMP_B)\n\n \n#define _PIPE_FLIPTMSTMP_A\t\t0x7004C\n#define _PIPE_FLIPTMSTMP_B\t\t0x7104C\n#define PIPE_FLIPTMSTMP(pipe)\t\t\\\n\t_MMIO_PIPE(pipe, _PIPE_FLIPTMSTMP_A, _PIPE_FLIPTMSTMP_B)\n\n \n#define _PIPE_FLIPDONETMSTMP_A\t\t0x70054\n#define _PIPE_FLIPDONETMSTMP_B\t\t0x71054\n#define PIPE_FLIPDONETIMSTMP(pipe)\t\\\n\t_MMIO_PIPE(pipe, _PIPE_FLIPDONETMSTMP_A, _PIPE_FLIPDONETMSTMP_B)\n\n#define _VLV_PIPE_MSA_MISC_A\t\t\t0x70048\n#define VLV_PIPE_MSA_MISC(pipe)\t\t\\\n\t\t\t_MMIO_PIPE2(pipe, _VLV_PIPE_MSA_MISC_A)\n#define   VLV_MSA_MISC1_HW_ENABLE\t\t\tREG_BIT(31)\n#define   VLV_MSA_MISC1_SW_S3D_MASK\t\t\tREG_GENMASK(2, 0)  \n\n#define GGC\t\t\t\t_MMIO(0x108040)\n#define   GMS_MASK\t\t\tREG_GENMASK(15, 8)\n#define   GGMS_MASK\t\t\tREG_GENMASK(7, 6)\n\n#define GEN12_GSMBASE\t\t\t_MMIO(0x108100)\n#define GEN12_DSMBASE\t\t\t_MMIO(0x1080C0)\n#define   GEN12_BDSM_MASK\t\tREG_GENMASK64(63, 20)\n\n#define XEHP_CLOCK_GATE_DIS\t\t_MMIO(0x101014)\n#define   SGSI_SIDECLK_DIS\t\tREG_BIT(17)\n#define   SGGI_DIS\t\t\tREG_BIT(15)\n#define   SGR_DIS\t\t\tREG_BIT(13)\n\n#define _ICL_PHY_MISC_A\t\t0x64C00\n#define _ICL_PHY_MISC_B\t\t0x64C04\n#define _DG2_PHY_MISC_TC1\t0x64C14  \n#define ICL_PHY_MISC(port)\t_MMIO_PORT(port, _ICL_PHY_MISC_A, _ICL_PHY_MISC_B)\n#define DG2_PHY_MISC(port)\t((port) == PHY_E ? _MMIO(_DG2_PHY_MISC_TC1) : \\\n\t\t\t\t ICL_PHY_MISC(port))\n#define  ICL_PHY_MISC_MUX_DDID\t\t\t(1 << 28)\n#define  ICL_PHY_MISC_DE_IO_COMP_PWR_DOWN\t(1 << 23)\n#define  DG2_PHY_DP_TX_ACK_MASK\t\t\tREG_GENMASK(23, 20)\n\n#define PORT_TX_DFLEXDPSP(fia)\t\t\t_MMIO_FIA((fia), 0x008A0)\n#define   MODULAR_FIA_MASK\t\t\t(1 << 4)\n#define   TC_LIVE_STATE_TBT(idx)\t\t(1 << ((idx) * 8 + 6))\n#define   TC_LIVE_STATE_TC(idx)\t\t\t(1 << ((idx) * 8 + 5))\n#define   DP_LANE_ASSIGNMENT_SHIFT(idx)\t\t((idx) * 8)\n#define   DP_LANE_ASSIGNMENT_MASK(idx)\t\t(0xf << ((idx) * 8))\n#define   DP_LANE_ASSIGNMENT(idx, x)\t\t((x) << ((idx) * 8))\n\n#define PORT_TX_DFLEXDPPMS(fia)\t\t\t_MMIO_FIA((fia), 0x00890)\n#define   DP_PHY_MODE_STATUS_COMPLETED(idx)\t(1 << (idx))\n\n#define PORT_TX_DFLEXDPCSSS(fia)\t\t_MMIO_FIA((fia), 0x00894)\n#define   DP_PHY_MODE_STATUS_NOT_SAFE(idx)\t(1 << (idx))\n\n#define PORT_TX_DFLEXPA1(fia)\t\t\t_MMIO_FIA((fia), 0x00880)\n#define   DP_PIN_ASSIGNMENT_SHIFT(idx)\t\t((idx) * 4)\n#define   DP_PIN_ASSIGNMENT_MASK(idx)\t\t(0xf << ((idx) * 4))\n#define   DP_PIN_ASSIGNMENT(idx, x)\t\t((x) << ((idx) * 4))\n\n#define _TCSS_DDI_STATUS_1\t\t\t0x161500\n#define _TCSS_DDI_STATUS_2\t\t\t0x161504\n#define TCSS_DDI_STATUS(tc)\t\t\t_MMIO(_PICK_EVEN(tc, \\\n\t\t\t\t\t\t\t\t _TCSS_DDI_STATUS_1, \\\n\t\t\t\t\t\t\t\t _TCSS_DDI_STATUS_2))\n#define  TCSS_DDI_STATUS_READY\t\t\tREG_BIT(2)\n#define  TCSS_DDI_STATUS_HPD_LIVE_STATUS_TBT\tREG_BIT(1)\n#define  TCSS_DDI_STATUS_HPD_LIVE_STATUS_ALT\tREG_BIT(0)\n\n#define PRIMARY_SPI_TRIGGER\t\t\t_MMIO(0x102040)\n#define PRIMARY_SPI_ADDRESS\t\t\t_MMIO(0x102080)\n#define PRIMARY_SPI_REGIONID\t\t\t_MMIO(0x102084)\n#define SPI_STATIC_REGIONS\t\t\t_MMIO(0x102090)\n#define   OPTIONROM_SPI_REGIONID_MASK\t\tREG_GENMASK(7, 0)\n#define OROM_OFFSET\t\t\t\t_MMIO(0x1020c0)\n#define   OROM_OFFSET_MASK\t\t\tREG_GENMASK(20, 16)\n\n#define CLKREQ_POLICY\t\t\t_MMIO(0x101038)\n#define  CLKREQ_POLICY_MEM_UP_OVRD\tREG_BIT(1)\n\n#define CLKGATE_DIS_MISC\t\t\t_MMIO(0x46534)\n#define  CLKGATE_DIS_MISC_DMASC_GATING_DIS\tREG_BIT(21)\n\n#define _MTL_CLKGATE_DIS_TRANS_A\t\t\t0x604E8\n#define _MTL_CLKGATE_DIS_TRANS_B\t\t\t0x614E8\n#define MTL_CLKGATE_DIS_TRANS(trans)\t\t\t_MMIO_TRANS2(trans, _MTL_CLKGATE_DIS_TRANS_A)\n#define  MTL_CLKGATE_DIS_TRANS_DMASC_GATING_DIS\t\tREG_BIT(7)\n\n#define MTL_MEM_SS_INFO_GLOBAL\t\t\t_MMIO(0x45700)\n#define   MTL_N_OF_ENABLED_QGV_POINTS_MASK\tREG_GENMASK(11, 8)\n#define   MTL_N_OF_POPULATED_CH_MASK\t\tREG_GENMASK(7, 4)\n#define   MTL_DDR_TYPE_MASK\t\t\tREG_GENMASK(3, 0)\n\n#define MTL_MEM_SS_INFO_QGV_POINT_OFFSET\t0x45710\n#define MTL_MEM_SS_INFO_QGV_POINT_LOW(point)\t_MMIO(MTL_MEM_SS_INFO_QGV_POINT_OFFSET + (point) * 8)\n#define   MTL_TRCD_MASK\t\t\tREG_GENMASK(31, 24)\n#define   MTL_TRP_MASK\t\t\tREG_GENMASK(23, 16)\n#define   MTL_DCLK_MASK\t\t\tREG_GENMASK(15, 0)\n\n#define MTL_MEM_SS_INFO_QGV_POINT_HIGH(point)\t_MMIO(MTL_MEM_SS_INFO_QGV_POINT_OFFSET + (point) * 8 + 4)\n#define   MTL_TRAS_MASK\t\t\tREG_GENMASK(16, 8)\n#define   MTL_TRDPRE_MASK\t\tREG_GENMASK(7, 0)\n\n#define MTL_MEDIA_GSI_BASE\t\t0x380000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}