# NPTEL Digital Circuits Week 07 Assignment Answers

Are you looking for NPTEL Digital Circuits Week 07 Assignment Answers? This repository will help you find your answers and solutions for Week 07 of the Digital Circuits course. We provide detailed solutions to help you complete your assignments efficiently.



<figure class="aligncenter size-large is-resized"><img decoding="async" width="1024" height="576" src="https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-2-1024x576.webp" alt="Digital Circuits Week 7 Nptel Assignment Answers" class="wp-image-13637" title="Digital Circuits Week 7 Nptel Assignment Answers 1" srcset="https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-2-1024x576.webp 1024w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-2-300x169.webp 300w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-2-768x432.webp 768w, https://progiez.com/wp-content/uploads/2024/09/Digital-Circuits-nptel-assignment-answers-week-6-2.webp 1280w" sizes="(max-width: 1024px) 100vw, 1024px"><figcaption class="wp-element-caption">Digital Circuits Week 7 Nptel Assignment Answers</figcaption></figure>

## **<mark class="has-inline-color has-vivid-red-color"><span class="stk-highlight">Digital Circuits Week 7 Nptel Assignment Answers</span></mark> (July-Dec 2024)**

* * *

**Q1.**‘Modulus (MOD) value of the 5-bit ring counter is  
A) 10  
B) 50  
C) 5  
D) 6

**Answer: Updating Soon**

* * *

**Q2. **The contents of the following registers (Q4Q3Q2Q1Qo) after two clock transitions are.  
(Assume initial values of all flip-flops are logic 1).

A)11110  
B) 11001  
C) 11010  
D)11100

**Answer:**\

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q3**The minimum number of flip-flops required to design a mod-150 counter?  
A)S  
B) 7  
C) 6  
D) 15

**Answer:**

* * *

**Q4** A MOD-2 and MOD-5 up counter when cascaded together results in a MOD ***\_\_\_\_\_\_\_\_\_*** counter. (In integer)

a) 7

b) 2

c) 10

d) 5

**Answer:**

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q5.**‘‘What is the output (QxQsQcQo) sequence of the following circuit after 5 clock transitions?  
(Assume initial output state of the all FFs are logic ‘0’.

A) 0001  
B) 1000  
C)1110  
D)0110

**Answer:**

* * *

**Q6**.‘Which of the state diagram represents the following circuit?

**Answer :**

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q7. **A finite state machine (FSM) is implemented using the D flip-flops A and B. and logic gates, as shown in the figure below.

Assume that Xp is held at logic ‘1° throughout the operation of the FSM. When the FSM  
initialized to the state QaQp=00 and clocked, after two clock cycles, what will the output?  
A) 00  
B) 11  
0) 10  
D) 01

**Answer:**

* * *

**Q8. **The following circuits acts as…………………………..  
a) Ring counter  
b) Johnson ring counter  
¢) Circular shift register  
d) Mod-3 counter.

**Answer:**

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q9. **What is the modulus value of 5-bit Johnson counter?  
A) 4  
B) 6  
C) 8  
D) 10

**Answer:**

* * *

**Q10.**Initially. outputs of all the flip-flops are reset to logic 0. What is the output (AB) after 3 clock  
transitions? |  
a) 00   
b) 01   
c) 10  
d) 11

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-7-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q11.**Which of the following sequence (Q1Qo) produced by the below circuit?

A) 00,01,10,11,00  
B) 00,01,10,00,01  
C) 00,01,11,00,01  
D) 00,10,11,00,10

**Answer :**

* * *

**Q12**.The current state of Qa Qs of a two JK flip-flop system is 00. Identify the sequence produced by QaQs.

A) 00,01, 10, 11, 00, 01  
B) 00. 11, 10, 01, 00, 11  
C) 00, 11,01, 10, 00, 11  
D) 00,01, 11, 10, 00, 11

**Answer:** [Click here to view Answers](https://progiez.com/digital-circuits-week-7-nptel-assignment-answers)

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

* * *

**Q13.**Which of the following is not an application of a shift register circuit?  
A) Serial to parallel converter  
B) Sequence generator  
C) Look ahead carry adder  
D) Delay unit

**Answer:**

* * *

**Q14.**A counter is constructed with three D flip-flops. The input-output pairs are named (Do. Qo). (D1.  
Q1). (D2. Q2). where the subscripts 0 denotes the least significant bit. The output sequence is  
desired to be the grey code sequence 000, 001, 011, 010, 110, 111, 101, and 100 repeating periodically. Note that the bits are listed in the Q2Q1Qo format. The combinational logic expression for Dr is.

a.  
b.  
c.  
d.

**Answer:**

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 7 Nptel Assignment Answers</mark></mark>**

* * *

**Q15.** Which of the following sequence generated at the output by the below circuit. Assume initial state (Q3 Q2 Q1 Qo) of the circuit is 0001.

a) 0,1,1,1,1,0……  
b) 0,0,1,1,1,1.  
c) 0.0.0.1,1,1……  
d) 1,0,0,0,1,0. …..

**Answer: ** 

* * *

**<mark class="has-inline-color has-vivid-red-color">For answers or latest updates join our telegram channel:<span> </span><a href="https://telegram.me/nptel_assignments" target="_blank" rel="noreferrer noopener">Click here to join</a></mark>**

**<mark class="has-inline-color has-vivid-red-color"><mark class="has-inline-color has-vivid-red-color">These are Digital Circuits Week 7 Nptel Assignment Answers</mark></mark>**

All Weeks of Digital Circuits: [Click here](https://progiez.com/nptel-assignment-answers/digital-circuits)

For answers to additional Nptel courses, please refer to this link: [NPTEL Assignment Answ](https://progiez.com/nptel-assignment-answers)
