// File Name:   ALU_Add.v //testbench
 //File Name:   ALU_Add.v
//`timescale 1ns/10ps 
module RCAdd_tb; 
reg [7:0] in_a, in_b;  //A and B
reg [4:0] in_c         // select
wire [7:0] out_res_rc; // Output 

initial 
begin 
in_a =>


end 
RCAdd rc_adder(in_a, in_b, out_res_rc); 
endmodule 
