OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_comb_16/runs/RUN_2023.12.07_18.33.31/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/facundo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[WARNING STA-0337] port 'clk' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_comb_16
Die area:                 ( 0 0 ) ( 174965 185685 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3812
Number of terminals:      66
Number of snets:          2
Number of nets:           1502

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 311.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 46881.
[INFO DRT-0033] mcon shape region query size = 42894.
[INFO DRT-0033] met1 shape region query size = 8424.
[INFO DRT-0033] via shape region query size = 1220.
[INFO DRT-0033] met2 shape region query size = 764.
[INFO DRT-0033] via2 shape region query size = 976.
[INFO DRT-0033] met3 shape region query size = 764.
[INFO DRT-0033] via3 shape region query size = 976.
[INFO DRT-0033] met4 shape region query size = 292.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1162 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 293 unique inst patterns.
[INFO DRT-0084]   Complete 915 groups.
#scanned instances     = 3812
#unique  instances     = 311
#stdCellGenAp          = 8832
#stdCellValidPlanarAp  = 55
#stdCellValidViaAp     = 6877
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5445
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:37, memory = 133.14 (MB), peak = 133.14 (MB)

Number of guides:     10663

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 26 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3875.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2924.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1493.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 94.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 25.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5393 vertical wires in 1 frboxes and 3018 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 568 vertical wires in 1 frboxes and 1119 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.14 (MB), peak = 150.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.14 (MB), peak = 150.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 217.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 241.33 (MB).
    Completing 30% with 220 violations.
    elapsed time = 00:00:09, memory = 229.79 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:13, memory = 280.54 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:17, memory = 267.53 (MB).
    Completing 60% with 453 violations.
    elapsed time = 00:00:20, memory = 265.38 (MB).
    Completing 70% with 453 violations.
    elapsed time = 00:00:25, memory = 255.77 (MB).
    Completing 80% with 659 violations.
    elapsed time = 00:00:27, memory = 256.43 (MB).
    Completing 90% with 659 violations.
    elapsed time = 00:00:28, memory = 273.68 (MB).
    Completing 100% with 833 violations.
    elapsed time = 00:00:35, memory = 214.41 (MB).
[INFO DRT-0199]   Number of violations = 1023.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       13      0    202     14      3
Recheck              0      0    136     53      1
Short                0      0    565     33      0
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:35, memory = 511.04 (MB), peak = 511.04 (MB)
Total wire length = 39149 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19313 um.
Total wire length on LAYER met2 = 17118 um.
Total wire length on LAYER met3 = 1409 um.
Total wire length on LAYER met4 = 1308 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10823.
Up-via summary (total 10823):.

------------------------
 FR_MASTERSLICE        0
            li1     5434
           met1     5211
           met2      127
           met3       51
           met4        0
------------------------
                   10823


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1023 violations.
    elapsed time = 00:00:01, memory = 534.66 (MB).
    Completing 20% with 1023 violations.
    elapsed time = 00:00:13, memory = 534.66 (MB).
    Completing 30% with 859 violations.
    elapsed time = 00:00:13, memory = 534.66 (MB).
    Completing 40% with 859 violations.
    elapsed time = 00:00:17, memory = 576.91 (MB).
    Completing 50% with 859 violations.
    elapsed time = 00:00:22, memory = 585.91 (MB).
    Completing 60% with 735 violations.
    elapsed time = 00:00:23, memory = 551.16 (MB).
    Completing 70% with 735 violations.
    elapsed time = 00:00:28, memory = 558.41 (MB).
    Completing 80% with 618 violations.
    elapsed time = 00:00:31, memory = 547.59 (MB).
    Completing 90% with 618 violations.
    elapsed time = 00:00:33, memory = 579.09 (MB).
    Completing 100% with 487 violations.
    elapsed time = 00:00:34, memory = 507.17 (MB).
[INFO DRT-0199]   Number of violations = 487.
Viol/Layer        met1   met2
Metal Spacing       97     12
Short              362     16
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:34, memory = 510.92 (MB), peak = 585.91 (MB)
Total wire length = 38768 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19155 um.
Total wire length on LAYER met2 = 16937 um.
Total wire length on LAYER met3 = 1423 um.
Total wire length on LAYER met4 = 1251 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10704.
Up-via summary (total 10704):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5112
           met2      121
           met3       46
           met4        0
------------------------
                   10704


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 487 violations.
    elapsed time = 00:00:00, memory = 510.92 (MB).
    Completing 20% with 487 violations.
    elapsed time = 00:00:00, memory = 553.67 (MB).
    Completing 30% with 487 violations.
    elapsed time = 00:00:00, memory = 554.17 (MB).
    Completing 40% with 489 violations.
    elapsed time = 00:00:10, memory = 508.40 (MB).
    Completing 50% with 489 violations.
    elapsed time = 00:00:14, memory = 554.15 (MB).
    Completing 60% with 489 violations.
    elapsed time = 00:00:15, memory = 554.15 (MB).
    Completing 70% with 460 violations.
    elapsed time = 00:00:16, memory = 517.49 (MB).
    Completing 80% with 460 violations.
    elapsed time = 00:00:22, memory = 571.99 (MB).
    Completing 90% with 498 violations.
    elapsed time = 00:00:26, memory = 556.55 (MB).
    Completing 100% with 535 violations.
    elapsed time = 00:00:29, memory = 508.16 (MB).
[INFO DRT-0199]   Number of violations = 535.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0     92     17
Short                0    404     19
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:30, memory = 511.16 (MB), peak = 586.93 (MB)
Total wire length = 38597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19089 um.
Total wire length on LAYER met2 = 16844 um.
Total wire length on LAYER met3 = 1400 um.
Total wire length on LAYER met4 = 1263 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10678.
Up-via summary (total 10678):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5087
           met2      119
           met3       47
           met4        0
------------------------
                   10678


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 535 violations.
    elapsed time = 00:00:01, memory = 550.91 (MB).
    Completing 20% with 535 violations.
    elapsed time = 00:00:09, memory = 591.53 (MB).
    Completing 30% with 406 violations.
    elapsed time = 00:00:10, memory = 523.04 (MB).
    Completing 40% with 406 violations.
    elapsed time = 00:00:15, memory = 573.92 (MB).
    Completing 50% with 406 violations.
    elapsed time = 00:00:18, memory = 568.85 (MB).
    Completing 60% with 275 violations.
    elapsed time = 00:00:20, memory = 568.06 (MB).
    Completing 70% with 275 violations.
    elapsed time = 00:00:26, memory = 564.54 (MB).
    Completing 80% with 179 violations.
    elapsed time = 00:00:26, memory = 535.51 (MB).
    Completing 90% with 179 violations.
    elapsed time = 00:00:29, memory = 562.63 (MB).
    Completing 100% with 72 violations.
    elapsed time = 00:00:33, memory = 507.61 (MB).
[INFO DRT-0199]   Number of violations = 72.
Viol/Layer        met1
Metal Spacing       30
Short               42
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:33, memory = 508.61 (MB), peak = 591.53 (MB)
Total wire length = 38667 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18401 um.
Total wire length on LAYER met2 = 17025 um.
Total wire length on LAYER met3 = 1975 um.
Total wire length on LAYER met4 = 1265 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10986.
Up-via summary (total 10986):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5282
           met2      231
           met3       48
           met4        0
------------------------
                   10986


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 72 violations.
    elapsed time = 00:00:00, memory = 508.61 (MB).
    Completing 20% with 72 violations.
    elapsed time = 00:00:05, memory = 508.61 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:05, memory = 508.61 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:07, memory = 569.61 (MB).
    Completing 50% with 58 violations.
    elapsed time = 00:00:08, memory = 563.95 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:08, memory = 507.96 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:11, memory = 507.96 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:11, memory = 507.96 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:12, memory = 524.08 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:16, memory = 524.08 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met2
Metal Spacing        7      3
Short               12      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:16, memory = 524.08 (MB), peak = 591.53 (MB)
Total wire length = 38681 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18314 um.
Total wire length on LAYER met2 = 17036 um.
Total wire length on LAYER met3 = 2065 um.
Total wire length on LAYER met4 = 1264 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10992.
Up-via summary (total 10992):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5282
           met2      237
           met3       48
           met4        0
------------------------
                   10992


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 524.08 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 524.08 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 524.08 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 524.08 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:02, memory = 524.08 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 524.08 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 524.08 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 524.08 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:03, memory = 524.08 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 524.08 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 524.08 (MB), peak = 591.53 (MB)
Total wire length = 38687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18311 um.
Total wire length on LAYER met2 = 17033 um.
Total wire length on LAYER met3 = 2076 um.
Total wire length on LAYER met4 = 1264 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10994.
Up-via summary (total 10994):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5281
           met2      240
           met3       48
           met4        0
------------------------
                   10994


[INFO DRT-0198] Complete detail routing.
Total wire length = 38687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18311 um.
Total wire length on LAYER met2 = 17033 um.
Total wire length on LAYER met3 = 2076 um.
Total wire length on LAYER met4 = 1264 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10994.
Up-via summary (total 10994):.

------------------------
 FR_MASTERSLICE        0
            li1     5425
           met1     5281
           met2      240
           met3       48
           met4        0
------------------------
                   10994


[INFO DRT-0267] cpu time = 00:03:38, elapsed time = 00:02:35, memory = 524.08 (MB), peak = 591.53 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_comb_16/runs/RUN_2023.12.07_18.33.31/results/routing/mult_comb_16.odb'…
Writing netlist to '/openlane/designs/mult_comb_16/runs/RUN_2023.12.07_18.33.31/results/routing/mult_comb_16.nl.v'…
Writing powered netlist to '/openlane/designs/mult_comb_16/runs/RUN_2023.12.07_18.33.31/results/routing/mult_comb_16.pnl.v'…
Writing layout to '/openlane/designs/mult_comb_16/runs/RUN_2023.12.07_18.33.31/results/routing/mult_comb_16.def'…
