// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AttentionMatmulReadA_HH_
#define _AttentionMatmulReadA_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct AttentionMatmulReadA : public sc_module {
    // Port declarations 226
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<512> > in_0_V_data_V_dout;
    sc_in< sc_logic > in_0_V_data_V_empty_n;
    sc_out< sc_logic > in_0_V_data_V_read;
    sc_in< sc_lv<8> > in_0_V_id_V_dout;
    sc_in< sc_logic > in_0_V_id_V_empty_n;
    sc_out< sc_logic > in_0_V_id_V_read;
    sc_in< sc_lv<8> > in_0_V_dest_V_dout;
    sc_in< sc_logic > in_0_V_dest_V_empty_n;
    sc_out< sc_logic > in_0_V_dest_V_read;
    sc_in< sc_lv<16> > in_0_V_user_V_dout;
    sc_in< sc_logic > in_0_V_user_V_empty_n;
    sc_out< sc_logic > in_0_V_user_V_read;
    sc_in< sc_lv<1> > in_0_V_last_V_dout;
    sc_in< sc_logic > in_0_V_last_V_empty_n;
    sc_out< sc_logic > in_0_V_last_V_read;
    sc_out< sc_lv<32> > out_n_r_V_V_din;
    sc_in< sc_logic > out_n_r_V_V_full_n;
    sc_out< sc_logic > out_n_r_V_V_write;
    sc_out< sc_lv<32> > out_compute_n_r_0_V_V_din;
    sc_in< sc_logic > out_compute_n_r_0_V_V_full_n;
    sc_out< sc_logic > out_compute_n_r_0_V_V_write;
    sc_out< sc_lv<32> > out_write_n_r_V_V_din;
    sc_in< sc_logic > out_write_n_r_V_V_full_n;
    sc_out< sc_logic > out_write_n_r_V_V_write;
    sc_out< sc_lv<8> > out_0_V_V_din;
    sc_in< sc_logic > out_0_V_V_full_n;
    sc_out< sc_logic > out_0_V_V_write;
    sc_out< sc_lv<8> > out_1_V_V_din;
    sc_in< sc_logic > out_1_V_V_full_n;
    sc_out< sc_logic > out_1_V_V_write;
    sc_out< sc_lv<8> > out_2_V_V_din;
    sc_in< sc_logic > out_2_V_V_full_n;
    sc_out< sc_logic > out_2_V_V_write;
    sc_out< sc_lv<8> > out_3_V_V_din;
    sc_in< sc_logic > out_3_V_V_full_n;
    sc_out< sc_logic > out_3_V_V_write;
    sc_out< sc_lv<8> > out_4_V_V_din;
    sc_in< sc_logic > out_4_V_V_full_n;
    sc_out< sc_logic > out_4_V_V_write;
    sc_out< sc_lv<8> > out_5_V_V_din;
    sc_in< sc_logic > out_5_V_V_full_n;
    sc_out< sc_logic > out_5_V_V_write;
    sc_out< sc_lv<8> > out_6_V_V_din;
    sc_in< sc_logic > out_6_V_V_full_n;
    sc_out< sc_logic > out_6_V_V_write;
    sc_out< sc_lv<8> > out_7_V_V_din;
    sc_in< sc_logic > out_7_V_V_full_n;
    sc_out< sc_logic > out_7_V_V_write;
    sc_out< sc_lv<8> > out_8_V_V_din;
    sc_in< sc_logic > out_8_V_V_full_n;
    sc_out< sc_logic > out_8_V_V_write;
    sc_out< sc_lv<8> > out_9_V_V_din;
    sc_in< sc_logic > out_9_V_V_full_n;
    sc_out< sc_logic > out_9_V_V_write;
    sc_out< sc_lv<8> > out_10_V_V_din;
    sc_in< sc_logic > out_10_V_V_full_n;
    sc_out< sc_logic > out_10_V_V_write;
    sc_out< sc_lv<8> > out_11_V_V_din;
    sc_in< sc_logic > out_11_V_V_full_n;
    sc_out< sc_logic > out_11_V_V_write;
    sc_out< sc_lv<8> > out_12_V_V_din;
    sc_in< sc_logic > out_12_V_V_full_n;
    sc_out< sc_logic > out_12_V_V_write;
    sc_out< sc_lv<8> > out_13_V_V_din;
    sc_in< sc_logic > out_13_V_V_full_n;
    sc_out< sc_logic > out_13_V_V_write;
    sc_out< sc_lv<8> > out_14_V_V_din;
    sc_in< sc_logic > out_14_V_V_full_n;
    sc_out< sc_logic > out_14_V_V_write;
    sc_out< sc_lv<8> > out_15_V_V_din;
    sc_in< sc_logic > out_15_V_V_full_n;
    sc_out< sc_logic > out_15_V_V_write;
    sc_out< sc_lv<8> > out_16_V_V_din;
    sc_in< sc_logic > out_16_V_V_full_n;
    sc_out< sc_logic > out_16_V_V_write;
    sc_out< sc_lv<8> > out_17_V_V_din;
    sc_in< sc_logic > out_17_V_V_full_n;
    sc_out< sc_logic > out_17_V_V_write;
    sc_out< sc_lv<8> > out_18_V_V_din;
    sc_in< sc_logic > out_18_V_V_full_n;
    sc_out< sc_logic > out_18_V_V_write;
    sc_out< sc_lv<8> > out_19_V_V_din;
    sc_in< sc_logic > out_19_V_V_full_n;
    sc_out< sc_logic > out_19_V_V_write;
    sc_out< sc_lv<8> > out_20_V_V_din;
    sc_in< sc_logic > out_20_V_V_full_n;
    sc_out< sc_logic > out_20_V_V_write;
    sc_out< sc_lv<8> > out_21_V_V_din;
    sc_in< sc_logic > out_21_V_V_full_n;
    sc_out< sc_logic > out_21_V_V_write;
    sc_out< sc_lv<8> > out_22_V_V_din;
    sc_in< sc_logic > out_22_V_V_full_n;
    sc_out< sc_logic > out_22_V_V_write;
    sc_out< sc_lv<8> > out_23_V_V_din;
    sc_in< sc_logic > out_23_V_V_full_n;
    sc_out< sc_logic > out_23_V_V_write;
    sc_out< sc_lv<8> > out_24_V_V_din;
    sc_in< sc_logic > out_24_V_V_full_n;
    sc_out< sc_logic > out_24_V_V_write;
    sc_out< sc_lv<8> > out_25_V_V_din;
    sc_in< sc_logic > out_25_V_V_full_n;
    sc_out< sc_logic > out_25_V_V_write;
    sc_out< sc_lv<8> > out_26_V_V_din;
    sc_in< sc_logic > out_26_V_V_full_n;
    sc_out< sc_logic > out_26_V_V_write;
    sc_out< sc_lv<8> > out_27_V_V_din;
    sc_in< sc_logic > out_27_V_V_full_n;
    sc_out< sc_logic > out_27_V_V_write;
    sc_out< sc_lv<8> > out_28_V_V_din;
    sc_in< sc_logic > out_28_V_V_full_n;
    sc_out< sc_logic > out_28_V_V_write;
    sc_out< sc_lv<8> > out_29_V_V_din;
    sc_in< sc_logic > out_29_V_V_full_n;
    sc_out< sc_logic > out_29_V_V_write;
    sc_out< sc_lv<8> > out_30_V_V_din;
    sc_in< sc_logic > out_30_V_V_full_n;
    sc_out< sc_logic > out_30_V_V_write;
    sc_out< sc_lv<8> > out_31_V_V_din;
    sc_in< sc_logic > out_31_V_V_full_n;
    sc_out< sc_logic > out_31_V_V_write;
    sc_out< sc_lv<8> > out_32_V_V_din;
    sc_in< sc_logic > out_32_V_V_full_n;
    sc_out< sc_logic > out_32_V_V_write;
    sc_out< sc_lv<8> > out_33_V_V_din;
    sc_in< sc_logic > out_33_V_V_full_n;
    sc_out< sc_logic > out_33_V_V_write;
    sc_out< sc_lv<8> > out_34_V_V_din;
    sc_in< sc_logic > out_34_V_V_full_n;
    sc_out< sc_logic > out_34_V_V_write;
    sc_out< sc_lv<8> > out_35_V_V_din;
    sc_in< sc_logic > out_35_V_V_full_n;
    sc_out< sc_logic > out_35_V_V_write;
    sc_out< sc_lv<8> > out_36_V_V_din;
    sc_in< sc_logic > out_36_V_V_full_n;
    sc_out< sc_logic > out_36_V_V_write;
    sc_out< sc_lv<8> > out_37_V_V_din;
    sc_in< sc_logic > out_37_V_V_full_n;
    sc_out< sc_logic > out_37_V_V_write;
    sc_out< sc_lv<8> > out_38_V_V_din;
    sc_in< sc_logic > out_38_V_V_full_n;
    sc_out< sc_logic > out_38_V_V_write;
    sc_out< sc_lv<8> > out_39_V_V_din;
    sc_in< sc_logic > out_39_V_V_full_n;
    sc_out< sc_logic > out_39_V_V_write;
    sc_out< sc_lv<8> > out_40_V_V_din;
    sc_in< sc_logic > out_40_V_V_full_n;
    sc_out< sc_logic > out_40_V_V_write;
    sc_out< sc_lv<8> > out_41_V_V_din;
    sc_in< sc_logic > out_41_V_V_full_n;
    sc_out< sc_logic > out_41_V_V_write;
    sc_out< sc_lv<8> > out_42_V_V_din;
    sc_in< sc_logic > out_42_V_V_full_n;
    sc_out< sc_logic > out_42_V_V_write;
    sc_out< sc_lv<8> > out_43_V_V_din;
    sc_in< sc_logic > out_43_V_V_full_n;
    sc_out< sc_logic > out_43_V_V_write;
    sc_out< sc_lv<8> > out_44_V_V_din;
    sc_in< sc_logic > out_44_V_V_full_n;
    sc_out< sc_logic > out_44_V_V_write;
    sc_out< sc_lv<8> > out_45_V_V_din;
    sc_in< sc_logic > out_45_V_V_full_n;
    sc_out< sc_logic > out_45_V_V_write;
    sc_out< sc_lv<8> > out_46_V_V_din;
    sc_in< sc_logic > out_46_V_V_full_n;
    sc_out< sc_logic > out_46_V_V_write;
    sc_out< sc_lv<8> > out_47_V_V_din;
    sc_in< sc_logic > out_47_V_V_full_n;
    sc_out< sc_logic > out_47_V_V_write;
    sc_out< sc_lv<8> > out_48_V_V_din;
    sc_in< sc_logic > out_48_V_V_full_n;
    sc_out< sc_logic > out_48_V_V_write;
    sc_out< sc_lv<8> > out_49_V_V_din;
    sc_in< sc_logic > out_49_V_V_full_n;
    sc_out< sc_logic > out_49_V_V_write;
    sc_out< sc_lv<8> > out_50_V_V_din;
    sc_in< sc_logic > out_50_V_V_full_n;
    sc_out< sc_logic > out_50_V_V_write;
    sc_out< sc_lv<8> > out_51_V_V_din;
    sc_in< sc_logic > out_51_V_V_full_n;
    sc_out< sc_logic > out_51_V_V_write;
    sc_out< sc_lv<8> > out_52_V_V_din;
    sc_in< sc_logic > out_52_V_V_full_n;
    sc_out< sc_logic > out_52_V_V_write;
    sc_out< sc_lv<8> > out_53_V_V_din;
    sc_in< sc_logic > out_53_V_V_full_n;
    sc_out< sc_logic > out_53_V_V_write;
    sc_out< sc_lv<8> > out_54_V_V_din;
    sc_in< sc_logic > out_54_V_V_full_n;
    sc_out< sc_logic > out_54_V_V_write;
    sc_out< sc_lv<8> > out_55_V_V_din;
    sc_in< sc_logic > out_55_V_V_full_n;
    sc_out< sc_logic > out_55_V_V_write;
    sc_out< sc_lv<8> > out_56_V_V_din;
    sc_in< sc_logic > out_56_V_V_full_n;
    sc_out< sc_logic > out_56_V_V_write;
    sc_out< sc_lv<8> > out_57_V_V_din;
    sc_in< sc_logic > out_57_V_V_full_n;
    sc_out< sc_logic > out_57_V_V_write;
    sc_out< sc_lv<8> > out_58_V_V_din;
    sc_in< sc_logic > out_58_V_V_full_n;
    sc_out< sc_logic > out_58_V_V_write;
    sc_out< sc_lv<8> > out_59_V_V_din;
    sc_in< sc_logic > out_59_V_V_full_n;
    sc_out< sc_logic > out_59_V_V_write;
    sc_out< sc_lv<8> > out_60_V_V_din;
    sc_in< sc_logic > out_60_V_V_full_n;
    sc_out< sc_logic > out_60_V_V_write;
    sc_out< sc_lv<8> > out_61_V_V_din;
    sc_in< sc_logic > out_61_V_V_full_n;
    sc_out< sc_logic > out_61_V_V_write;
    sc_out< sc_lv<8> > out_62_V_V_din;
    sc_in< sc_logic > out_62_V_V_full_n;
    sc_out< sc_logic > out_62_V_V_write;
    sc_out< sc_lv<8> > out_63_V_V_din;
    sc_in< sc_logic > out_63_V_V_full_n;
    sc_out< sc_logic > out_63_V_V_write;


    // Module declarations
    AttentionMatmulReadA(sc_module_name name);
    SC_HAS_PROCESS(AttentionMatmulReadA);

    ~AttentionMatmulReadA();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_0_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln876_reg_2511;
    sc_signal< sc_logic > in_0_V_id_V_blk_n;
    sc_signal< sc_logic > in_0_V_dest_V_blk_n;
    sc_signal< sc_logic > in_0_V_user_V_blk_n;
    sc_signal< sc_logic > in_0_V_last_V_blk_n;
    sc_signal< sc_logic > out_n_r_V_V_blk_n;
    sc_signal< sc_logic > out_compute_n_r_0_V_V_blk_n;
    sc_signal< sc_logic > out_write_n_r_V_V_blk_n;
    sc_signal< sc_logic > out_0_V_V_blk_n;
    sc_signal< sc_logic > out_1_V_V_blk_n;
    sc_signal< sc_logic > out_2_V_V_blk_n;
    sc_signal< sc_logic > out_3_V_V_blk_n;
    sc_signal< sc_logic > out_4_V_V_blk_n;
    sc_signal< sc_logic > out_5_V_V_blk_n;
    sc_signal< sc_logic > out_6_V_V_blk_n;
    sc_signal< sc_logic > out_7_V_V_blk_n;
    sc_signal< sc_logic > out_8_V_V_blk_n;
    sc_signal< sc_logic > out_9_V_V_blk_n;
    sc_signal< sc_logic > out_10_V_V_blk_n;
    sc_signal< sc_logic > out_11_V_V_blk_n;
    sc_signal< sc_logic > out_12_V_V_blk_n;
    sc_signal< sc_logic > out_13_V_V_blk_n;
    sc_signal< sc_logic > out_14_V_V_blk_n;
    sc_signal< sc_logic > out_15_V_V_blk_n;
    sc_signal< sc_logic > out_16_V_V_blk_n;
    sc_signal< sc_logic > out_17_V_V_blk_n;
    sc_signal< sc_logic > out_18_V_V_blk_n;
    sc_signal< sc_logic > out_19_V_V_blk_n;
    sc_signal< sc_logic > out_20_V_V_blk_n;
    sc_signal< sc_logic > out_21_V_V_blk_n;
    sc_signal< sc_logic > out_22_V_V_blk_n;
    sc_signal< sc_logic > out_23_V_V_blk_n;
    sc_signal< sc_logic > out_24_V_V_blk_n;
    sc_signal< sc_logic > out_25_V_V_blk_n;
    sc_signal< sc_logic > out_26_V_V_blk_n;
    sc_signal< sc_logic > out_27_V_V_blk_n;
    sc_signal< sc_logic > out_28_V_V_blk_n;
    sc_signal< sc_logic > out_29_V_V_blk_n;
    sc_signal< sc_logic > out_30_V_V_blk_n;
    sc_signal< sc_logic > out_31_V_V_blk_n;
    sc_signal< sc_logic > out_32_V_V_blk_n;
    sc_signal< sc_logic > out_33_V_V_blk_n;
    sc_signal< sc_logic > out_34_V_V_blk_n;
    sc_signal< sc_logic > out_35_V_V_blk_n;
    sc_signal< sc_logic > out_36_V_V_blk_n;
    sc_signal< sc_logic > out_37_V_V_blk_n;
    sc_signal< sc_logic > out_38_V_V_blk_n;
    sc_signal< sc_logic > out_39_V_V_blk_n;
    sc_signal< sc_logic > out_40_V_V_blk_n;
    sc_signal< sc_logic > out_41_V_V_blk_n;
    sc_signal< sc_logic > out_42_V_V_blk_n;
    sc_signal< sc_logic > out_43_V_V_blk_n;
    sc_signal< sc_logic > out_44_V_V_blk_n;
    sc_signal< sc_logic > out_45_V_V_blk_n;
    sc_signal< sc_logic > out_46_V_V_blk_n;
    sc_signal< sc_logic > out_47_V_V_blk_n;
    sc_signal< sc_logic > out_48_V_V_blk_n;
    sc_signal< sc_logic > out_49_V_V_blk_n;
    sc_signal< sc_logic > out_50_V_V_blk_n;
    sc_signal< sc_logic > out_51_V_V_blk_n;
    sc_signal< sc_logic > out_52_V_V_blk_n;
    sc_signal< sc_logic > out_53_V_V_blk_n;
    sc_signal< sc_logic > out_54_V_V_blk_n;
    sc_signal< sc_logic > out_55_V_V_blk_n;
    sc_signal< sc_logic > out_56_V_V_blk_n;
    sc_signal< sc_logic > out_57_V_V_blk_n;
    sc_signal< sc_logic > out_58_V_V_blk_n;
    sc_signal< sc_logic > out_59_V_V_blk_n;
    sc_signal< sc_logic > out_60_V_V_blk_n;
    sc_signal< sc_logic > out_61_V_V_blk_n;
    sc_signal< sc_logic > out_62_V_V_blk_n;
    sc_signal< sc_logic > out_63_V_V_blk_n;
    sc_signal< sc_lv<32> > i1_0_reg_1775;
    sc_signal< sc_lv<32> > N_r_fu_1790_p1;
    sc_signal< sc_lv<32> > N_r_reg_2506;
    sc_signal< sc_logic > io_acc_block_signal_op77;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln876_fu_1797_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op92;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > i_fu_1802_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_88;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_97;
    static const sc_lv<32> ap_const_lv32_98;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_A7;
    static const sc_lv<32> ap_const_lv32_A8;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_B7;
    static const sc_lv<32> ap_const_lv32_B8;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_C7;
    static const sc_lv<32> ap_const_lv32_C8;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_D7;
    static const sc_lv<32> ap_const_lv32_D8;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_E7;
    static const sc_lv<32> ap_const_lv32_E8;
    static const sc_lv<32> ap_const_lv32_EF;
    static const sc_lv<32> ap_const_lv32_F0;
    static const sc_lv<32> ap_const_lv32_F7;
    static const sc_lv<32> ap_const_lv32_F8;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_107;
    static const sc_lv<32> ap_const_lv32_108;
    static const sc_lv<32> ap_const_lv32_10F;
    static const sc_lv<32> ap_const_lv32_110;
    static const sc_lv<32> ap_const_lv32_117;
    static const sc_lv<32> ap_const_lv32_118;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_127;
    static const sc_lv<32> ap_const_lv32_128;
    static const sc_lv<32> ap_const_lv32_12F;
    static const sc_lv<32> ap_const_lv32_130;
    static const sc_lv<32> ap_const_lv32_137;
    static const sc_lv<32> ap_const_lv32_138;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_147;
    static const sc_lv<32> ap_const_lv32_148;
    static const sc_lv<32> ap_const_lv32_14F;
    static const sc_lv<32> ap_const_lv32_150;
    static const sc_lv<32> ap_const_lv32_157;
    static const sc_lv<32> ap_const_lv32_158;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_167;
    static const sc_lv<32> ap_const_lv32_168;
    static const sc_lv<32> ap_const_lv32_16F;
    static const sc_lv<32> ap_const_lv32_170;
    static const sc_lv<32> ap_const_lv32_177;
    static const sc_lv<32> ap_const_lv32_178;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_187;
    static const sc_lv<32> ap_const_lv32_188;
    static const sc_lv<32> ap_const_lv32_18F;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<32> ap_const_lv32_197;
    static const sc_lv<32> ap_const_lv32_198;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1A7;
    static const sc_lv<32> ap_const_lv32_1A8;
    static const sc_lv<32> ap_const_lv32_1AF;
    static const sc_lv<32> ap_const_lv32_1B0;
    static const sc_lv<32> ap_const_lv32_1B7;
    static const sc_lv<32> ap_const_lv32_1B8;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1C7;
    static const sc_lv<32> ap_const_lv32_1C8;
    static const sc_lv<32> ap_const_lv32_1CF;
    static const sc_lv<32> ap_const_lv32_1D0;
    static const sc_lv<32> ap_const_lv32_1D7;
    static const sc_lv<32> ap_const_lv32_1D8;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1E7;
    static const sc_lv<32> ap_const_lv32_1E8;
    static const sc_lv<32> ap_const_lv32_1EF;
    static const sc_lv<32> ap_const_lv32_1F0;
    static const sc_lv<32> ap_const_lv32_1F7;
    static const sc_lv<32> ap_const_lv32_1F8;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_N_r_fu_1790_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_1802_p2();
    void thread_icmp_ln876_fu_1797_p2();
    void thread_in_0_V_data_V_blk_n();
    void thread_in_0_V_data_V_read();
    void thread_in_0_V_dest_V_blk_n();
    void thread_in_0_V_dest_V_read();
    void thread_in_0_V_id_V_blk_n();
    void thread_in_0_V_id_V_read();
    void thread_in_0_V_last_V_blk_n();
    void thread_in_0_V_last_V_read();
    void thread_in_0_V_user_V_blk_n();
    void thread_in_0_V_user_V_read();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op77();
    void thread_io_acc_block_signal_op92();
    void thread_out_0_V_V_blk_n();
    void thread_out_0_V_V_din();
    void thread_out_0_V_V_write();
    void thread_out_10_V_V_blk_n();
    void thread_out_10_V_V_din();
    void thread_out_10_V_V_write();
    void thread_out_11_V_V_blk_n();
    void thread_out_11_V_V_din();
    void thread_out_11_V_V_write();
    void thread_out_12_V_V_blk_n();
    void thread_out_12_V_V_din();
    void thread_out_12_V_V_write();
    void thread_out_13_V_V_blk_n();
    void thread_out_13_V_V_din();
    void thread_out_13_V_V_write();
    void thread_out_14_V_V_blk_n();
    void thread_out_14_V_V_din();
    void thread_out_14_V_V_write();
    void thread_out_15_V_V_blk_n();
    void thread_out_15_V_V_din();
    void thread_out_15_V_V_write();
    void thread_out_16_V_V_blk_n();
    void thread_out_16_V_V_din();
    void thread_out_16_V_V_write();
    void thread_out_17_V_V_blk_n();
    void thread_out_17_V_V_din();
    void thread_out_17_V_V_write();
    void thread_out_18_V_V_blk_n();
    void thread_out_18_V_V_din();
    void thread_out_18_V_V_write();
    void thread_out_19_V_V_blk_n();
    void thread_out_19_V_V_din();
    void thread_out_19_V_V_write();
    void thread_out_1_V_V_blk_n();
    void thread_out_1_V_V_din();
    void thread_out_1_V_V_write();
    void thread_out_20_V_V_blk_n();
    void thread_out_20_V_V_din();
    void thread_out_20_V_V_write();
    void thread_out_21_V_V_blk_n();
    void thread_out_21_V_V_din();
    void thread_out_21_V_V_write();
    void thread_out_22_V_V_blk_n();
    void thread_out_22_V_V_din();
    void thread_out_22_V_V_write();
    void thread_out_23_V_V_blk_n();
    void thread_out_23_V_V_din();
    void thread_out_23_V_V_write();
    void thread_out_24_V_V_blk_n();
    void thread_out_24_V_V_din();
    void thread_out_24_V_V_write();
    void thread_out_25_V_V_blk_n();
    void thread_out_25_V_V_din();
    void thread_out_25_V_V_write();
    void thread_out_26_V_V_blk_n();
    void thread_out_26_V_V_din();
    void thread_out_26_V_V_write();
    void thread_out_27_V_V_blk_n();
    void thread_out_27_V_V_din();
    void thread_out_27_V_V_write();
    void thread_out_28_V_V_blk_n();
    void thread_out_28_V_V_din();
    void thread_out_28_V_V_write();
    void thread_out_29_V_V_blk_n();
    void thread_out_29_V_V_din();
    void thread_out_29_V_V_write();
    void thread_out_2_V_V_blk_n();
    void thread_out_2_V_V_din();
    void thread_out_2_V_V_write();
    void thread_out_30_V_V_blk_n();
    void thread_out_30_V_V_din();
    void thread_out_30_V_V_write();
    void thread_out_31_V_V_blk_n();
    void thread_out_31_V_V_din();
    void thread_out_31_V_V_write();
    void thread_out_32_V_V_blk_n();
    void thread_out_32_V_V_din();
    void thread_out_32_V_V_write();
    void thread_out_33_V_V_blk_n();
    void thread_out_33_V_V_din();
    void thread_out_33_V_V_write();
    void thread_out_34_V_V_blk_n();
    void thread_out_34_V_V_din();
    void thread_out_34_V_V_write();
    void thread_out_35_V_V_blk_n();
    void thread_out_35_V_V_din();
    void thread_out_35_V_V_write();
    void thread_out_36_V_V_blk_n();
    void thread_out_36_V_V_din();
    void thread_out_36_V_V_write();
    void thread_out_37_V_V_blk_n();
    void thread_out_37_V_V_din();
    void thread_out_37_V_V_write();
    void thread_out_38_V_V_blk_n();
    void thread_out_38_V_V_din();
    void thread_out_38_V_V_write();
    void thread_out_39_V_V_blk_n();
    void thread_out_39_V_V_din();
    void thread_out_39_V_V_write();
    void thread_out_3_V_V_blk_n();
    void thread_out_3_V_V_din();
    void thread_out_3_V_V_write();
    void thread_out_40_V_V_blk_n();
    void thread_out_40_V_V_din();
    void thread_out_40_V_V_write();
    void thread_out_41_V_V_blk_n();
    void thread_out_41_V_V_din();
    void thread_out_41_V_V_write();
    void thread_out_42_V_V_blk_n();
    void thread_out_42_V_V_din();
    void thread_out_42_V_V_write();
    void thread_out_43_V_V_blk_n();
    void thread_out_43_V_V_din();
    void thread_out_43_V_V_write();
    void thread_out_44_V_V_blk_n();
    void thread_out_44_V_V_din();
    void thread_out_44_V_V_write();
    void thread_out_45_V_V_blk_n();
    void thread_out_45_V_V_din();
    void thread_out_45_V_V_write();
    void thread_out_46_V_V_blk_n();
    void thread_out_46_V_V_din();
    void thread_out_46_V_V_write();
    void thread_out_47_V_V_blk_n();
    void thread_out_47_V_V_din();
    void thread_out_47_V_V_write();
    void thread_out_48_V_V_blk_n();
    void thread_out_48_V_V_din();
    void thread_out_48_V_V_write();
    void thread_out_49_V_V_blk_n();
    void thread_out_49_V_V_din();
    void thread_out_49_V_V_write();
    void thread_out_4_V_V_blk_n();
    void thread_out_4_V_V_din();
    void thread_out_4_V_V_write();
    void thread_out_50_V_V_blk_n();
    void thread_out_50_V_V_din();
    void thread_out_50_V_V_write();
    void thread_out_51_V_V_blk_n();
    void thread_out_51_V_V_din();
    void thread_out_51_V_V_write();
    void thread_out_52_V_V_blk_n();
    void thread_out_52_V_V_din();
    void thread_out_52_V_V_write();
    void thread_out_53_V_V_blk_n();
    void thread_out_53_V_V_din();
    void thread_out_53_V_V_write();
    void thread_out_54_V_V_blk_n();
    void thread_out_54_V_V_din();
    void thread_out_54_V_V_write();
    void thread_out_55_V_V_blk_n();
    void thread_out_55_V_V_din();
    void thread_out_55_V_V_write();
    void thread_out_56_V_V_blk_n();
    void thread_out_56_V_V_din();
    void thread_out_56_V_V_write();
    void thread_out_57_V_V_blk_n();
    void thread_out_57_V_V_din();
    void thread_out_57_V_V_write();
    void thread_out_58_V_V_blk_n();
    void thread_out_58_V_V_din();
    void thread_out_58_V_V_write();
    void thread_out_59_V_V_blk_n();
    void thread_out_59_V_V_din();
    void thread_out_59_V_V_write();
    void thread_out_5_V_V_blk_n();
    void thread_out_5_V_V_din();
    void thread_out_5_V_V_write();
    void thread_out_60_V_V_blk_n();
    void thread_out_60_V_V_din();
    void thread_out_60_V_V_write();
    void thread_out_61_V_V_blk_n();
    void thread_out_61_V_V_din();
    void thread_out_61_V_V_write();
    void thread_out_62_V_V_blk_n();
    void thread_out_62_V_V_din();
    void thread_out_62_V_V_write();
    void thread_out_63_V_V_blk_n();
    void thread_out_63_V_V_din();
    void thread_out_63_V_V_write();
    void thread_out_6_V_V_blk_n();
    void thread_out_6_V_V_din();
    void thread_out_6_V_V_write();
    void thread_out_7_V_V_blk_n();
    void thread_out_7_V_V_din();
    void thread_out_7_V_V_write();
    void thread_out_8_V_V_blk_n();
    void thread_out_8_V_V_din();
    void thread_out_8_V_V_write();
    void thread_out_9_V_V_blk_n();
    void thread_out_9_V_V_din();
    void thread_out_9_V_V_write();
    void thread_out_compute_n_r_0_V_V_blk_n();
    void thread_out_compute_n_r_0_V_V_din();
    void thread_out_compute_n_r_0_V_V_write();
    void thread_out_n_r_V_V_blk_n();
    void thread_out_n_r_V_V_din();
    void thread_out_n_r_V_V_write();
    void thread_out_write_n_r_V_V_blk_n();
    void thread_out_write_n_r_V_V_din();
    void thread_out_write_n_r_V_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
