module fulladder (input a, 
                  input b, 
                  input c_in, 
                  output reg c_out, 
                  output reg sum);

        always @ (a or b or c_in) begin
        {c_out, sum} = a + b + c_in; 
    end
endmodule
