// Seed: 3824489484
module module_0 (
    output wand id_0,
    output wor id_1,
    input wire id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output supply0 id_8,
    output uwire id_9
);
  wire id_11;
  wire id_12;
  id_13(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    inout wor id_3,
    output tri0 id_4
);
  assign id_4 = id_1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_1, id_0, id_0, id_3, id_4
  );
endmodule : id_6
