$date
	Wed Feb 08 11:19:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4x1_tb $end
$var wire 1 ! out $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module m0 $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1101 $
b0 #
b1101 "
1!
$end
#10
0!
b1 #
b1 %
#20
1!
b10 #
b10 %
#30
b11 #
b11 %
#40
