<stg><name>doContrast_Pipeline_VITIS_LOOP_18_1</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idxPixel = alloca i32 1

]]></Node>
<StgValue><ssdm name="idxPixel"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %histRange_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %histRange

]]></Node>
<StgValue><ssdm name="histRange_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %zext_ln16_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln16_1_cast = zext i8 %zext_ln16_1_read

]]></Node>
<StgValue><ssdm name="zext_ln16_1_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i1 %outStream_V_strb_V, i1 %outStream_V_keep_V, i8 %outStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_V_dest_V, i5 %inStream_V_id_V, i1 %inStream_V_last_V, i2 %inStream_V_user_V, i1 %inStream_V_strb_V, i1 %inStream_V_keep_V, i8 %inStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i17 0, i17 %idxPixel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:0 %idxPixel_1 = load i17 %idxPixel

]]></Node>
<StgValue><ssdm name="idxPixel_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %icmp_ln18 = icmp_eq  i17 %idxPixel_1, i17 76800

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %idxPixel_2 = add i17 %idxPixel_1, i17 1

]]></Node>
<StgValue><ssdm name="idxPixel_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18 = br i1 %icmp_ln18, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.split:2 %empty_16 = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %inStream_V_data_V, i1 %inStream_V_keep_V, i1 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="24">
<![CDATA[
.split:3 %tmp_data_V_1 = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="24">
<![CDATA[
.split:4 %tmp_keep_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="24">
<![CDATA[
.split:5 %tmp_strb_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="24">
<![CDATA[
.split:6 %tmp_user_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="24">
<![CDATA[
.split:7 %tmp_last_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="24">
<![CDATA[
.split:8 %tmp_id_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="24">
<![CDATA[
.split:9 %tmp_dest_V = extractvalue i24 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
.split:10 %zext_ln29 = zext i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %sub_ln29 = sub i9 %zext_ln29, i9 %zext_ln16_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:36 %store_ln18 = store i17 %idxPixel_2, i17 %idxPixel

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
.split:12 %sext_ln29 = sext i9 %sub_ln29

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="62" st_id="7" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %conv7 = sitofp i32 %sext_ln29

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="63" st_id="8" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="64" st_id="9" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="65" st_id="10" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="66" st_id="11" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="67" st_id="12" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="68" st_id="13" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="69" st_id="14" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="70" st_id="15" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="71" st_id="16" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="72" st_id="17" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="73" st_id="18" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="74" st_id="19" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="75" st_id="20" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="76" st_id="21" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="77" st_id="22" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="78" st_id="23" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %div = fdiv i32 %conv7, i32 %histRange_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="79" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %y_t_float = fmul i32 %div, i32 255

]]></Node>
<StgValue><ssdm name="y_t_float"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="80" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %y_t_float = fmul i32 %div, i32 255

]]></Node>
<StgValue><ssdm name="y_t_float"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="81" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %y_t_float = fmul i32 %div, i32 255

]]></Node>
<StgValue><ssdm name="y_t_float"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="82" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %y_t_float = fmul i32 %div, i32 255

]]></Node>
<StgValue><ssdm name="y_t_float"/></StgValue>
</operation>

<operation id="83" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.split:16 %data_V = bitcast i32 %y_t_float

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="84" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:17 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
.split:18 %tmp_3 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="86" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8">
<![CDATA[
.split:21 %zext_ln344 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="87" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:22 %add_ln344 = add i9 %zext_ln344, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="88" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split:23 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="89" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:24 %sub_ln1364 = sub i8 127, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="90" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8">
<![CDATA[
.split:25 %sext_ln1364 = sext i8 %sub_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="91" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split:26 %ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="92" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="94" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split:19 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="95" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="55" op_0_bw="25">
<![CDATA[
.split:20 %zext_ln68 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
.split:27 %sext_ln1340 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1340"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="55" op_0_bw="32">
<![CDATA[
.split:28 %zext_ln1340 = zext i32 %sext_ln1340

]]></Node>
<StgValue><ssdm name="zext_ln1340"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:29 %r_V = lshr i55 %zext_ln68, i55 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="99" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split:30 %r_V_1 = shl i55 %zext_ln68, i55 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split:31 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1">
<![CDATA[
.split:32 %zext_ln671 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="102" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:33 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:34 %val = select i1 %isNeg, i8 %zext_ln671, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="104" st_id="29" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
.split:35 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %outStream_V_data_V, i1 %outStream_V_keep_V, i1 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i8 %val, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split:37 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
