#=========================================================================
# Makefile dependency fragment
#=========================================================================

lab3-mem-sim-alt: \
  lab3-mem-sim-alt.v \
  lab3-mem-BlockingCacheAlt.v \
  lab3-mem-sim-harness.v \
  vc-mem-msgs.v \
  vc-trace.v \
  lab3-mem-BlockingCacheAltCtrl.v \
  lab3-mem-BlockingCacheAltDpath.v \
  vc-TestRandDelaySource.v \
  vc-TestRandDelaySink.v \
  vc-TestDelay.v \
  vc-test.v \
  vc-TestRandDelayMem_1port.v \
  vc-assert.v \
  vc-TestSource.v \
  vc-TestRandDelay.v \
  vc-TestSink.v \
  vc-regs.v \
  vc-TestMem_1port.v \
  vc-queues.v \
  vc-muxes.v \
  vc-regfiles.v \
  lab3-mem-gen-input_loop-1d.py.v \
  lab3-mem-gen-input_loop-2d.py.v \
  lab3-mem-gen-input_loop-3d.py.v \

lab3-mem-sim-alt.d: \
  lab3-mem-sim-alt.v \
  lab3-mem-BlockingCacheAlt.v \
  lab3-mem-sim-harness.v \
  vc-mem-msgs.v \
  vc-trace.v \
  lab3-mem-BlockingCacheAltCtrl.v \
  lab3-mem-BlockingCacheAltDpath.v \
  vc-TestRandDelaySource.v \
  vc-TestRandDelaySink.v \
  vc-TestDelay.v \
  vc-test.v \
  vc-TestRandDelayMem_1port.v \
  vc-assert.v \
  vc-TestSource.v \
  vc-TestRandDelay.v \
  vc-TestSink.v \
  vc-regs.v \
  vc-TestMem_1port.v \
  vc-queues.v \
  vc-muxes.v \
  vc-regfiles.v \

lab3-mem-BlockingCacheAlt.v:

lab3-mem-sim-harness.v:

vc-mem-msgs.v:

vc-trace.v:

lab3-mem-BlockingCacheAltCtrl.v:

lab3-mem-BlockingCacheAltDpath.v:

vc-TestRandDelaySource.v:

vc-TestRandDelaySink.v:

vc-TestDelay.v:

vc-test.v:

vc-TestRandDelayMem_1port.v:

vc-assert.v:

vc-TestSource.v:

vc-TestRandDelay.v:

vc-TestSink.v:

vc-regs.v:

vc-TestMem_1port.v:

vc-queues.v:

vc-muxes.v:

vc-regfiles.v:

lab3-mem-gen-input_loop-1d.py.v:

lab3-mem-gen-input_loop-2d.py.v:

lab3-mem-gen-input_loop-3d.py.v:

