
---------- Begin Simulation Statistics ----------
final_tick                                74528471250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184200                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695508                       # Number of bytes of host memory used
host_op_rate                                   201006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   542.89                       # Real time elapsed on the host
host_tick_rate                              137281580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109123909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074528                       # Number of seconds simulated
sim_ticks                                 74528471250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.093412                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9312920                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10336960                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              45670                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            476691                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17761999                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             303385                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          391513                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            88128                       # Number of indirect misses.
system.cpu.branchPred.lookups                22396640                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1283426                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1052                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109123909                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.192456                       # CPI: cycles per instruction
system.cpu.discardedOps                       1473177                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48889556                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          19098269                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11369828                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4365641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.838606                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119245554                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71426336     65.45%     65.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                 424187      0.39%     65.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.84% # Class of committed instruction
system.cpu.op_class_0::MemRead               21632585     19.82%     85.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15640801     14.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109123909                       # Class of committed instruction
system.cpu.tickCycles                       114879913                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           92                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26401                       # Transaction distribution
system.membus.trans_dist::CleanEvict              102                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39029                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       113157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 113157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4462592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4462592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43327                       # Request fanout histogram
system.membus.respLayer1.occupancy          232288375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           202165125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           77                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       178666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                179717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7168128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7204224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26951                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1689664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079906                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86619     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    540      0.62%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87164                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140131250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111989994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            913125                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16858                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16880                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data               16858                       # number of overall hits
system.l2.overall_hits::total                   16880                       # number of overall hits
system.l2.demand_misses::.cpu.inst                465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42868                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               465                       # number of overall misses
system.l2.overall_misses::.cpu.data             42868                       # number of overall misses
system.l2.overall_misses::total                 43333                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3705067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3743340000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38272500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3705067500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3743340000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60213                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60213                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.954825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.717744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.954825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.717744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82306.451613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86429.679481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86385.433734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82306.451613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86429.679481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86385.433734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26401                       # number of writebacks
system.l2.writebacks::total                     26401                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32331125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3157970375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3190301500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32331125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3157970375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3190301500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.717644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.717644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69529.301075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73677.625286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73633.104069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69529.301075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73677.625286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73633.104069                       # average overall mshr miss latency
system.l2.replacements                          26951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3342875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3342875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85651.054344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85651.054344                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2845115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2845115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72897.460862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72897.460862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38272500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38272500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.954825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82306.451613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82306.451613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32331125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32331125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69529.301075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69529.301075                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    362192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    362192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.185504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94345.532691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94345.532691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    312855375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    312855375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.185214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81621.543178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81621.543178                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15624.471596                       # Cycle average of tags in use
system.l2.tags.total_refs                      119406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.755417                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.409166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.242347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15572.820082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    998631                       # Number of tag accesses
system.l2.tags.data_accesses                   998631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2743168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2772928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1689664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1689664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            399310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36806981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37206291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       399310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           399310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22671389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22671389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22671389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           399310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36806981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59877681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002006375000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              131887                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26401                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    473849500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1286118250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10938.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29688.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19649                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.664701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.073078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.293611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8943     36.62%     36.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10219     41.85%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2590     10.61%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          843      3.45%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          866      3.55%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          249      1.02%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          211      0.86%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      0.73%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          321      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.032172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.111539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    421.397645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1491     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.681635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.665605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              238     15.95%     15.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1253     83.98%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2772544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1688384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2772928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1689664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74527280000                       # Total gap between requests
system.mem_ctrls.avgGap                    1068828.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        29760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2742784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1688384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 399310.484984622570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36801828.267744049430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22654214.848127584904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11887875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1274230375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1593171774875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25565.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29728.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60345129.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             87779160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46655730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153310080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           68455080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5882719440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18043580280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13424339040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37706838810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.938713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34716009625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2488460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37324001625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             86608200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             46018170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           156001860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69253740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5882719440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18079792950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13393844160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37714238520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.038000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34647078250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2488460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37392933000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31121848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31121848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31121848                       # number of overall hits
system.cpu.icache.overall_hits::total        31121848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          487                       # number of overall misses
system.cpu.icache.overall_misses::total           487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40096875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40096875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40096875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40096875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31122335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31122335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31122335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31122335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82334.445585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82334.445585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82334.445585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82334.445585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           77                       # number of writebacks
system.cpu.icache.writebacks::total                77                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39488125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39488125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39488125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39488125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81084.445585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81084.445585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81084.445585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81084.445585                       # average overall mshr miss latency
system.cpu.icache.replacements                     77                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31121848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31121848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40096875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40096875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31122335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31122335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82334.445585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82334.445585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39488125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39488125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81084.445585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81084.445585                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.498349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31122335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          63906.232033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.498349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         124489827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        124489827                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36099150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36099150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36102521                       # number of overall hits
system.cpu.dcache.overall_hits::total        36102521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76244                       # number of overall misses
system.cpu.dcache.overall_misses::total         76244                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5520608125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5520608125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5520608125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5520608125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36175353                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36175353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36178765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36178765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002107                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72446.073317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72446.073317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72407.115642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72407.115642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52276                       # number of writebacks
system.cpu.dcache.writebacks::total             52276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16516                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16516                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4036260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4036260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4038250625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4038250625                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67623.770670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67623.770670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67615.207036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67615.207036                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21439641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21439641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    647106875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    647106875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21460308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21460308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31311.117966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31311.117966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    620175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    620175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30023.963981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30023.963981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14659509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14659509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4873501250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4873501250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87753.911877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87753.911877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3416085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3416085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87522.354026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87522.354026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1990625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1990625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53800.675676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53800.675676                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90055                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90055                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       171250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       171250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        85625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       168750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.288561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36342359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            608.484730                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.288561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         145495242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        145495242                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74528471250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
