# Compile of SignExtend.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of BranchingDecodeUnit.vhd was successful.
# Compile of DecodeExecute.vhd was successful.
# Compile of FetchDecode.vhd was successful.
# Compile of MemoryWriteBack.vhd was successful.
# Compile of FetchBlock.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of ExecuteMemory.vhd was successful.
# Compile of PC_MUX.vhd was successful.
# Compile of MemoryBlock.vhd was successful.
# Compile of ProtectedMemory.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of Control.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of WriteBackBlock.vhd was successful.
# Compile of DecodeBlock.vhd was successful.
# Compile of BranchingExecuteUnit.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of DataMemory.vhd was successful.
# Compile of PC.vhd was successful.
# 24 compiles, 0 failed with no errors.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 13:18:37 on May 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behavioral)
# Loading work.fetchblock(behavioral)
# Loading work.pc(behavioral)
# Loading work.instruction_memory(behavioral)
# Loading work.fetchdecode(behavior)
# Loading work.decodeblock(behavioral)
# Loading work.registerfile(sync_ram_a)
# Loading ieee.std_logic_arith(body)
# Loading work.control(behavioral)
# Loading work.signextend(behavioral)
# Loading work.decodeexecute(decodeexecute)
# Loading work.executeblock(behavioral)
# Loading work.alu(behavioral)
# Loading work.flagreg(ndff)
# Loading work.executememory(behavioural)
# Loading work.memoryblock(behavioral)
# Loading work.datamemory(sync_ram_a)
# Loading work.stackreg(a_my_dff)
# Loading work.protectedmemory(sync_ram_a)
# Loading work.memorywriteback(memorywriteback)
# Loading work.writebackblock(behavioral)
add wave -position end  sim:/processor/Clk
add wave -position end  sim:/processor/Rst
add wave -position end  sim:/processor/InPort
add wave -position end  sim:/processor/OutPort
add wave -position end  sim:/processor/fetch_instruction_out
add wave -position end  sim:/processor/internal_fetch_instruction
add wave -position end  sim:/processor/read_data1
add wave -position end  sim:/processor/read_data2
add wave -position end  sim:/processor/decode_alu_selector
add wave -position end  sim:/processor/decode_alu_src
add wave -position end  sim:/processor/decode_mem_write
add wave -position end  sim:/processor/decode_mem_read
add wave -position end  sim:/processor/decode_mem_to_reg
add wave -position end  sim:/processor/decode_reg_write
add wave -position end  sim:/processor/decode_sp_pointers
add wave -position end  sim:/processor/decode_protect_write
add wave -position end  sim:/processor/decode_free_write
add wave -position end  sim:/processor/decode_branching
add wave -position end  sim:/processor/decode_in_port
add wave -position end  sim:/processor/immediate_sign_extended
add wave -position end  sim:/processor/decode_reg_write2
add wave -position end  sim:/processor/decode_out_en
add wave -position end  sim:/processor/execute_zero_out
add wave -position end  sim:/processor/execute_negative_out
add wave -position end  sim:/processor/execute_carry_out
add wave -position end  sim:/processor/execute_overflow_out
add wave -position end  sim:/processor/execute_alu_out
add wave -position end  sim:/processor/execute_alu_selector
add wave -position end  sim:/processor/execute_alu_src
add wave -position end  sim:/processor/execute_immediate
add wave -position end  sim:/processor/execute_read_data1
add wave -position end  sim:/processor/execute_read_data2
add wave -position end  sim:/processor/execute_mem_write
add wave -position end  sim:/processor/execute_mem_read
add wave -position end  sim:/processor/execute_mem_to_reg
add wave -position end  sim:/processor/execute_reg_write
add wave -position end  sim:/processor/execute_reg_write2
add wave -position end  sim:/processor/execute_sp_pointers
add wave -position end  sim:/processor/execute_protect_write
add wave -position end  sim:/processor/execute_free_write
add wave -position end  sim:/processor/execute_branching
add wave -position end  sim:/processor/execute_reg_destination
add wave -position end  sim:/processor/execute_instruction_src1
add wave -position end  sim:/processor/execute_instruction_src2
add wave -position end  sim:/processor/execute_in_port
add wave -position end  sim:/processor/execute_out_en
add wave -position end  sim:/processor/memory_zero_out
add wave -position end  sim:/processor/memory_alu_out
add wave -position end  sim:/processor/memory_read_data_output
add wave -position end  sim:/processor/memory_mem_write
add wave -position end  sim:/processor/memory_mem_read
add wave -position end  sim:/processor/memory_mem_to_reg
add wave -position end  sim:/processor/memory_reg_write
add wave -position end  sim:/processor/memory_sp_pointers
add wave -position end  sim:/processor/memory_protect_write
add wave -position end  sim:/processor/memory_free_write
add wave -position end  sim:/processor/memory_branching
add wave -position end  sim:/processor/memory_read_data1
add wave -position end  sim:/processor/memory_read_data2
add wave -position end  sim:/processor/memory_reg_destination
add wave -position end  sim:/processor/memory_reg_write2
add wave -position end  sim:/processor/memory_instruction_src1
add wave -position end  sim:/processor/memory_instruction_src2
add wave -position end  sim:/processor/memory_in_port
add wave -position end  sim:/processor/memory_out_en
add wave -position end  sim:/processor/memory_read_data_protected
add wave -position end  sim:/processor/memory_read_data_protected_after
add wave -position end  sim:/processor/WriteBackData
add wave -position end  sim:/processor/WriteBackData2
add wave -position end  sim:/processor/write_back_mem_to_reg
add wave -position end  sim:/processor/write_back_reg_write
add wave -position end  sim:/processor/write_back_reg_write2
add wave -position end  sim:/processor/write_back_data_output
add wave -position end  sim:/processor/write_back_alu_out
add wave -position end  sim:/processor/write_back_reg_destination
add wave -position end  sim:/processor/write_back_read_data1
add wave -position end  sim:/processor/write_back_instruction_src1
add wave -position end  sim:/processor/write_back_instruction_src2
add wave -position end  sim:/processor/write_back_in_port
add wave -position end  sim:/processor/write_back_out_en
add wave -position end  sim:/processor/IsInstructionIN
add wave -position end  sim:/processor/IsInstructionOUT
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Youssef Darwish  Hostname: DESKTOP-Q1CBK3T  ProcessID: 4580
#           Attempting to use alternate WLF file "./wlftk03hkj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk03hkj
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/FetchBlock1/IM1/mem(0)
mem load -filltype value -filldata {0000000000000000  0000000000000000  } -fillradix symbolic /processor/FetchBlock1/IM1/mem(1)
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# WARNING: No extended dataflow license exists
restart
add wave -position 0  sim:/processor/FetchBlock1/clk
add wave -position 1  sim:/processor/FetchBlock1/rst
add wave -position 2  sim:/processor/FetchBlock1/instruction
add wave -position 3  sim:/processor/FetchBlock1/PC_OUT
add wave -position 4  sim:/processor/FetchBlock1/PC_IN
add wave -position 5  sim:/processor/FetchBlock1/internal_instruction
add wave -position 6  sim:/processor/FetchBlock1/IncrementTwo
add wave -position 7  sim:/processor/FetchBlock1/internal_PC
add wave -position 8  sim:/processor/FetchBlock1/inital_PC
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/Rst 1 0
mem load -filltype value -filldata {0000000000000000 } -fillradix symbolic /processor/FetchBlock1/IM1/mem(0)
mem load -filltype value -filldata {000000000000001 } -fillradix symbolic /processor/FetchBlock1/IM1/mem(1)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
run
run
force -freeze sim:/processor/FetchBlock1/rst 0 0
# ** Warning: (vsim-8780) Forcing /processor/Rst as root of /processor/FetchBlock1/rst specified in the force.
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
run
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 600 ps  Iteration: 1  Process: /processor/DataMemory1/ProtectedMemory1/line__30 File: C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd
# Fatal error in Architecture sync_ram_a at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd line 30
# 
# HDL call sequence:
# Stopped at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd 30 Architecture sync_ram_a
# 
restart
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/Rst 1 0
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/FetchBlock1/IM1/mem(0)
mem load -filltype value -filldata 000000000000011 -fillradix symbolic /processor/FetchBlock1/IM1/mem(1)
mem load -filltype value -filldata {111111111111111 } -fillradix symbolic /processor/FetchBlock1/IM1/mem(3)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
force -freeze sim:/processor/Rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
run
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 400 ps  Iteration: 1  Process: /processor/DataMemory1/ProtectedMemory1/line__30 File: C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd
# Fatal error in Architecture sync_ram_a at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd line 30
# 
# HDL call sequence:
# Stopped at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd 30 Architecture sync_ram_a
# 
# Compile of SignExtend.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of BranchingDecodeUnit.vhd was successful.
# Compile of DecodeExecute.vhd was successful.
# Compile of FetchDecode.vhd was successful.
# Compile of MemoryWriteBack.vhd was successful.
# Compile of FetchBlock.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of ExecuteMemory.vhd was successful.
# Compile of PC_MUX.vhd was successful.
# Compile of MemoryBlock.vhd was successful.
# Compile of ProtectedMemory.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of Control.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of WriteBackBlock.vhd was successful.
# Compile of DecodeBlock.vhd was successful.
# Compile of BranchingExecuteUnit.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of DataMemory.vhd was successful.
# Compile of PC.vhd was successful.
# 24 compiles, 0 failed with no errors.
restart
# Loading work.processor(behavioral)
# Loading work.fetchblock(behavioral)
# Loading work.pc(behavioral)
# Loading work.instruction_memory(behavioral)
# Loading work.fetchdecode(behavior)
# Loading work.decodeblock(behavioral)
# Loading work.registerfile(sync_ram_a)
# Loading work.control(behavioral)
# Loading work.signextend(behavioral)
# Loading work.decodeexecute(decodeexecute)
# Loading work.executeblock(behavioral)
# Loading work.alu(behavioral)
# Loading work.flagreg(ndff)
# Loading work.executememory(behavioural)
# Loading work.memoryblock(behavioral)
# Loading work.datamemory(sync_ram_a)
# Loading work.stackreg(a_my_dff)
# Loading work.protectedmemory(sync_ram_a)
# Loading work.memorywriteback(memorywriteback)
# Loading work.writebackblock(behavioral)
# Warning in wave window restart: (vish-4014) No objects found matching '/processor/FetchBlock1/PC_IN'. 
mem load -filltype value -filldata 000000000000000 -fillradix symbolic /processor/FetchBlock1/IM1/mem(0)
mem load -filltype value -filldata 000000000000011 -fillradix symbolic /processor/FetchBlock1/IM1/mem(1)
mem load -filltype value -filldata 111111111111111 -fillradix symbolic /processor/FetchBlock1/IM1/mem(3)
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
force -freeze sim:/processor/Rst 0 0
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 4  Instance: /processor/ExecuteBlock1/ALU1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 4  Instance: /processor/ExecuteBlock1/ALU1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 1  Instance: /processor/DataMemory1/ProtectedMemory1
restart
mem load -filltype value -filldata 000000000000000 -fillradix symbolic /processor/FetchBlock1/IM1/mem(0)
mem load -filltype value -filldata 000000000000011 -fillradix symbolic /processor/FetchBlock1/IM1/mem(1)
mem load -filltype value -filldata 011111111110111 -fillradix symbolic /processor/FetchBlock1/IM1/mem(3)
mem load -filltype value -filldata 101010101010101 -fillradix symbolic /processor/FetchBlock1/IM1/mem(4)
mem load -filltype value -filldata {000000000000000 } -fillradix symbolic /processor/FetchBlock1/IM1/mem(5)
force -freeze sim:/processor/Clk 1 0
force -freeze sim:/processor/Rst 1 0
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DataMemory1/ProtectedMemory1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/DecodeBlock1/RegisterFile1
force -freeze sim:/processor/Rst 0 0
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /processor/DecodeBlock1/RegisterFile1
run
# ** Fatal: (vsim-3734) Index value 4096 is out of range 0 to 4095.
#    Time: 600 ps  Iteration: 1  Process: /processor/DataMemory1/ProtectedMemory1/line__30 File: C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd
# Fatal error in Architecture sync_ram_a at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd line 30
# 
# HDL call sequence:
# Stopped at C:/Users/Youssef Darwish/Documents/GitHub/Computer-Architecture/ProtectedMemory.vhd 30 Architecture sync_ram_a
# 
