// Seed: 2843364268
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_4;
  generate
    genvar id_5;
    if (id_4 && 1) begin : id_6
      wire id_7;
    end
  endgenerate
  module_0(
      id_4, id_4, id_5
  );
  assign id_2 = 1;
endmodule
module module_2 ();
  always @(posedge id_1) id_1 = id_1 - id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
