\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Main Contributions}{section.1}% 2
\BOOKMARK [1][-]{section.2}{Theory}{}% 3
\BOOKMARK [2][-]{subsection.2.1}{Fully Depleted Silicon on Insulator \(FD-SOI\)}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.2}{MOSFET Models}{section.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.1}{I-V relations}{subsection.2.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.2}{Body Effect}{subsection.2.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.3}{Linearization of MOSFET models}{subsection.2.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Basic PLL}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.4}{PLL Synthesizer Architecture}{section.2}% 10
\BOOKMARK [3][-]{subsubsection.2.4.1}{Phase Detector}{subsection.2.4}% 11
\BOOKMARK [3][-]{subsubsection.2.4.2}{Bang-bang phase detector}{subsection.2.4}% 12
\BOOKMARK [3][-]{subsubsection.2.4.3}{BBPD Noise}{subsection.2.4}% 13
\BOOKMARK [3][-]{subsubsection.2.4.4}{Divider}{subsection.2.4}% 14
\BOOKMARK [3][-]{subsubsection.2.4.5}{Loop Filter}{subsection.2.4}% 15
\BOOKMARK [3][-]{subsubsection.2.4.6}{Loop Filter Discretization and Digitization}{subsection.2.4}% 16
\BOOKMARK [3][-]{subsubsection.2.4.7}{Voltage/Digitally Controlled Oscillator}{subsection.2.4}% 17
\BOOKMARK [3][-]{subsubsection.2.4.8}{Closed Loop PLL Transfer Function}{subsection.2.4}% 18
\BOOKMARK [2][-]{subsection.2.5}{Phase noise}{section.2}% 19
\BOOKMARK [3][-]{subsubsection.2.5.1}{Relation to Power spectral density}{subsection.2.5}% 20
\BOOKMARK [3][-]{subsubsection.2.5.2}{Leeson's model}{subsection.2.5}% 21
\BOOKMARK [3][-]{subsubsection.2.5.3}{Phase Noise Figures of Merit}{subsection.2.5}% 22
\BOOKMARK [3][-]{subsubsection.2.5.4}{Ring Oscillator Phase Noise}{subsection.2.5}% 23
\BOOKMARK [2][-]{subsection.2.6}{PLL Phase Noise}{section.2}% 24
\BOOKMARK [3][-]{subsubsection.2.6.1}{PLL Noise Transfer Functions}{subsection.2.6}% 25
\BOOKMARK [3][-]{subsubsection.2.6.2}{PLL Output-referred Noise}{subsection.2.6}% 26
\BOOKMARK [1][-]{section.3}{Design}{}% 27
\BOOKMARK [2][-]{subsection.3.1}{Proposed Architecture - ADPLL}{section.3}% 28
\BOOKMARK [3][-]{subsubsection.3.1.1}{Block diagram}{subsection.3.1}% 29
\BOOKMARK [3][-]{subsubsection.3.1.2}{Power Saving Approach}{subsection.3.1}% 30
\BOOKMARK [3][-]{subsubsection.3.1.3}{PLL Sleep Capability}{subsection.3.1}% 31
\BOOKMARK [3][-]{subsubsection.3.1.4}{Gear switching}{subsection.3.1}% 32
\BOOKMARK [3][-]{subsubsection.3.1.5}{Power budget}{subsection.3.1}% 33
\BOOKMARK [3][-]{subsubsection.3.1.6}{Floorplan}{subsection.3.1}% 34
\BOOKMARK [3][-]{subsubsection.3.1.7}{Dividerless PLL}{subsection.3.1}% 35
\BOOKMARK [2][-]{subsection.3.2}{Bang-Bang Phase Detector}{section.3}% 36
\BOOKMARK [3][-]{subsubsection.3.2.1}{Circuit}{subsection.3.2}% 37
\BOOKMARK [2][-]{subsection.3.3}{Voltage Controlled Ring oscillator}{section.3}% 38
\BOOKMARK [3][-]{subsubsection.3.3.1}{22FDX considerations}{subsection.3.3}% 39
\BOOKMARK [3][-]{subsubsection.3.3.2}{Channel length consideration}{subsection.3.3}% 40
\BOOKMARK [3][-]{subsubsection.3.3.3}{Ring oscillator frequency derivation}{subsection.3.3}% 41
\BOOKMARK [3][-]{subsubsection.3.3.4}{Finding "426830A gch"526930B \040and C}{subsection.3.3}% 42
\BOOKMARK [3][-]{subsubsection.3.3.5}{Handling unequal NMOS/PMOS}{subsection.3.3}% 43
\BOOKMARK [3][-]{subsubsection.3.3.6}{Solving for oscillator frequency and power}{subsection.3.3}% 44
\BOOKMARK [3][-]{subsubsection.3.3.7}{Ring oscillator backgate tuning derivation}{subsection.3.3}% 45
\BOOKMARK [3][-]{subsubsection.3.3.8}{DCO Gain Uncertainty}{subsection.3.3}% 46
\BOOKMARK [3][-]{subsubsection.3.3.9}{Backgate-controlled Ring Oscillator Sensitivity Analysis}{subsection.3.3}% 47
\BOOKMARK [3][-]{subsubsection.3.3.10}{Capacitor-based coase tuning scheme}{subsection.3.3}% 48
\BOOKMARK [3][-]{subsubsection.3.3.11}{Pseudodifferential Backgate-Coupled Inverter Delay Cell}{subsection.3.3}% 49
\BOOKMARK [3][-]{subsubsection.3.3.12}{Tunable Frequency Backgate-Coupled Pseudodifferential Delay Cell}{subsection.3.3}% 50
\BOOKMARK [2][-]{subsection.3.4}{Full circuit}{section.3}% 51
\BOOKMARK [3][-]{subsubsection.3.4.1}{Layout}{subsection.3.4}% 52
\BOOKMARK [2][-]{subsection.3.5}{Loop Filter}{section.3}% 53
\BOOKMARK [3][-]{subsubsection.3.5.1}{Proportional-integral Loop Filter}{subsection.3.5}% 54
\BOOKMARK [3][-]{subsubsection.3.5.2}{Discretization of Loop Filter}{subsection.3.5}% 55
\BOOKMARK [3][-]{subsubsection.3.5.3}{Optimal Filter Selection \(Noisy BBPD\)}{subsection.3.5}% 56
\BOOKMARK [3][-]{subsubsection.3.5.4}{Emergent Bang-Bang PLL Phase Noise}{subsection.3.5}% 57
\BOOKMARK [3][-]{subsubsection.3.5.5}{Choice of Optimization Strategy}{subsection.3.5}% 58
\BOOKMARK [3][-]{subsubsection.3.5.6}{Filter Design for Synchronous counter}{subsection.3.5}% 59
\BOOKMARK [3][-]{subsubsection.3.5.7}{PI-controller phase margin}{subsection.3.5}% 60
\BOOKMARK [3][-]{subsubsection.3.5.8}{Implementation}{subsection.3.5}% 61
\BOOKMARK [3][-]{subsubsection.3.5.9}{Behavioral Verification of PLL Design}{subsection.3.5}% 62
\BOOKMARK [2][-]{subsection.3.6}{CDAC - Fine Range}{section.3}% 63
\BOOKMARK [3][-]{subsubsection.3.6.1}{Circuit}{subsection.3.6}% 64
\BOOKMARK [3][-]{subsubsection.3.6.2}{Circuit}{subsection.3.6}% 65
\BOOKMARK [3][-]{subsubsection.3.6.3}{Layout}{subsection.3.6}% 66
\BOOKMARK [2][-]{subsection.3.7}{CDAC - Medium Range}{section.3}% 67
\BOOKMARK [3][-]{subsubsection.3.7.1}{Circuit}{subsection.3.7}% 68
\BOOKMARK [3][-]{subsubsection.3.7.2}{Layout}{subsection.3.7}% 69
\BOOKMARK [2][-]{subsection.3.8}{Logic}{section.3}% 70
\BOOKMARK [3][-]{subsubsection.3.8.1}{Circuit}{subsection.3.8}% 71
\BOOKMARK [3][-]{subsubsection.3.8.2}{Layout}{subsection.3.8}% 72
\BOOKMARK [2][-]{subsection.3.9}{Level Shifter}{section.3}% 73
\BOOKMARK [3][-]{subsubsection.3.9.1}{Circuit}{subsection.3.9}% 74
\BOOKMARK [2][-]{subsection.3.10}{Output buffer}{section.3}% 75
\BOOKMARK [3][-]{subsubsection.3.10.1}{Circuit}{subsection.3.10}% 76
\BOOKMARK [2][-]{subsection.3.11}{Synchronous Counter}{section.3}% 77
\BOOKMARK [3][-]{subsubsection.3.11.1}{Circuit}{subsection.3.11}% 78
\BOOKMARK [1][-]{section.4}{Results}{}% 79
\BOOKMARK [2][-]{subsection.4.1}{Power breakdown}{section.4}% 80
\BOOKMARK [2][-]{subsection.4.2}{Area Breakdown}{section.4}% 81
\BOOKMARK [2][-]{subsection.4.3}{Phase Noise}{section.4}% 82
\BOOKMARK [2][-]{subsection.4.4}{Start-up Transient}{section.4}% 83
\BOOKMARK [2][-]{subsection.4.5}{Voltage Controlled Oscillator}{section.4}% 84
\BOOKMARK [3][-]{subsubsection.4.5.1}{Phase Noise}{subsection.4.5}% 85
\BOOKMARK [3][-]{subsubsection.4.5.2}{Frequency}{subsection.4.5}% 86
\BOOKMARK [3][-]{subsubsection.4.5.3}{Tuning}{subsection.4.5}% 87
\BOOKMARK [3][-]{subsubsection.4.5.4}{Waveforms}{subsection.4.5}% 88
\BOOKMARK [2][-]{subsection.4.6}{10b CDAC}{section.4}% 89
\BOOKMARK [2][-]{subsection.4.7}{3b CDAC}{section.4}% 90
\BOOKMARK [2][-]{subsection.4.8}{Bang-bang phase detector}{section.4}% 91
\BOOKMARK [2][-]{subsection.4.9}{Loop filter }{section.4}% 92
\BOOKMARK [3][-]{subsubsection.4.9.1}{Optimal Paramters}{subsection.4.9}% 93
\BOOKMARK [3][-]{subsubsection.4.9.2}{Digital Implementation Parameters}{subsection.4.9}% 94
\BOOKMARK [2][-]{subsection.4.10}{Logic}{section.4}% 95
\BOOKMARK [1][-]{section.5}{Discussion}{}% 96
\BOOKMARK [2][-]{subsection.5.1}{State of art}{section.5}% 97
\BOOKMARK [2][-]{subsection.5.2}{Areas of improvement}{section.5}% 98
\BOOKMARK [3][-]{subsubsection.5.2.1}{Coarse calibration}{subsection.5.2}% 99
\BOOKMARK [3][-]{subsubsection.5.2.2}{Subharmonic oscillator}{subsection.5.2}% 100
\BOOKMARK [3][-]{subsubsection.5.2.3}{CDAC switching noise}{subsection.5.2}% 101
\BOOKMARK [1][-]{section.6}{Conclusion}{}% 102
\BOOKMARK [1][-]{appendix.A}{Layout}{}% 103
\BOOKMARK [2][-]{subsection.A.1}{Ring Oscillator}{appendix.A}% 104
\BOOKMARK [3][-]{subsubsection.A.1.1}{Full oscillator layout}{subsection.A.1}% 105
\BOOKMARK [3][-]{subsubsection.A.1.2}{Pseudodifferential inverter delay cell}{subsection.A.1}% 106
\BOOKMARK [3][-]{subsubsection.A.1.3}{Capaitor tuning bank}{subsection.A.1}% 107
\BOOKMARK [2][-]{subsection.A.2}{10b CDAC}{appendix.A}% 108
\BOOKMARK [3][-]{subsubsection.A.2.1}{Full CDAC Layout}{subsection.A.2}% 109
\BOOKMARK [3][-]{subsubsection.A.2.2}{64 unit capacitor sub-bank}{subsection.A.2}% 110
\BOOKMARK [2][-]{subsection.A.3}{CDAC unit switch}{appendix.A}% 111
\BOOKMARK [2][-]{subsection.A.4}{3b CDAC}{appendix.A}% 112
\BOOKMARK [2][-]{subsection.A.5}{Buffer}{appendix.A}% 113
\BOOKMARK [2][-]{subsection.A.6}{BBPD}{appendix.A}% 114
\BOOKMARK [2][-]{subsection.A.7}{SPNR Logic}{appendix.A}% 115
\BOOKMARK [1][-]{appendix.B}{Estimating PSD with Autoregressive Model}{}% 116
