// Seed: 3571131003
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input wand id_2
    , id_10,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply0 id_8
);
  genvar id_11, id_12;
  assign id_12 = id_5;
  logic id_13;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd57
) (
    input tri id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    inout supply0 _id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7[(  id_4  ) : 1],
    output tri1 id_8,
    output tri id_9,
    output tri id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13
);
  parameter id_15 = 1;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_12,
      id_9,
      id_0,
      id_11,
      id_8,
      id_3
  );
  logic id_16;
endmodule
