<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ofdm_tx_interleaver_2_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_interleaver_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_convenc_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_convenc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_puncture_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_puncture_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_scramler_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_scramler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_maping_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_maping_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_pilot_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_pilot_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_util_vector_logic_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_symbol_train_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_symbol_train_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_tx_mcu_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_tx_mcu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_ifft_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_ifft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_interleaver_1_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_interleaver_1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ofdm_tx_dac_0_0_synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_dac_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ofdm_tx_interleaver_2_0_0_synth_1"/>
		<Parent Id="ofdm_tx_convenc_0_0_synth_1"/>
		<Parent Id="ofdm_tx_puncture_0_0_synth_1"/>
		<Parent Id="ofdm_tx_scramler_0_0_synth_1"/>
		<Parent Id="ofdm_tx_maping_0_0_synth_1"/>
		<Parent Id="ofdm_tx_pilot_0_0_synth_1"/>
		<Parent Id="ofdm_tx_util_vector_logic_0_0_synth_1"/>
		<Parent Id="ofdm_tx_symbol_train_0_0_synth_1"/>
		<Parent Id="ofdm_tx_tx_mcu_0_0_synth_1"/>
		<Parent Id="ofdm_tx_ifft_0_0_synth_1"/>
		<Parent Id="ofdm_tx_interleaver_1_0_0_synth_1"/>
		<Parent Id="ofdm_tx_dac_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

