Analysis & Synthesis report for Type
Mon Dec 21 20:27:10 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component|altsyncram_0fr2:auto_generated
 17. Source assignments for memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component|altsyncram_qfi1:auto_generated
 18. Parameter Settings for User Entity Instance: clkgen:my_vgaclk
 19. Parameter Settings for User Entity Instance: vga_ctrl:my_ctrl
 20. Parameter Settings for User Entity Instance: memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_clk2
 23. Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_randomclk
 24. Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randchar
 25. Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randloc
 26. Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randcolor
 27. Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_gclk
 28. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod5
 29. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod8
 30. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod6
 31. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod7
 32. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod9
 33. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div4
 34. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod4
 36. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div2
 39. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod1
 40. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_gclk"
 48. Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randcolor"
 49. Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randloc"
 50. Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randchar"
 51. Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_randomclk"
 52. Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_clk2"
 53. Port Connectivity Checks: "memory:ctrl_memory|video_ram:vram"
 54. Port Connectivity Checks: "keyboard:k|ps2_keyboard:k1"
 55. Port Connectivity Checks: "keyboard:k"
 56. Port Connectivity Checks: "vga_ctrl:my_ctrl"
 57. Port Connectivity Checks: "clkgen:my_vgaclk"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 21 20:27:10 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Type                                        ;
; Top-level Entity Name           ; Type                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3158                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 72,252                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Type               ; Type               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.86        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.5%      ;
;     Processor 3            ;  26.8%      ;
;     Processor 4            ;  26.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; Random.v                         ; yes             ; User Verilog HDL File                  ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v                             ;         ;
; memory/video_ram.v               ; yes             ; User Wizard-Generated File             ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.v                   ;         ;
; memory/font_rom.v                ; yes             ; User Wizard-Generated File             ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/font_rom.v                    ;         ;
; memory/video_ram.mif             ; yes             ; User Memory Initialization File        ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.mif                 ;         ;
; type.v                           ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v                               ;         ;
; clkgen.v                         ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/clkgen.v                             ;         ;
; vga_ctrl.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/vga_ctrl.v                           ;         ;
; keyboard.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/keyboard.v                           ;         ;
; toascii.v                        ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/toascii.v                            ;         ;
; ps2_keyboard.v                   ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/ps2_keyboard.v                       ;         ;
; decode_hex.v                     ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/decode_hex.v                         ;         ;
; memory.v                         ; yes             ; Auto-Found Verilog HDL File            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0fr2.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/altsyncram_0fr2.tdf               ;         ;
; db/altsyncram_qfi1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/altsyncram_qfi1.tdf               ;         ;
; memory/vga_font.mif              ; yes             ; Auto-Found Memory Initialization File  ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/vga_font.mif                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_i5m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_i5m.tdf                ;         ;
; db/sign_div_unsign_lnh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_lnh.tdf           ;         ;
; db/alt_u_div_g3f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_g3f.tdf                 ;         ;
; db/lpm_divide_m3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_m3m.tdf                ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_plh.tdf           ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_ove.tdf                 ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_hbm.tdf                ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_nlh.tdf           ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_kve.tdf                 ;         ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_ebm.tdf                ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_klh.tdf           ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_eve.tdf                 ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_h3m.tdf                ;         ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_i3m.tdf                ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_llh.tdf           ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_gve.tdf                 ;         ;
; db/lpm_divide_c2m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_c2m.tdf                ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_fkh.tdf           ;         ;
; db/alt_u_div_2te.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_2te.tdf                 ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_62m.tdf                ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_9kh.tdf           ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_ose.tdf                 ;         ;
; db/lpm_divide_b2m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_b2m.tdf                ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_ekh.tdf           ;         ;
; db/alt_u_div_vse.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_vse.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6523                                      ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 8336                                      ;
;     -- 7 input functions                    ; 259                                       ;
;     -- 6 input functions                    ; 3423                                      ;
;     -- 5 input functions                    ; 1479                                      ;
;     -- 4 input functions                    ; 958                                       ;
;     -- <=3 input functions                  ; 2217                                      ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 3158                                      ;
;                                             ;                                           ;
; I/O pins                                    ; 168                                       ;
; Total MLAB memory bits                      ; 0                                         ;
; Total block memory bits                     ; 72252                                     ;
;                                             ;                                           ;
; Total DSP Blocks                            ; 1                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; memory:ctrl_memory|clkgen:gen_gclk|clkout ;
; Maximum fan-out                             ; 2822                                      ;
; Total fan-out                               ; 51436                                     ;
; Average fan-out                             ; 4.33                                      ;
+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Type                                        ; 8336 (1)            ; 3158 (0)                  ; 72252             ; 1          ; 168  ; 0            ; |Type                                                                                                                                         ; Type                ; work         ;
;    |clkgen:my_vgaclk|                        ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|clkgen:my_vgaclk                                                                                                                        ; clkgen              ; work         ;
;    |decode_hex:h0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|decode_hex:h0                                                                                                                           ; decode_hex          ; work         ;
;    |decode_hex:h1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|decode_hex:h1                                                                                                                           ; decode_hex          ; work         ;
;    |keyboard:k|                              ; 112 (23)            ; 97 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |Type|keyboard:k                                                                                                                              ; keyboard            ; work         ;
;       |ps2_keyboard:k1|                      ; 68 (68)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|keyboard:k|ps2_keyboard:k1                                                                                                              ; ps2_keyboard        ; work         ;
;       |toASCII:t1|                           ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|keyboard:k|toASCII:t1                                                                                                                   ; toASCII             ; work         ;
;    |memory:ctrl_memory|                      ; 8099 (5736)         ; 3008 (2869)               ; 72252             ; 1          ; 0    ; 0            ; |Type|memory:ctrl_memory                                                                                                                      ; memory              ; work         ;
;       |Random:gen_randchar|                  ; 59 (9)              ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randchar                                                                                                  ; Random              ; work         ;
;          |lpm_divide:Mod0|                   ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_b2m:auto_generated|  ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                    ; lpm_divide_b2m      ; work         ;
;                |sign_div_unsign_ekh:divider| ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                   |alt_u_div_vse:divider|    ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_vse:divider  ; alt_u_div_vse       ; work         ;
;       |Random:gen_randcolor|                 ; 44 (6)              ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randcolor                                                                                                 ; Random              ; work         ;
;          |lpm_divide:Mod0|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_62m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;                |sign_div_unsign_9kh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_ose:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |Random:gen_randloc|                   ; 40 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randloc                                                                                                   ; Random              ; work         ;
;          |lpm_divide:Mod0|                   ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_c2m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                     ; lpm_divide_c2m      ; work         ;
;                |sign_div_unsign_fkh:divider| ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                         ; sign_div_unsign_fkh ; work         ;
;                   |alt_u_div_2te:divider|    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_2te:divider   ; alt_u_div_2te       ; work         ;
;       |clkgen:gen_clk2|                      ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|clkgen:gen_clk2                                                                                                      ; clkgen              ; work         ;
;       |clkgen:gen_gclk|                      ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|clkgen:gen_gclk                                                                                                      ; clkgen              ; work         ;
;       |clkgen:gen_randomclk|                 ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|clkgen:gen_randomclk                                                                                                 ; clkgen              ; work         ;
;       |decode_hex:h2|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|decode_hex:h2                                                                                                        ; decode_hex          ; work         ;
;       |decode_hex:h3|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|decode_hex:h3                                                                                                        ; decode_hex          ; work         ;
;       |font_rom:from|                        ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|font_rom:from                                                                                                        ; font_rom            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component                                                                        ; altsyncram          ; work         ;
;             |altsyncram_qfi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component|altsyncram_qfi1:auto_generated                                         ; altsyncram_qfi1     ; work         ;
;       |lpm_divide:Div0|                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_ebm:auto_generated|     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                        ; lpm_divide_ebm      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Div1|                      ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div1                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_hbm:auto_generated|     ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                                        ; lpm_divide_hbm      ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_kve:divider|       ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                      ; alt_u_div_kve       ; work         ;
;       |lpm_divide:Div2|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div2                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_ebm:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div2|lpm_divide_ebm:auto_generated                                                                        ; lpm_divide_ebm      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Div3|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div3                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_ebm:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div3|lpm_divide_ebm:auto_generated                                                                        ; lpm_divide_ebm      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div3|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div3|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Div4|                      ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div4                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_hbm:auto_generated|     ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div4|lpm_divide_hbm:auto_generated                                                                        ; lpm_divide_hbm      ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                            ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_kve:divider|       ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                      ; alt_u_div_kve       ; work         ;
;       |lpm_divide:Mod0|                      ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod0                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod0|lpm_divide_i3m:auto_generated                                                                        ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider|    ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                            ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|       ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                      ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod1|                      ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod1                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                                        ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Mod2|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod2                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod2|lpm_divide_h3m:auto_generated                                                                        ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Mod3|                      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod3                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod3|lpm_divide_h3m:auto_generated                                                                        ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod3|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Mod4|                      ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod4                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_h3m:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod4|lpm_divide_h3m:auto_generated                                                                        ; lpm_divide_h3m      ; work         ;
;             |sign_div_unsign_klh:divider|    ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod4|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                            ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_eve:divider|       ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod4|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                      ; alt_u_div_eve       ; work         ;
;       |lpm_divide:Mod5|                      ; 360 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod5                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_i5m:auto_generated|     ; 360 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod5|lpm_divide_i5m:auto_generated                                                                        ; lpm_divide_i5m      ; work         ;
;             |sign_div_unsign_lnh:divider|    ; 360 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod5|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider                                            ; sign_div_unsign_lnh ; work         ;
;                |alt_u_div_g3f:divider|       ; 360 (360)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod5|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider|alt_u_div_g3f:divider                      ; alt_u_div_g3f       ; work         ;
;       |lpm_divide:Mod6|                      ; 459 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod6                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_i5m:auto_generated|     ; 459 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod6|lpm_divide_i5m:auto_generated                                                                        ; lpm_divide_i5m      ; work         ;
;             |sign_div_unsign_lnh:divider|    ; 459 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod6|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider                                            ; sign_div_unsign_lnh ; work         ;
;                |alt_u_div_g3f:divider|       ; 459 (459)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod6|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider|alt_u_div_g3f:divider                      ; alt_u_div_g3f       ; work         ;
;       |lpm_divide:Mod7|                      ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod7                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_m3m:auto_generated|     ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod7|lpm_divide_m3m:auto_generated                                                                        ; lpm_divide_m3m      ; work         ;
;             |sign_div_unsign_plh:divider|    ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod7|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                            ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|       ; 103 (103)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod7|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                      ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Mod8|                      ; 392 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod8                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_i5m:auto_generated|     ; 392 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod8|lpm_divide_i5m:auto_generated                                                                        ; lpm_divide_i5m      ; work         ;
;             |sign_div_unsign_lnh:divider|    ; 392 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod8|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider                                            ; sign_div_unsign_lnh ; work         ;
;                |alt_u_div_g3f:divider|       ; 392 (392)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod8|lpm_divide_i5m:auto_generated|sign_div_unsign_lnh:divider|alt_u_div_g3f:divider                      ; alt_u_div_g3f       ; work         ;
;       |lpm_divide:Mod9|                      ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod9                                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_m3m:auto_generated|     ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod9|lpm_divide_m3m:auto_generated                                                                        ; lpm_divide_m3m      ; work         ;
;             |sign_div_unsign_plh:divider|    ; 103 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod9|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                            ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|       ; 103 (103)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|lpm_divide:Mod9|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                      ; alt_u_div_ove       ; work         ;
;       |video_ram:vram|                       ; 0 (0)               ; 0 (0)                     ; 23100             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|video_ram:vram                                                                                                       ; video_ram           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 23100             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component                                                                       ; altsyncram          ; work         ;
;             |altsyncram_0fr2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 23100             ; 0          ; 0    ; 0            ; |Type|memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component|altsyncram_0fr2:auto_generated                                        ; altsyncram_0fr2     ; work         ;
;    |vga_ctrl:my_ctrl|                        ; 67 (67)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Type|vga_ctrl:my_ctrl                                                                                                                        ; vga_ctrl            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                        ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component|altsyncram_qfi1:auto_generated|ALTSYNCRAM  ; M10K block ; ROM            ; 4096         ; 12           ; --           ; --           ; 49152 ; ./memory/vga_font.mif  ;
; memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component|altsyncram_0fr2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 2100         ; 11           ; 2100         ; 11           ; 23100 ; ./memory/video_ram.mif ;
+-------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |Type|memory:ctrl_memory|font_rom:from  ; memory/font_rom.v  ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Type|memory:ctrl_memory|video_ram:vram ; memory/video_ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------------+---------------------------------------------+
; Register name                                     ; Reason for Removal                          ;
+---------------------------------------------------+---------------------------------------------+
; memory:ctrl_memory|Random:gen_randchar|out_num[7] ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|Random:gen_randchar|out_num[6] ; Stuck at VCC due to stuck port data_in      ;
; memory:ctrl_memory|light_idx[8..10]               ; Merged with memory:ctrl_memory|light_idx[7] ;
; memory:ctrl_memory|charset[0][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[1][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[2][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[3][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[4][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[5][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[6][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[7][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[8][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[9][7]                  ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[10][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[11][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[12][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[13][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[14][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[15][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[16][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[17][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[18][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[19][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[20][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[21][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[22][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[23][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[24][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[25][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[26][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[27][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[28][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[29][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[30][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[31][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[32][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[33][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[34][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[35][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[36][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[37][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[38][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[39][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[40][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[41][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[42][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[43][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[44][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[45][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[46][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[47][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[48][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[49][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[50][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[51][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[52][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[53][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[54][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[55][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[56][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[57][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[58][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[59][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[60][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[61][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[62][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[63][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[64][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[65][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[66][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[67][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[68][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[69][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[70][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[71][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[72][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[73][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[74][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[75][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[76][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[77][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[78][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[79][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[80][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[81][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[82][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[83][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[84][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[85][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[86][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[87][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[88][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[89][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[90][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[91][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[92][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[93][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[94][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[95][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[96][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[97][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[98][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[99][7]                 ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[100][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[101][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[102][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[103][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[104][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[105][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[106][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[107][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[108][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[109][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[110][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[111][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[112][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[113][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[114][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[115][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[116][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[117][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[118][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[119][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[120][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[121][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[122][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[123][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[124][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[125][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[126][7]                ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|charset[127][7]                ; Stuck at GND due to stuck port data_in      ;
; keyboard:k|q[7]                                   ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|cur_data[7]                    ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|testascii[7]                   ; Stuck at GND due to stuck port data_in      ;
; memory:ctrl_memory|v_data[7]                      ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 137           ;                                             ;
+---------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; memory:ctrl_memory|Random:gen_randchar|out_num[7] ; Stuck at GND              ; memory:ctrl_memory|charset[0][7], memory:ctrl_memory|charset[1][7],     ;
;                                                   ; due to stuck port data_in ; memory:ctrl_memory|charset[2][7], memory:ctrl_memory|charset[3][7],     ;
;                                                   ;                           ; memory:ctrl_memory|charset[4][7], memory:ctrl_memory|charset[5][7],     ;
;                                                   ;                           ; memory:ctrl_memory|charset[6][7], memory:ctrl_memory|charset[7][7],     ;
;                                                   ;                           ; memory:ctrl_memory|charset[8][7], memory:ctrl_memory|charset[9][7],     ;
;                                                   ;                           ; memory:ctrl_memory|charset[10][7], memory:ctrl_memory|charset[11][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[12][7], memory:ctrl_memory|charset[13][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[14][7], memory:ctrl_memory|charset[15][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[16][7], memory:ctrl_memory|charset[17][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[18][7], memory:ctrl_memory|charset[19][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[20][7], memory:ctrl_memory|charset[21][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[22][7], memory:ctrl_memory|charset[23][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[24][7], memory:ctrl_memory|charset[25][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[26][7], memory:ctrl_memory|charset[27][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[28][7], memory:ctrl_memory|charset[29][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[30][7], memory:ctrl_memory|charset[31][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[32][7], memory:ctrl_memory|charset[33][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[34][7], memory:ctrl_memory|charset[35][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[36][7], memory:ctrl_memory|charset[37][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[38][7], memory:ctrl_memory|charset[39][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[40][7], memory:ctrl_memory|charset[41][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[42][7], memory:ctrl_memory|charset[43][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[44][7], memory:ctrl_memory|charset[45][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[46][7], memory:ctrl_memory|charset[47][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[48][7], memory:ctrl_memory|charset[49][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[50][7], memory:ctrl_memory|charset[51][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[52][7], memory:ctrl_memory|charset[53][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[54][7], memory:ctrl_memory|charset[55][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[56][7], memory:ctrl_memory|charset[57][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[58][7], memory:ctrl_memory|charset[59][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[60][7], memory:ctrl_memory|charset[61][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[62][7], memory:ctrl_memory|charset[63][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[64][7], memory:ctrl_memory|charset[65][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[66][7], memory:ctrl_memory|charset[67][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[68][7], memory:ctrl_memory|charset[69][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[70][7], memory:ctrl_memory|charset[71][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[72][7], memory:ctrl_memory|charset[73][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[74][7], memory:ctrl_memory|charset[75][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[76][7], memory:ctrl_memory|charset[77][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[78][7], memory:ctrl_memory|charset[79][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[80][7], memory:ctrl_memory|charset[81][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[82][7], memory:ctrl_memory|charset[83][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[84][7], memory:ctrl_memory|charset[85][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[86][7], memory:ctrl_memory|charset[87][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[88][7], memory:ctrl_memory|charset[89][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[90][7], memory:ctrl_memory|charset[91][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[92][7], memory:ctrl_memory|charset[93][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[94][7], memory:ctrl_memory|charset[95][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[96][7], memory:ctrl_memory|charset[97][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[98][7], memory:ctrl_memory|charset[99][7],   ;
;                                                   ;                           ; memory:ctrl_memory|charset[100][7], memory:ctrl_memory|charset[101][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[102][7], memory:ctrl_memory|charset[103][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[104][7], memory:ctrl_memory|charset[105][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[106][7], memory:ctrl_memory|charset[107][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[108][7], memory:ctrl_memory|charset[109][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[110][7], memory:ctrl_memory|charset[111][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[112][7], memory:ctrl_memory|charset[113][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[114][7], memory:ctrl_memory|charset[115][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[116][7], memory:ctrl_memory|charset[117][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[118][7], memory:ctrl_memory|charset[119][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[120][7], memory:ctrl_memory|charset[121][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[122][7], memory:ctrl_memory|charset[123][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[124][7], memory:ctrl_memory|charset[125][7], ;
;                                                   ;                           ; memory:ctrl_memory|charset[126][7], memory:ctrl_memory|charset[127][7], ;
;                                                   ;                           ; memory:ctrl_memory|cur_data[7]                                          ;
; keyboard:k|q[7]                                   ; Stuck at GND              ; memory:ctrl_memory|v_data[7]                                            ;
;                                                   ; due to stuck port data_in ;                                                                         ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3158  ;
; Number of registers using Synchronous Clear  ; 317   ;
; Number of registers using Synchronous Load   ; 1026  ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2867  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; memory:ctrl_memory|level[0]                    ; 8       ;
; memory:ctrl_memory|Random:gen_randcolor|num[1] ; 4       ;
; memory:ctrl_memory|Random:gen_randloc|num[6]   ; 3       ;
; memory:ctrl_memory|Random:gen_randloc|num[5]   ; 4       ;
; memory:ctrl_memory|Random:gen_randloc|num[2]   ; 4       ;
; memory:ctrl_memory|Random:gen_randchar|num[3]  ; 5       ;
; memory:ctrl_memory|Random:gen_randchar|num[6]  ; 3       ;
; memory:ctrl_memory|Random:gen_randchar|num[7]  ; 3       ;
; memory:ctrl_memory|Random:gen_randcolor|num[4] ; 5       ;
; memory:ctrl_memory|Random:gen_randcolor|num[5] ; 4       ;
; Total number of inverted registers = 10        ;         ;
+------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|cur_data[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[0][9]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[0][1]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[0][4]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[1][11]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[1][2]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[1][3]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[2][11]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[2][4]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[2][0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[3][11]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[3][4]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[3][5]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[4][8]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[4][7]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[4][5]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[5][9]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[5][0]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[5][0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[6][10]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[6][0]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[6][1]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[7][10]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[7][3]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[7][0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[8][8]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[8][0]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[8][0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[9][9]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[9][4]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[9][5]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[10][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[10][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[10][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[11][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[11][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[11][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[12][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[12][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[12][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[13][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[13][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[13][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[14][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[14][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[14][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[15][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[15][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[15][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[16][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[16][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[16][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[17][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[17][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[17][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[18][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[18][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[18][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[19][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[19][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[19][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[20][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[20][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[20][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[21][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[21][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[21][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[22][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[22][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[22][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[23][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[23][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[23][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[24][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[24][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[24][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[25][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[25][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[25][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[26][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[26][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[26][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[27][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[27][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[27][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[28][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[28][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[28][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[29][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[29][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[29][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[30][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[30][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[30][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[31][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[31][5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[31][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[32][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[32][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[32][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[33][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[33][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[33][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[34][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[34][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[34][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[35][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[35][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[35][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[36][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[36][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[36][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[37][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[37][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[37][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[38][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[38][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[38][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[39][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[39][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[39][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[40][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[40][5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[40][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[41][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[41][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[41][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[42][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[42][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[42][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[43][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[43][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[43][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[44][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[44][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[44][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[45][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[45][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[45][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[46][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[46][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[46][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[47][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[47][5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[47][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[48][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[48][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[48][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[49][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[49][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[49][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[50][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[50][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[50][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[51][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[51][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[51][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[52][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[52][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[52][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[53][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[53][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[53][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[54][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[54][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[54][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[55][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[55][5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[55][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[56][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[56][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[56][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[57][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[57][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[57][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[58][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[58][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[58][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[59][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[59][3]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[59][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[60][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[60][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[60][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[61][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[61][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[61][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[62][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[62][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[62][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[63][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[63][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[63][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[64][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[64][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[64][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[65][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[65][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[65][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[66][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[66][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[66][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[67][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[67][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[67][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[68][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[68][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[68][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[69][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[69][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[69][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[70][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[70][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[70][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[71][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[71][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[71][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[72][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[72][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[72][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[73][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[73][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[73][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[74][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[74][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[74][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[75][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[75][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[75][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[76][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[76][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[76][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[77][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[77][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[77][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[78][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[78][5]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[78][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[79][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[79][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[79][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[80][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[80][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[80][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[81][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[81][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[81][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[82][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[82][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[82][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[83][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[83][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[83][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[84][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[84][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[84][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[85][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[85][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[85][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[86][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[86][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[86][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[87][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[87][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[87][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[88][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[88][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[88][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[89][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[89][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[89][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[90][11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[90][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[90][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[91][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[91][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[91][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[92][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[92][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[92][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[93][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[93][2]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[93][2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[94][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[94][7]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[94][1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[95][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[95][0]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[95][4]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[96][10]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[96][1]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[96][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[97][8]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[97][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[97][3]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[98][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[98][4]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[98][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[99][9]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[99][6]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[99][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[100][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[100][1]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[100][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[101][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[101][7]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[101][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[102][10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[102][2]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[102][3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[103][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[103][4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[103][3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[104][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[104][6]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[104][3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[105][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[105][4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[105][3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[106][10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[106][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[106][4]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[107][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[107][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[107][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[108][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[108][6]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[108][4]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[109][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[109][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[109][2]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[110][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[110][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[110][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[111][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[111][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[111][1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[112][10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[112][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[112][1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[113][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[113][1]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[113][5]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[114][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[114][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[114][4]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[115][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[115][6]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[115][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[116][9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[116][5]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[116][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[117][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[117][6]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[117][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[118][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[118][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[118][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[119][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[119][5]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[119][5]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[120][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[120][3]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[120][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[121][10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[121][4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[121][1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[122][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[122][2]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[122][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[123][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[123][7]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[123][0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[124][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[124][4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[124][5]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[125][8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[125][4]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[125][1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[126][10]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[126][1]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[126][3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charloc[127][11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|memory:ctrl_memory|charloc[127][0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[127][0]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|light_idx[13]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Type|memory:ctrl_memory|light_idx[1]       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Type|memory:ctrl_memory|fall_cnt[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[0][9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[1][9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[2][9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[3][9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[4][9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[5][8]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[6][8]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[7][8]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[8][8]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[9][8]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[10][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[11][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[12][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[13][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[14][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[15][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[16][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[17][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[18][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[19][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[20][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[21][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[22][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[23][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[24][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[25][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[26][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[27][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[28][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[29][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[30][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[31][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[32][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[33][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[34][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[35][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[36][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[37][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[38][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[39][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[40][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[41][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[42][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[43][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[44][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[45][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[46][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[47][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[48][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[49][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[50][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[51][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[52][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[53][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[54][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[55][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[56][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[57][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[58][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[59][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[60][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[61][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[62][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[63][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[64][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[65][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[66][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[67][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[68][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[69][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[70][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[71][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[72][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[73][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[74][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[75][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[76][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[77][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[78][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[79][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[80][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[81][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[82][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[83][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[84][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[85][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[86][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[87][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[88][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[89][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[90][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[91][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[92][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[93][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[94][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[95][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[96][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[97][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[98][8]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[99][9]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[100][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[101][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[102][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[103][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[104][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[105][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[106][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[107][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[108][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[109][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[110][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[111][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[112][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[113][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[114][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[115][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[116][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[117][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[118][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[119][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[120][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[121][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[122][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[123][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[124][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[125][8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[126][9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|charset[127][8]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Type|memory:ctrl_memory|kb_cnt[8]          ;
; 128:1              ; 13 bits   ; 1105 LEs      ; 1105 LEs             ; 0 LEs                  ; No         ; |Type|memory:ctrl_memory|Mux308             ;
; 128:1              ; 19 bits   ; 1615 LEs      ; 1615 LEs             ; 0 LEs                  ; No         ; |Type|memory:ctrl_memory|Mux29              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Type|keyboard:k|q[0]                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Type|memory:ctrl_memory|update_cnt[10]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Type|memory:ctrl_memory|update_cnt2[9]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Type|keyboard:k|q[5]                       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; Yes        ; |Type|memory:ctrl_memory|testascii[4]       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Type|memory:ctrl_memory|v_data[8]          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Type|keyboard:k|ps2_keyboard:k1|Mux1       ;
; 128:1              ; 2 bits    ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |Type|memory:ctrl_memory|Mux43              ;
; 128:1              ; 14 bits   ; 1190 LEs      ; 1190 LEs             ; 0 LEs                  ; No         ; |Type|memory:ctrl_memory|Mux3               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Type|vga_ctrl:my_ctrl|y_cnt[9]             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Type|memory:ctrl_memory|modify_cnt[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[0][5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[1][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[2][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[3][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[4][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[5][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[6][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Type|keyboard:k|ps2_keyboard:k1|fifo[7][2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component|altsyncram_0fr2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component|altsyncram_qfi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_vgaclk ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                    ;
; countlimit     ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:my_ctrl ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                       ;
; h_active       ; 144   ; Signed Integer                       ;
; h_backporch    ; 784   ; Signed Integer                       ;
; h_total        ; 800   ; Signed Integer                       ;
; v_frontporch   ; 2     ; Signed Integer                       ;
; v_active       ; 35    ; Signed Integer                       ;
; v_backporch    ; 515   ; Signed Integer                       ;
; v_total        ; 525   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                             ;
+------------------------------------+------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                          ;
; WIDTH_A                            ; 11                     ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2100                   ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WIDTH_B                            ; 11                     ; Signed Integer                                   ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                                   ;
; NUMWORDS_B                         ; 2100                   ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; M10K                   ; Untyped                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                          ;
; INIT_FILE                          ; ./memory/video_ram.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_0fr2        ; Untyped                                          ;
+------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                             ;
+------------------------------------+-----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                          ;
; WIDTH_A                            ; 12                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                          ;
; WIDTH_B                            ; 1                     ; Untyped                                          ;
; WIDTHAD_B                          ; 1                     ; Untyped                                          ;
; NUMWORDS_B                         ; 1                     ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M10K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                     ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                          ;
; INIT_FILE                          ; ./memory/vga_font.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_qfi1       ; Untyped                                          ;
+------------------------------------+-----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_clk2 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; clk_freq       ; 2500000 ; Signed Integer                                       ;
; countlimit     ; 10      ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_randomclk ;
+----------------+---------+-----------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                      ;
+----------------+---------+-----------------------------------------------------------+
; clk_freq       ; 4       ; Signed Integer                                            ;
; countlimit     ; 6250000 ; Signed Integer                                            ;
+----------------+---------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randchar ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; seed           ; 200   ; Signed Integer                                             ;
; min            ; 65    ; Signed Integer                                             ;
; max            ; 90    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randloc ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; seed           ; 100   ; Signed Integer                                            ;
; min            ; 72    ; Signed Integer                                            ;
; max            ; 137   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|Random:gen_randcolor ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; seed           ; 50    ; Signed Integer                                              ;
; min            ; 1     ; Signed Integer                                              ;
; max            ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:ctrl_memory|clkgen:gen_gclk ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                      ;
; countlimit     ; 1        ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                   ;
; LPM_WIDTHD             ; 29             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i5m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                   ;
; LPM_WIDTHD             ; 29             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i5m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                   ;
; LPM_WIDTHD             ; 29             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i5m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_c2m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                 ;
; Entity Instance                           ; memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 11                                                                ;
;     -- NUMWORDS_A                         ; 2100                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 11                                                                ;
;     -- NUMWORDS_B                         ; 2100                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 12                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_gclk" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randcolor"                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rst_n   ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; srand   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_num ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (2 bits) it drives; bit(s) "out_num[7..2]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randloc" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                           ;
; srand ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|Random:gen_randchar" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                            ;
; srand ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_randomclk" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst   ; Input ; Info     ; Stuck at GND                             ;
; clken ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|clkgen:gen_clk2" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; rst   ; Input ; Info     ; Stuck at GND                        ;
; clken ; Input ; Info     ; Stuck at VCC                        ;
+-------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:ctrl_memory|video_ram:vram"                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:k|ps2_keyboard:k1"                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clrn     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clrn[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "keyboard:k" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:my_ctrl" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_vgaclk" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; rst   ; Input ; Info     ; Stuck at GND      ;
; clken ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3158                        ;
;     ENA               ; 1622                        ;
;     ENA SCLR          ; 221                         ;
;     ENA SLD           ; 1024                        ;
;     SCLR              ; 96                          ;
;     SLD               ; 2                           ;
;     plain             ; 193                         ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 8342                        ;
;     arith             ; 1440                        ;
;         0 data inputs ; 175                         ;
;         1 data inputs ; 388                         ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 354                         ;
;         4 data inputs ; 318                         ;
;         5 data inputs ; 138                         ;
;     extend            ; 259                         ;
;         7 data inputs ; 259                         ;
;     normal            ; 6536                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 733                         ;
;         3 data inputs ; 373                         ;
;         4 data inputs ; 640                         ;
;         5 data inputs ; 1341                        ;
;         6 data inputs ; 3423                        ;
;     shared            ; 107                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 23                          ;
;                       ;                             ;
; Max LUT depth         ; 33.60                       ;
; Average LUT depth     ; 17.61                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 21 20:26:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Type -c Type
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file random.v
    Info (12023): Found entity 1: Random File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 1
Warning (12019): Can't analyze file -- file ascii_gen.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file memory/video_ram.v
    Info (12023): Found entity 1: video_ram File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory/font_rom.v
    Info (12023): Found entity 1: font_rom File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/font_rom.v Line: 39
Warning (12125): Using design file type.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Type File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 6
Info (12127): Elaborating entity "Type" for the top level hierarchy
Warning (10034): Output port "LEDR" at type.v(21) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
Warning (10034): Output port "HEX4" at type.v(28) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
Warning (10034): Output port "HEX5" at type.v(29) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at type.v(32) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
Warning (10034): Output port "DRAM_BA" at type.v(33) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at type.v(34) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 34
Warning (10034): Output port "DRAM_CKE" at type.v(35) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 35
Warning (10034): Output port "DRAM_CLK" at type.v(36) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at type.v(37) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at type.v(39) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at type.v(40) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at type.v(41) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at type.v(42) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 42
Warning (10034): Output port "TD_RESET_N" at type.v(48) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at type.v(65) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 65
Warning (10034): Output port "AUD_XCK" at type.v(67) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 67
Warning (10034): Output port "ADC_CONVST" at type.v(76) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 76
Warning (10034): Output port "ADC_DIN" at type.v(77) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 77
Warning (10034): Output port "ADC_SCLK" at type.v(79) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at type.v(82) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 82
Warning (10034): Output port "IRDA_TXD" at type.v(88) has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 88
Warning (12125): Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clkgen File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/clkgen.v Line: 23
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_vgaclk" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 131
Warning (12125): Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_ctrl File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/vga_ctrl.v Line: 1
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:my_ctrl" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 132
Warning (12125): Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: keyboard File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/keyboard.v Line: 1
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:k" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 133
Warning (12125): Using design file toascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: toASCII File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/toascii.v Line: 2
Info (12128): Elaborating entity "toASCII" for hierarchy "keyboard:k|toASCII:t1" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/keyboard.v Line: 24
Warning (10858): Verilog HDL warning at toascii.v(6): object toascii used but never assigned File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/toascii.v Line: 6
Warning (12125): Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ps2_keyboard File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/ps2_keyboard.v Line: 1
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:k|ps2_keyboard:k1" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/keyboard.v Line: 29
Warning (12125): Using design file decode_hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_hex File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/decode_hex.v Line: 1
Info (12128): Elaborating entity "decode_hex" for hierarchy "decode_hex:h0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 135
Warning (12125): Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 1
Info (12128): Elaborating entity "memory" for hierarchy "memory:ctrl_memory" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at memory.v(98): object "cnt" assigned a value but never read File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at memory.v(99): object "clear_last" assigned a value but never read File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at memory.v(100): object "clear_signal" assigned a value but never read File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at memory.v(101): object "clear_loc" assigned a value but never read File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at memory.v(55): variable "h_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at memory.v(55): variable "v_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
Warning (10230): Verilog HDL assignment warning at memory.v(55): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at memory.v(56): variable "v_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at memory.v(56): variable "v_q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at memory.v(61): variable "font" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at memory.v(73): variable "blank" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 73
Warning (10235): Verilog HDL Always Construct warning at memory.v(75): variable "v_q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 75
Warning (10230): Verilog HDL assignment warning at memory.v(197): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 197
Warning (10230): Verilog HDL assignment warning at memory.v(211): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 211
Warning (10230): Verilog HDL assignment warning at memory.v(216): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 216
Warning (10230): Verilog HDL assignment warning at memory.v(220): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 220
Warning (10230): Verilog HDL assignment warning at memory.v(231): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 231
Warning (10230): Verilog HDL assignment warning at memory.v(243): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 243
Warning (10230): Verilog HDL assignment warning at memory.v(252): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 252
Warning (10230): Verilog HDL assignment warning at memory.v(253): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 253
Warning (10230): Verilog HDL assignment warning at memory.v(254): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 254
Warning (10230): Verilog HDL assignment warning at memory.v(255): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 255
Warning (10230): Verilog HDL assignment warning at memory.v(256): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
Warning (10230): Verilog HDL assignment warning at memory.v(257): truncated value with size 32 to match size of target (11) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 257
Warning (10230): Verilog HDL assignment warning at memory.v(278): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 278
Warning (10230): Verilog HDL assignment warning at memory.v(392): truncated value with size 32 to match size of target (29) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 392
Warning (10230): Verilog HDL assignment warning at memory.v(400): truncated value with size 32 to match size of target (7) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 400
Warning (10230): Verilog HDL assignment warning at memory.v(407): truncated value with size 32 to match size of target (3) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 407
Warning (10230): Verilog HDL assignment warning at memory.v(420): truncated value with size 32 to match size of target (9) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 420
Warning (10230): Verilog HDL assignment warning at memory.v(426): truncated value with size 32 to match size of target (14) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 426
Warning (10230): Verilog HDL assignment warning at memory.v(433): truncated value with size 32 to match size of target (10) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 433
Warning (10230): Verilog HDL assignment warning at memory.v(456): truncated value with size 32 to match size of target (9) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 456
Warning (10230): Verilog HDL assignment warning at memory.v(463): truncated value with size 32 to match size of target (14) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 463
Warning (10230): Verilog HDL assignment warning at memory.v(464): truncated value with size 32 to match size of target (10) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 464
Warning (10230): Verilog HDL assignment warning at memory.v(468): truncated value with size 32 to match size of target (12) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 468
Warning (10230): Verilog HDL assignment warning at memory.v(482): truncated value with size 32 to match size of target (29) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 482
Warning (10030): Net "rand_loc[11..8]" at memory.v(297) has no driver or initial value, using a default initial value '0' File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 297
Info (12128): Elaborating entity "video_ram" for hierarchy "memory:ctrl_memory|video_ram:vram" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.v Line: 97
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.v Line: 97
Info (12133): Instantiated megafunction "memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/video_ram.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./memory/video_ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2100"
    Info (12134): Parameter "numwords_b" = "2100"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0fr2.tdf
    Info (12023): Found entity 1: altsyncram_0fr2 File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/altsyncram_0fr2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0fr2" for hierarchy "memory:ctrl_memory|video_ram:vram|altsyncram:altsyncram_component|altsyncram_0fr2:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "font_rom" for hierarchy "memory:ctrl_memory|font_rom:from" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/font_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/font_rom.v Line: 81
Info (12133): Instantiated megafunction "memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory/font_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/vga_font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfi1.tdf
    Info (12023): Found entity 1: altsyncram_qfi1 File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/altsyncram_qfi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qfi1" for hierarchy "memory:ctrl_memory|font_rom:from|altsyncram:altsyncram_component|altsyncram_qfi1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "clkgen" for hierarchy "memory:ctrl_memory|clkgen:gen_clk2" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 108
Info (12128): Elaborating entity "clkgen" for hierarchy "memory:ctrl_memory|clkgen:gen_randomclk" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 348
Info (12128): Elaborating entity "Random" for hierarchy "memory:ctrl_memory|Random:gen_randchar" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 359
Warning (10230): Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 15
Warning (10230): Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 23
Warning (10230): Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12128): Elaborating entity "Random" for hierarchy "memory:ctrl_memory|Random:gen_randloc" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 367
Warning (10230): Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 15
Warning (10230): Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 23
Warning (10230): Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12128): Elaborating entity "Random" for hierarchy "memory:ctrl_memory|Random:gen_randcolor" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 375
Warning (10230): Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 15
Warning (10230): Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 23
Warning (10230): Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8) File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "keyboard:k|toASCII:t1|toascii" is uninferred due to asynchronous read logic File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/toascii.v Line: 6
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod5" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 396
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod8" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 447
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod6" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 403
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod7" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 426
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod9" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 463
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Div4" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 257
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Div3" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod4" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod3" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 255
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod2" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 254
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Div2" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 253
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod1" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 253
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Div1" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 252
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Random:gen_randloc|Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Div0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Random:gen_randcolor|Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "memory:ctrl_memory|Random:gen_randchar|Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod5" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 396
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod5" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 396
    Info (12134): Parameter "LPM_WIDTHN" = "29"
    Info (12134): Parameter "LPM_WIDTHD" = "29"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i5m.tdf
    Info (12023): Found entity 1: lpm_divide_i5m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_i5m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_lnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_lnh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_lnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g3f.tdf
    Info (12023): Found entity 1: alt_u_div_g3f File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_g3f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod8" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 447
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod8" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 447
    Info (12134): Parameter "LPM_WIDTHN" = "29"
    Info (12134): Parameter "LPM_WIDTHD" = "29"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod6" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 403
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod6" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 403
    Info (12134): Parameter "LPM_WIDTHN" = "29"
    Info (12134): Parameter "LPM_WIDTHD" = "29"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod7" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 426
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod7" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 426
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_m3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Div4" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 257
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Div4" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 257
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_hbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_kve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Div3" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Div3" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_ebm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod4" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod4" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 256
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_h3m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 61
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Mod0" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_i3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12133): Instantiated megafunction "memory:ctrl_memory|Random:gen_randloc|lpm_divide:Mod0" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf
    Info (12023): Found entity 1: lpm_divide_c2m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_c2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_2te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|lpm_divide:Div0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
Info (12133): Instantiated megafunction "memory:ctrl_memory|lpm_divide:Div0" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/memory.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12133): Instantiated megafunction "memory:ctrl_memory|Random:gen_randcolor|lpm_divide:Mod0" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
Info (12133): Instantiated megafunction "memory:ctrl_memory|Random:gen_randchar|lpm_divide:Mod0" with the following parameter: File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Random.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf
    Info (12023): Found entity 1: lpm_divide_b2m File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/lpm_divide_b2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/sign_div_unsign_ekh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_vse.tdf
    Info (12023): Found entity 1: alt_u_div_vse File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/db/alt_u_div_vse.tdf Line: 22
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 72
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 70
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 88
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 21
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 48
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 82
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Type.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK_50" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/data/Homework/FPGA/Exp/Exp12/Type2.0/type.v Line: 86
Info (21057): Implemented 9786 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 9594 logic cells
    Info (21064): Implemented 23 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Mon Dec 21 20:27:10 2020
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/data/Homework/FPGA/Exp/Exp12/Type2.0/Type.map.smsg.


