read_verilog v/latches.v
design -save read

# LATCHP
synth_quicklogic -flatten -top latchp
cd latchp
stat
select -assert-count 1 t:LUT3
select -assert-count 3 t:inpad
select -assert-count 1 t:outpad
select -assert-count 5 t:*

# LATCHN
design -load read
synth_quicklogic -flatten -top latchn
cd latchn
stat
select -assert-count 1 t:LUT1
select -assert-count 1 t:LUT3
select -assert-count 3 t:inpad
select -assert-count 1 t:outpad
select -assert-count 6 t:*

