c3c90de3a7de ("drm/i915/dp: Add debugfs entries to force the link rate/lane count")
81c9642b2a03 ("drm/i915/dp: Disable link retraining after the last fallback step")
c9a5f6019c6c ("drm/i915/dp: Send a link training modeset-retry uevent to all MST connectors")
182c6be08b81 ("drm/i915/dp: Pass atomic state to link training function")
5bd3e7ea8854 ("drm/i915/dp: Reduce link params only after retrying with unchanged params")
3b3be899fc81 ("drm/i915/dp: Recheck link state after modeset")
9eb4aab86a87 ("drm/i915/dp: Sanitize intel_dp_get_link_train_fallback_values()")
dd1eae474e4e ("drm/i915/dp: Move link train fallback to intel_dp_link_training.c")
6a03100200dd ("drm/i915/dp: Move link train params to a substruct in intel_dp")
42493f7cb2c9 ("drm/i915/alpm: Add debugfs for LOBF")
5a9b255fdb2b ("drm/i915/alpm: Enable lobf from source in ALPM_CTL")
15438b325987 ("drm/i915/alpm: Add compute config for lobf")
8bdbde7c4c84 ("drm/i915/alpm: Move alpm related code to a new file")
dd73925e3b84 ("drm/i915/alpm: Move alpm parameters from intel_psr")
30dee753ca0a ("drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide")
45430e7b7c8d ("drm/i915/psr: LunarLake IO and Fast Wake time line count maximums are 68")
ba7cf33f233e ("drm/i915/psr: Rename psr2_enabled as sel_update_enabled")
1e52db8a439b ("drm/i915/psr: Rename has_psr2 as has_sel_update")
accd3e041e8f ("drm/i915: pass dev_priv explicitly to PORT_ALPM_LFPS_CTL")
7f4eae0a9439 ("drm/i915: pass dev_priv explicitly to PORT_ALPM_CTL")
