# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Mar 14 12:09:06 2011
# 
# Allegro PCB Router V16.0 made 2008/03/25 at 11:23:09
# Running on: newton1, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Projet_S8/Typon/allegro\carte.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Projet_S8/Typon/allegro/specctra.did
# Current time = Mon Mar 14 12:09:06 2011
# PCB H:/Projet_S8/Typon/allegro
# Master Unit set up as: MIL 10
# PCB Limits xlo=871.0000 ylo=2382.0000 xhi=7229.0000 yhi=9029.0000
# Total 17 Images Consolidated.
# Via VIA75_28 z=1, 2 xlo=-37.5000 ylo=-37.5000 xhi= 37.5000 yhi= 37.5000
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 27, Images Processed 37, Padstacks Processed 24
# Nets Processed 41, Net Terminals 102
# PCB Area=33408400.000  EIC=8  Area/EIC=4176050.000  SMDs=0
# Total Pin Count: 124
# Signal Connections Created 61
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 108100.0000 Horizontal 52056.3000 Vertical 56043.7000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 108100.0000 Horizontal 51100.0000 Vertical 57000.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File H:/Projet_S8/Typon/allegro\carte_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaab03328.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 1.000000 (direction x) (offset 0.000000)
grid wire 1.000000 (direction y) (offset 0.000000)
grid via 1.000000 (direction x) (offset 0.000000)
grid via 1.000000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 12:09:17 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 108100.0000 Horizontal 52056.3000 Vertical 56043.7000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 108100.0000 Horizontal 51100.0000 Vertical 57000.0000
# Start Route Pass 1 of 25
# Routing 61 wires.
# Total Conflicts: 38 (Cross: 32, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 61 Successes 59 Failures 2 Vias 12
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 74 wires.
# Total Conflicts: 28 (Cross: 24, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 62 Successes 62 Failures 0 Vias 18
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Conflict Reduction  0.2632
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 88 wires.
# Total Conflicts: 11 (Cross: 10, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 69 Successes 69 Failures 0 Vias 19
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.6072
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 91 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 72 Failures 0 Vias 17
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Conflict Reduction  0.6364
# End Pass 4 of 25
# 2 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 19
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 5 of 25
# Cpu Time = 0:00:26  Elapsed Time = 0:00:26
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    32|     6|   2|    2|   12|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    24|     4|   0|    0|   18|    0|   0| 26|  0:00:02|  0:00:04|
# Route    |  3|    10|     1|   0|    0|   19|    0|   0| 60|  0:00:02|  0:00:06|
# Route    |  4|     4|     0|   0|    0|   17|    0|   0| 63|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   19|    0|   0|100|  0:00:02|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 6 Total Vias 19
# Percent Connected  100.00
# Manhattan Length 109799.0000 Horizontal 52694.1000 Vertical 57104.9000
# Routed Length 105441.5671 Horizontal 53115.0000 Vertical 61327.0000
# Ratio Actual / Manhattan   0.9603
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 12:09:47 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 6 Total Vias 19
# Percent Connected  100.00
# Manhattan Length 109799.0000 Horizontal 52694.1000 Vertical 57104.9000
# Routed Length 105441.5671 Horizontal 53115.0000 Vertical 61327.0000
# Ratio Actual / Manhattan   0.9603
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 87 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 74 Successes 72 Failures 2 Vias 22
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 92 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 71 Successes 71 Failures 0 Vias 22
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 2 of 2
# Cpu Time = 0:00:10  Elapsed Time = 0:00:09
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    32|     6|   2|    2|   12|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    24|     4|   0|    0|   18|    0|   0| 26|  0:00:02|  0:00:04|
# Route    |  3|    10|     1|   0|    0|   19|    0|   0| 60|  0:00:02|  0:00:06|
# Route    |  4|     4|     0|   0|    0|   17|    0|   0| 63|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   19|    0|   0|100|  0:00:02|  0:00:10|
# Clean    |  6|     0|     0|   2|    0|   22|    0|   0|   |  0:00:02|  0:00:12|
# Clean    |  7|     0|     0|   0|    0|   22|    0|   0|   |  0:00:02|  0:00:14|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:14
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 12, at vias 5 Total Vias 22
# Percent Connected  100.00
# Manhattan Length 109437.0000 Horizontal 52575.5000 Vertical 56861.5000
# Routed Length 105831.2391 Horizontal 53635.0000 Vertical 60682.0000
# Ratio Actual / Manhattan   0.9671
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaac03328.tmp
# Routing Written to File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaac03328.tmp
 failed to write unexport message