// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_4 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_298_p2;
reg   [0:0] icmp_ln86_reg_1121;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_117_fu_304_p2;
reg   [0:0] icmp_ln86_117_reg_1128;
wire   [0:0] icmp_ln86_118_fu_310_p2;
reg   [0:0] icmp_ln86_118_reg_1133;
wire   [0:0] icmp_ln86_119_fu_316_p2;
reg   [0:0] icmp_ln86_119_reg_1139;
wire   [0:0] icmp_ln86_120_fu_322_p2;
reg   [0:0] icmp_ln86_120_reg_1145;
reg   [0:0] icmp_ln86_120_reg_1145_pp0_iter1_reg;
wire   [0:0] icmp_ln86_121_fu_328_p2;
reg   [0:0] icmp_ln86_121_reg_1151;
wire   [0:0] icmp_ln86_122_fu_334_p2;
reg   [0:0] icmp_ln86_122_reg_1156;
reg   [0:0] icmp_ln86_122_reg_1156_pp0_iter1_reg;
reg   [0:0] icmp_ln86_122_reg_1156_pp0_iter2_reg;
wire   [0:0] icmp_ln86_123_fu_340_p2;
reg   [0:0] icmp_ln86_123_reg_1162;
reg   [0:0] icmp_ln86_123_reg_1162_pp0_iter1_reg;
wire   [0:0] icmp_ln86_124_fu_346_p2;
reg   [0:0] icmp_ln86_124_reg_1168;
reg   [0:0] icmp_ln86_124_reg_1168_pp0_iter1_reg;
wire   [0:0] icmp_ln86_125_fu_352_p2;
reg   [0:0] icmp_ln86_125_reg_1174;
reg   [0:0] icmp_ln86_125_reg_1174_pp0_iter1_reg;
reg   [0:0] icmp_ln86_125_reg_1174_pp0_iter2_reg;
wire   [0:0] icmp_ln86_126_fu_358_p2;
reg   [0:0] icmp_ln86_126_reg_1180;
reg   [0:0] icmp_ln86_126_reg_1180_pp0_iter1_reg;
reg   [0:0] icmp_ln86_126_reg_1180_pp0_iter2_reg;
reg   [0:0] icmp_ln86_126_reg_1180_pp0_iter3_reg;
wire   [0:0] icmp_ln86_127_fu_364_p2;
reg   [0:0] icmp_ln86_127_reg_1186;
reg   [0:0] icmp_ln86_127_reg_1186_pp0_iter1_reg;
reg   [0:0] icmp_ln86_127_reg_1186_pp0_iter2_reg;
reg   [0:0] icmp_ln86_127_reg_1186_pp0_iter3_reg;
wire   [0:0] icmp_ln86_128_fu_370_p2;
reg   [0:0] icmp_ln86_128_reg_1192;
reg   [0:0] icmp_ln86_128_reg_1192_pp0_iter1_reg;
reg   [0:0] icmp_ln86_128_reg_1192_pp0_iter2_reg;
reg   [0:0] icmp_ln86_128_reg_1192_pp0_iter3_reg;
reg   [0:0] icmp_ln86_128_reg_1192_pp0_iter4_reg;
reg   [0:0] icmp_ln86_128_reg_1192_pp0_iter5_reg;
wire   [0:0] icmp_ln86_129_fu_376_p2;
reg   [0:0] icmp_ln86_129_reg_1198;
wire   [0:0] icmp_ln86_130_fu_382_p2;
reg   [0:0] icmp_ln86_130_reg_1203;
reg   [0:0] icmp_ln86_130_reg_1203_pp0_iter1_reg;
wire   [0:0] icmp_ln86_131_fu_388_p2;
reg   [0:0] icmp_ln86_131_reg_1208;
reg   [0:0] icmp_ln86_131_reg_1208_pp0_iter1_reg;
wire   [0:0] icmp_ln86_132_fu_394_p2;
reg   [0:0] icmp_ln86_132_reg_1213;
reg   [0:0] icmp_ln86_132_reg_1213_pp0_iter1_reg;
wire   [0:0] icmp_ln86_133_fu_400_p2;
reg   [0:0] icmp_ln86_133_reg_1218;
reg   [0:0] icmp_ln86_133_reg_1218_pp0_iter1_reg;
reg   [0:0] icmp_ln86_133_reg_1218_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1459_fu_416_p2;
reg   [0:0] icmp_ln86_1459_reg_1223;
reg   [0:0] icmp_ln86_1459_reg_1223_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1459_reg_1223_pp0_iter2_reg;
wire   [0:0] icmp_ln86_135_fu_422_p2;
reg   [0:0] icmp_ln86_135_reg_1228;
reg   [0:0] icmp_ln86_135_reg_1228_pp0_iter1_reg;
reg   [0:0] icmp_ln86_135_reg_1228_pp0_iter2_reg;
wire   [0:0] icmp_ln86_136_fu_428_p2;
reg   [0:0] icmp_ln86_136_reg_1233;
reg   [0:0] icmp_ln86_136_reg_1233_pp0_iter1_reg;
reg   [0:0] icmp_ln86_136_reg_1233_pp0_iter2_reg;
reg   [0:0] icmp_ln86_136_reg_1233_pp0_iter3_reg;
wire   [0:0] icmp_ln86_137_fu_434_p2;
reg   [0:0] icmp_ln86_137_reg_1238;
reg   [0:0] icmp_ln86_137_reg_1238_pp0_iter1_reg;
reg   [0:0] icmp_ln86_137_reg_1238_pp0_iter2_reg;
reg   [0:0] icmp_ln86_137_reg_1238_pp0_iter3_reg;
wire   [0:0] icmp_ln86_138_fu_440_p2;
reg   [0:0] icmp_ln86_138_reg_1243;
reg   [0:0] icmp_ln86_138_reg_1243_pp0_iter1_reg;
reg   [0:0] icmp_ln86_138_reg_1243_pp0_iter2_reg;
reg   [0:0] icmp_ln86_138_reg_1243_pp0_iter3_reg;
wire   [0:0] icmp_ln86_139_fu_446_p2;
reg   [0:0] icmp_ln86_139_reg_1248;
reg   [0:0] icmp_ln86_139_reg_1248_pp0_iter1_reg;
reg   [0:0] icmp_ln86_139_reg_1248_pp0_iter2_reg;
reg   [0:0] icmp_ln86_139_reg_1248_pp0_iter3_reg;
reg   [0:0] icmp_ln86_139_reg_1248_pp0_iter4_reg;
wire   [0:0] icmp_ln86_140_fu_452_p2;
reg   [0:0] icmp_ln86_140_reg_1253;
reg   [0:0] icmp_ln86_140_reg_1253_pp0_iter1_reg;
reg   [0:0] icmp_ln86_140_reg_1253_pp0_iter2_reg;
reg   [0:0] icmp_ln86_140_reg_1253_pp0_iter3_reg;
reg   [0:0] icmp_ln86_140_reg_1253_pp0_iter4_reg;
reg   [0:0] icmp_ln86_140_reg_1253_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_458_p2;
reg   [0:0] and_ln102_reg_1258;
wire   [0:0] and_ln104_fu_474_p2;
reg   [0:0] and_ln104_reg_1265;
wire   [0:0] and_ln104_25_fu_489_p2;
reg   [0:0] and_ln104_25_reg_1271;
reg   [0:0] and_ln104_25_reg_1271_pp0_iter2_reg;
wire   [0:0] and_ln102_114_fu_495_p2;
reg   [0:0] and_ln102_114_reg_1277;
wire   [0:0] and_ln104_26_fu_504_p2;
reg   [0:0] and_ln104_26_reg_1282;
wire   [0:0] and_ln102_119_fu_519_p2;
reg   [0:0] and_ln102_119_reg_1287;
wire   [0:0] or_ln117_112_fu_553_p2;
reg   [0:0] or_ln117_112_reg_1293;
wire   [1:0] select_ln117_113_fu_559_p3;
reg   [1:0] select_ln117_113_reg_1299;
wire   [0:0] or_ln117_114_fu_567_p2;
reg   [0:0] or_ln117_114_reg_1304;
wire   [0:0] or_ln117_118_fu_573_p2;
reg   [0:0] or_ln117_118_reg_1311;
reg   [0:0] or_ln117_118_reg_1311_pp0_iter2_reg;
wire   [0:0] or_ln117_126_fu_578_p2;
reg   [0:0] or_ln117_126_reg_1319;
reg   [0:0] or_ln117_126_reg_1319_pp0_iter2_reg;
reg   [0:0] or_ln117_126_reg_1319_pp0_iter3_reg;
wire   [0:0] and_ln102_115_fu_583_p2;
reg   [0:0] and_ln102_115_reg_1327;
wire   [0:0] and_ln104_27_fu_592_p2;
reg   [0:0] and_ln104_27_reg_1333;
reg   [0:0] and_ln104_27_reg_1333_pp0_iter3_reg;
wire   [0:0] and_ln102_120_fu_607_p2;
reg   [0:0] and_ln102_120_reg_1339;
wire   [3:0] select_ln117_120_fu_709_p3;
reg   [3:0] select_ln117_120_reg_1344;
wire   [0:0] or_ln117_120_fu_716_p2;
reg   [0:0] or_ln117_120_reg_1349;
wire   [0:0] and_ln102_117_fu_721_p2;
reg   [0:0] and_ln102_117_reg_1355;
wire   [0:0] and_ln104_28_fu_730_p2;
reg   [0:0] and_ln104_28_reg_1361;
reg   [0:0] and_ln104_28_reg_1361_pp0_iter4_reg;
reg   [0:0] and_ln104_28_reg_1361_pp0_iter5_reg;
wire   [0:0] and_ln102_122_fu_744_p2;
reg   [0:0] and_ln102_122_reg_1367;
wire   [0:0] or_ln117_124_fu_818_p2;
reg   [0:0] or_ln117_124_reg_1373;
wire   [4:0] select_ln117_126_fu_836_p3;
reg   [4:0] select_ln117_126_reg_1378;
wire   [0:0] or_ln117_130_fu_928_p2;
reg   [0:0] or_ln117_130_reg_1383;
wire   [4:0] select_ln117_132_fu_940_p3;
reg   [4:0] select_ln117_132_reg_1389;
wire   [0:0] or_ln117_132_fu_962_p2;
reg   [0:0] or_ln117_132_reg_1394;
wire   [4:0] select_ln117_134_fu_974_p3;
reg   [4:0] select_ln117_134_reg_1399;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_fu_406_p4;
wire   [0:0] xor_ln104_57_fu_469_p2;
wire   [0:0] xor_ln104_fu_464_p2;
wire   [0:0] xor_ln104_58_fu_484_p2;
wire   [0:0] xor_ln104_59_fu_499_p2;
wire   [0:0] and_ln102_113_fu_479_p2;
wire   [0:0] and_ln102_118_fu_514_p2;
wire   [0:0] and_ln102_116_fu_509_p2;
wire   [0:0] xor_ln117_fu_529_p2;
wire   [0:0] and_ln102_124_fu_524_p2;
wire   [1:0] zext_ln117_fu_535_p1;
wire   [0:0] or_ln117_fu_539_p2;
wire   [1:0] select_ln117_fu_545_p3;
wire   [0:0] xor_ln104_60_fu_587_p2;
wire   [0:0] xor_ln104_62_fu_597_p2;
wire   [0:0] and_ln102_136_fu_612_p2;
wire   [0:0] xor_ln104_63_fu_602_p2;
wire   [0:0] and_ln102_137_fu_626_p2;
wire   [0:0] and_ln102_125_fu_617_p2;
wire   [2:0] zext_ln117_13_fu_636_p1;
wire   [0:0] or_ln117_113_fu_639_p2;
wire   [2:0] select_ln117_114_fu_644_p3;
wire   [0:0] and_ln102_126_fu_622_p2;
wire   [2:0] select_ln117_115_fu_651_p3;
wire   [0:0] or_ln117_115_fu_659_p2;
wire   [2:0] select_ln117_116_fu_664_p3;
wire   [2:0] select_ln117_117_fu_675_p3;
wire   [0:0] or_ln117_116_fu_671_p2;
wire   [0:0] and_ln102_127_fu_631_p2;
wire   [3:0] zext_ln117_14_fu_683_p1;
wire   [0:0] or_ln117_117_fu_687_p2;
wire   [3:0] select_ln117_118_fu_693_p3;
wire   [3:0] select_ln117_119_fu_701_p3;
wire   [0:0] xor_ln104_61_fu_725_p2;
wire   [0:0] xor_ln104_64_fu_735_p2;
wire   [0:0] and_ln102_138_fu_753_p2;
wire   [0:0] and_ln102_121_fu_740_p2;
wire   [0:0] and_ln102_128_fu_749_p2;
wire   [0:0] or_ln117_119_fu_768_p2;
wire   [0:0] and_ln102_129_fu_758_p2;
wire   [3:0] select_ln117_121_fu_773_p3;
wire   [0:0] or_ln117_121_fu_780_p2;
wire   [3:0] select_ln117_122_fu_785_p3;
wire   [0:0] or_ln117_122_fu_792_p2;
wire   [0:0] and_ln102_130_fu_763_p2;
wire   [3:0] select_ln117_123_fu_796_p3;
wire   [0:0] or_ln117_123_fu_804_p2;
wire   [3:0] select_ln117_124_fu_810_p3;
wire   [3:0] select_ln117_125_fu_824_p3;
wire   [4:0] zext_ln117_15_fu_832_p1;
wire   [0:0] xor_ln104_65_fu_844_p2;
wire   [0:0] and_ln102_139_fu_854_p2;
wire   [0:0] xor_ln104_66_fu_849_p2;
wire   [0:0] and_ln102_140_fu_868_p2;
wire   [0:0] and_ln102_131_fu_859_p2;
wire   [0:0] or_ln117_125_fu_878_p2;
wire   [0:0] and_ln102_132_fu_864_p2;
wire   [4:0] select_ln117_127_fu_883_p3;
wire   [0:0] or_ln117_127_fu_890_p2;
wire   [4:0] select_ln117_128_fu_895_p3;
wire   [0:0] or_ln117_128_fu_902_p2;
wire   [0:0] and_ln102_133_fu_873_p2;
wire   [4:0] select_ln117_129_fu_906_p3;
wire   [0:0] or_ln117_129_fu_914_p2;
wire   [4:0] select_ln117_130_fu_920_p3;
wire   [4:0] select_ln117_131_fu_932_p3;
wire   [0:0] and_ln102_123_fu_948_p2;
wire   [0:0] and_ln102_134_fu_952_p2;
wire   [0:0] or_ln117_131_fu_957_p2;
wire   [4:0] select_ln117_133_fu_967_p3;
wire   [0:0] xor_ln104_67_fu_982_p2;
wire   [0:0] and_ln102_141_fu_987_p2;
wire   [0:0] and_ln102_135_fu_992_p2;
wire   [0:0] or_ln117_133_fu_997_p2;
wire   [11:0] agg_result_fu_1009_p53;
wire   [4:0] agg_result_fu_1009_p54;
wire   [11:0] agg_result_fu_1009_p55;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] agg_result_fu_1009_p1;
wire   [4:0] agg_result_fu_1009_p3;
wire   [4:0] agg_result_fu_1009_p5;
wire   [4:0] agg_result_fu_1009_p7;
wire   [4:0] agg_result_fu_1009_p9;
wire   [4:0] agg_result_fu_1009_p11;
wire   [4:0] agg_result_fu_1009_p13;
wire   [4:0] agg_result_fu_1009_p15;
wire   [4:0] agg_result_fu_1009_p17;
wire   [4:0] agg_result_fu_1009_p19;
wire   [4:0] agg_result_fu_1009_p21;
wire   [4:0] agg_result_fu_1009_p23;
wire   [4:0] agg_result_fu_1009_p25;
wire   [4:0] agg_result_fu_1009_p27;
wire   [4:0] agg_result_fu_1009_p29;
wire   [4:0] agg_result_fu_1009_p31;
wire  signed [4:0] agg_result_fu_1009_p33;
wire  signed [4:0] agg_result_fu_1009_p35;
wire  signed [4:0] agg_result_fu_1009_p37;
wire  signed [4:0] agg_result_fu_1009_p39;
wire  signed [4:0] agg_result_fu_1009_p41;
wire  signed [4:0] agg_result_fu_1009_p43;
wire  signed [4:0] agg_result_fu_1009_p45;
wire  signed [4:0] agg_result_fu_1009_p47;
wire  signed [4:0] agg_result_fu_1009_p49;
wire  signed [4:0] agg_result_fu_1009_p51;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_53_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_53_5_12_1_1_U1260(
    .din0(12'd556),
    .din1(12'd1669),
    .din2(12'd19),
    .din3(12'd3999),
    .din4(12'd4005),
    .din5(12'd3733),
    .din6(12'd96),
    .din7(12'd2),
    .din8(12'd4040),
    .din9(12'd2),
    .din10(12'd3580),
    .din11(12'd62),
    .din12(12'd1351),
    .din13(12'd203),
    .din14(12'd3438),
    .din15(12'd174),
    .din16(12'd330),
    .din17(12'd3663),
    .din18(12'd149),
    .din19(12'd3869),
    .din20(12'd892),
    .din21(12'd383),
    .din22(12'd4087),
    .din23(12'd3451),
    .din24(12'd376),
    .din25(12'd3443),
    .def(agg_result_fu_1009_p53),
    .sel(agg_result_fu_1009_p54),
    .dout(agg_result_fu_1009_p55)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_114_reg_1277 <= and_ln102_114_fu_495_p2;
        and_ln102_115_reg_1327 <= and_ln102_115_fu_583_p2;
        and_ln102_117_reg_1355 <= and_ln102_117_fu_721_p2;
        and_ln102_119_reg_1287 <= and_ln102_119_fu_519_p2;
        and_ln102_120_reg_1339 <= and_ln102_120_fu_607_p2;
        and_ln102_122_reg_1367 <= and_ln102_122_fu_744_p2;
        and_ln102_reg_1258 <= and_ln102_fu_458_p2;
        and_ln104_25_reg_1271 <= and_ln104_25_fu_489_p2;
        and_ln104_25_reg_1271_pp0_iter2_reg <= and_ln104_25_reg_1271;
        and_ln104_26_reg_1282 <= and_ln104_26_fu_504_p2;
        and_ln104_27_reg_1333 <= and_ln104_27_fu_592_p2;
        and_ln104_27_reg_1333_pp0_iter3_reg <= and_ln104_27_reg_1333;
        and_ln104_28_reg_1361 <= and_ln104_28_fu_730_p2;
        and_ln104_28_reg_1361_pp0_iter4_reg <= and_ln104_28_reg_1361;
        and_ln104_28_reg_1361_pp0_iter5_reg <= and_ln104_28_reg_1361_pp0_iter4_reg;
        and_ln104_reg_1265 <= and_ln104_fu_474_p2;
        icmp_ln86_117_reg_1128 <= icmp_ln86_117_fu_304_p2;
        icmp_ln86_118_reg_1133 <= icmp_ln86_118_fu_310_p2;
        icmp_ln86_119_reg_1139 <= icmp_ln86_119_fu_316_p2;
        icmp_ln86_120_reg_1145 <= icmp_ln86_120_fu_322_p2;
        icmp_ln86_120_reg_1145_pp0_iter1_reg <= icmp_ln86_120_reg_1145;
        icmp_ln86_121_reg_1151 <= icmp_ln86_121_fu_328_p2;
        icmp_ln86_122_reg_1156 <= icmp_ln86_122_fu_334_p2;
        icmp_ln86_122_reg_1156_pp0_iter1_reg <= icmp_ln86_122_reg_1156;
        icmp_ln86_122_reg_1156_pp0_iter2_reg <= icmp_ln86_122_reg_1156_pp0_iter1_reg;
        icmp_ln86_123_reg_1162 <= icmp_ln86_123_fu_340_p2;
        icmp_ln86_123_reg_1162_pp0_iter1_reg <= icmp_ln86_123_reg_1162;
        icmp_ln86_124_reg_1168 <= icmp_ln86_124_fu_346_p2;
        icmp_ln86_124_reg_1168_pp0_iter1_reg <= icmp_ln86_124_reg_1168;
        icmp_ln86_125_reg_1174 <= icmp_ln86_125_fu_352_p2;
        icmp_ln86_125_reg_1174_pp0_iter1_reg <= icmp_ln86_125_reg_1174;
        icmp_ln86_125_reg_1174_pp0_iter2_reg <= icmp_ln86_125_reg_1174_pp0_iter1_reg;
        icmp_ln86_126_reg_1180 <= icmp_ln86_126_fu_358_p2;
        icmp_ln86_126_reg_1180_pp0_iter1_reg <= icmp_ln86_126_reg_1180;
        icmp_ln86_126_reg_1180_pp0_iter2_reg <= icmp_ln86_126_reg_1180_pp0_iter1_reg;
        icmp_ln86_126_reg_1180_pp0_iter3_reg <= icmp_ln86_126_reg_1180_pp0_iter2_reg;
        icmp_ln86_127_reg_1186 <= icmp_ln86_127_fu_364_p2;
        icmp_ln86_127_reg_1186_pp0_iter1_reg <= icmp_ln86_127_reg_1186;
        icmp_ln86_127_reg_1186_pp0_iter2_reg <= icmp_ln86_127_reg_1186_pp0_iter1_reg;
        icmp_ln86_127_reg_1186_pp0_iter3_reg <= icmp_ln86_127_reg_1186_pp0_iter2_reg;
        icmp_ln86_128_reg_1192 <= icmp_ln86_128_fu_370_p2;
        icmp_ln86_128_reg_1192_pp0_iter1_reg <= icmp_ln86_128_reg_1192;
        icmp_ln86_128_reg_1192_pp0_iter2_reg <= icmp_ln86_128_reg_1192_pp0_iter1_reg;
        icmp_ln86_128_reg_1192_pp0_iter3_reg <= icmp_ln86_128_reg_1192_pp0_iter2_reg;
        icmp_ln86_128_reg_1192_pp0_iter4_reg <= icmp_ln86_128_reg_1192_pp0_iter3_reg;
        icmp_ln86_128_reg_1192_pp0_iter5_reg <= icmp_ln86_128_reg_1192_pp0_iter4_reg;
        icmp_ln86_129_reg_1198 <= icmp_ln86_129_fu_376_p2;
        icmp_ln86_130_reg_1203 <= icmp_ln86_130_fu_382_p2;
        icmp_ln86_130_reg_1203_pp0_iter1_reg <= icmp_ln86_130_reg_1203;
        icmp_ln86_131_reg_1208 <= icmp_ln86_131_fu_388_p2;
        icmp_ln86_131_reg_1208_pp0_iter1_reg <= icmp_ln86_131_reg_1208;
        icmp_ln86_132_reg_1213 <= icmp_ln86_132_fu_394_p2;
        icmp_ln86_132_reg_1213_pp0_iter1_reg <= icmp_ln86_132_reg_1213;
        icmp_ln86_133_reg_1218 <= icmp_ln86_133_fu_400_p2;
        icmp_ln86_133_reg_1218_pp0_iter1_reg <= icmp_ln86_133_reg_1218;
        icmp_ln86_133_reg_1218_pp0_iter2_reg <= icmp_ln86_133_reg_1218_pp0_iter1_reg;
        icmp_ln86_135_reg_1228 <= icmp_ln86_135_fu_422_p2;
        icmp_ln86_135_reg_1228_pp0_iter1_reg <= icmp_ln86_135_reg_1228;
        icmp_ln86_135_reg_1228_pp0_iter2_reg <= icmp_ln86_135_reg_1228_pp0_iter1_reg;
        icmp_ln86_136_reg_1233 <= icmp_ln86_136_fu_428_p2;
        icmp_ln86_136_reg_1233_pp0_iter1_reg <= icmp_ln86_136_reg_1233;
        icmp_ln86_136_reg_1233_pp0_iter2_reg <= icmp_ln86_136_reg_1233_pp0_iter1_reg;
        icmp_ln86_136_reg_1233_pp0_iter3_reg <= icmp_ln86_136_reg_1233_pp0_iter2_reg;
        icmp_ln86_137_reg_1238 <= icmp_ln86_137_fu_434_p2;
        icmp_ln86_137_reg_1238_pp0_iter1_reg <= icmp_ln86_137_reg_1238;
        icmp_ln86_137_reg_1238_pp0_iter2_reg <= icmp_ln86_137_reg_1238_pp0_iter1_reg;
        icmp_ln86_137_reg_1238_pp0_iter3_reg <= icmp_ln86_137_reg_1238_pp0_iter2_reg;
        icmp_ln86_138_reg_1243 <= icmp_ln86_138_fu_440_p2;
        icmp_ln86_138_reg_1243_pp0_iter1_reg <= icmp_ln86_138_reg_1243;
        icmp_ln86_138_reg_1243_pp0_iter2_reg <= icmp_ln86_138_reg_1243_pp0_iter1_reg;
        icmp_ln86_138_reg_1243_pp0_iter3_reg <= icmp_ln86_138_reg_1243_pp0_iter2_reg;
        icmp_ln86_139_reg_1248 <= icmp_ln86_139_fu_446_p2;
        icmp_ln86_139_reg_1248_pp0_iter1_reg <= icmp_ln86_139_reg_1248;
        icmp_ln86_139_reg_1248_pp0_iter2_reg <= icmp_ln86_139_reg_1248_pp0_iter1_reg;
        icmp_ln86_139_reg_1248_pp0_iter3_reg <= icmp_ln86_139_reg_1248_pp0_iter2_reg;
        icmp_ln86_139_reg_1248_pp0_iter4_reg <= icmp_ln86_139_reg_1248_pp0_iter3_reg;
        icmp_ln86_140_reg_1253 <= icmp_ln86_140_fu_452_p2;
        icmp_ln86_140_reg_1253_pp0_iter1_reg <= icmp_ln86_140_reg_1253;
        icmp_ln86_140_reg_1253_pp0_iter2_reg <= icmp_ln86_140_reg_1253_pp0_iter1_reg;
        icmp_ln86_140_reg_1253_pp0_iter3_reg <= icmp_ln86_140_reg_1253_pp0_iter2_reg;
        icmp_ln86_140_reg_1253_pp0_iter4_reg <= icmp_ln86_140_reg_1253_pp0_iter3_reg;
        icmp_ln86_140_reg_1253_pp0_iter5_reg <= icmp_ln86_140_reg_1253_pp0_iter4_reg;
        icmp_ln86_1459_reg_1223 <= icmp_ln86_1459_fu_416_p2;
        icmp_ln86_1459_reg_1223_pp0_iter1_reg <= icmp_ln86_1459_reg_1223;
        icmp_ln86_1459_reg_1223_pp0_iter2_reg <= icmp_ln86_1459_reg_1223_pp0_iter1_reg;
        icmp_ln86_reg_1121 <= icmp_ln86_fu_298_p2;
        or_ln117_112_reg_1293 <= or_ln117_112_fu_553_p2;
        or_ln117_114_reg_1304 <= or_ln117_114_fu_567_p2;
        or_ln117_118_reg_1311 <= or_ln117_118_fu_573_p2;
        or_ln117_118_reg_1311_pp0_iter2_reg <= or_ln117_118_reg_1311;
        or_ln117_120_reg_1349 <= or_ln117_120_fu_716_p2;
        or_ln117_124_reg_1373 <= or_ln117_124_fu_818_p2;
        or_ln117_126_reg_1319 <= or_ln117_126_fu_578_p2;
        or_ln117_126_reg_1319_pp0_iter2_reg <= or_ln117_126_reg_1319;
        or_ln117_126_reg_1319_pp0_iter3_reg <= or_ln117_126_reg_1319_pp0_iter2_reg;
        or_ln117_130_reg_1383 <= or_ln117_130_fu_928_p2;
        or_ln117_132_reg_1394 <= or_ln117_132_fu_962_p2;
        select_ln117_113_reg_1299 <= select_ln117_113_fu_559_p3;
        select_ln117_120_reg_1344 <= select_ln117_120_fu_709_p3;
        select_ln117_126_reg_1378 <= select_ln117_126_fu_836_p3;
        select_ln117_132_reg_1389 <= select_ln117_132_fu_940_p3;
        select_ln117_134_reg_1399 <= select_ln117_134_fu_974_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1009_p53 = 'bx;

assign agg_result_fu_1009_p54 = ((or_ln117_133_fu_997_p2[0:0] == 1'b1) ? select_ln117_134_reg_1399 : 5'd25);

assign and_ln102_113_fu_479_p2 = (xor_ln104_fu_464_p2 & icmp_ln86_118_reg_1133);

assign and_ln102_114_fu_495_p2 = (icmp_ln86_119_reg_1139 & and_ln102_reg_1258);

assign and_ln102_115_fu_583_p2 = (icmp_ln86_120_reg_1145_pp0_iter1_reg & and_ln104_reg_1265);

assign and_ln102_116_fu_509_p2 = (icmp_ln86_121_reg_1151 & and_ln102_113_fu_479_p2);

assign and_ln102_117_fu_721_p2 = (icmp_ln86_122_reg_1156_pp0_iter2_reg & and_ln104_25_reg_1271_pp0_iter2_reg);

assign and_ln102_118_fu_514_p2 = (icmp_ln86_123_reg_1162 & and_ln102_114_fu_495_p2);

assign and_ln102_119_fu_519_p2 = (icmp_ln86_124_reg_1168 & and_ln104_26_fu_504_p2);

assign and_ln102_120_fu_607_p2 = (icmp_ln86_125_reg_1174_pp0_iter1_reg & and_ln102_115_fu_583_p2);

assign and_ln102_121_fu_740_p2 = (icmp_ln86_126_reg_1180_pp0_iter2_reg & and_ln104_27_reg_1333);

assign and_ln102_122_fu_744_p2 = (icmp_ln86_127_reg_1186_pp0_iter2_reg & and_ln102_117_fu_721_p2);

assign and_ln102_123_fu_948_p2 = (icmp_ln86_128_reg_1192_pp0_iter4_reg & and_ln104_28_reg_1361_pp0_iter4_reg);

assign and_ln102_124_fu_524_p2 = (icmp_ln86_129_reg_1198 & and_ln102_118_fu_514_p2);

assign and_ln102_125_fu_617_p2 = (and_ln102_136_fu_612_p2 & and_ln102_114_reg_1277);

assign and_ln102_126_fu_622_p2 = (icmp_ln86_131_reg_1208_pp0_iter1_reg & and_ln102_119_reg_1287);

assign and_ln102_127_fu_631_p2 = (and_ln104_26_reg_1282 & and_ln102_137_fu_626_p2);

assign and_ln102_128_fu_749_p2 = (icmp_ln86_133_reg_1218_pp0_iter2_reg & and_ln102_120_reg_1339);

assign and_ln102_129_fu_758_p2 = (and_ln102_138_fu_753_p2 & and_ln102_115_reg_1327);

assign and_ln102_130_fu_763_p2 = (icmp_ln86_135_reg_1228_pp0_iter2_reg & and_ln102_121_fu_740_p2);

assign and_ln102_131_fu_859_p2 = (and_ln104_27_reg_1333_pp0_iter3_reg & and_ln102_139_fu_854_p2);

assign and_ln102_132_fu_864_p2 = (icmp_ln86_137_reg_1238_pp0_iter3_reg & and_ln102_122_reg_1367);

assign and_ln102_133_fu_873_p2 = (and_ln102_140_fu_868_p2 & and_ln102_117_reg_1355);

assign and_ln102_134_fu_952_p2 = (icmp_ln86_139_reg_1248_pp0_iter4_reg & and_ln102_123_fu_948_p2);

assign and_ln102_135_fu_992_p2 = (and_ln104_28_reg_1361_pp0_iter5_reg & and_ln102_141_fu_987_p2);

assign and_ln102_136_fu_612_p2 = (xor_ln104_62_fu_597_p2 & icmp_ln86_130_reg_1203_pp0_iter1_reg);

assign and_ln102_137_fu_626_p2 = (xor_ln104_63_fu_602_p2 & icmp_ln86_132_reg_1213_pp0_iter1_reg);

assign and_ln102_138_fu_753_p2 = (xor_ln104_64_fu_735_p2 & icmp_ln86_1459_reg_1223_pp0_iter2_reg);

assign and_ln102_139_fu_854_p2 = (xor_ln104_65_fu_844_p2 & icmp_ln86_136_reg_1233_pp0_iter3_reg);

assign and_ln102_140_fu_868_p2 = (xor_ln104_66_fu_849_p2 & icmp_ln86_138_reg_1243_pp0_iter3_reg);

assign and_ln102_141_fu_987_p2 = (xor_ln104_67_fu_982_p2 & icmp_ln86_140_reg_1253_pp0_iter5_reg);

assign and_ln102_fu_458_p2 = (icmp_ln86_fu_298_p2 & icmp_ln86_117_fu_304_p2);

assign and_ln104_25_fu_489_p2 = (xor_ln104_fu_464_p2 & xor_ln104_58_fu_484_p2);

assign and_ln104_26_fu_504_p2 = (xor_ln104_59_fu_499_p2 & and_ln102_reg_1258);

assign and_ln104_27_fu_592_p2 = (xor_ln104_60_fu_587_p2 & and_ln104_reg_1265);

assign and_ln104_28_fu_730_p2 = (xor_ln104_61_fu_725_p2 & and_ln104_25_reg_1271_pp0_iter2_reg);

assign and_ln104_fu_474_p2 = (xor_ln104_57_fu_469_p2 & icmp_ln86_reg_1121);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1009_p55;

assign icmp_ln86_117_fu_304_p2 = (($signed(p_read2_int_reg) < $signed(18'd3337)) ? 1'b1 : 1'b0);

assign icmp_ln86_118_fu_310_p2 = (($signed(p_read12_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_119_fu_316_p2 = (($signed(p_read5_int_reg) < $signed(18'd261192)) ? 1'b1 : 1'b0);

assign icmp_ln86_120_fu_322_p2 = (($signed(p_read11_int_reg) < $signed(18'd2625)) ? 1'b1 : 1'b0);

assign icmp_ln86_121_fu_328_p2 = (($signed(p_read3_int_reg) < $signed(18'd969)) ? 1'b1 : 1'b0);

assign icmp_ln86_122_fu_334_p2 = (($signed(p_read7_int_reg) < $signed(18'd1489)) ? 1'b1 : 1'b0);

assign icmp_ln86_123_fu_340_p2 = (($signed(p_read4_int_reg) < $signed(18'd261086)) ? 1'b1 : 1'b0);

assign icmp_ln86_124_fu_346_p2 = (($signed(p_read9_int_reg) < $signed(18'd261364)) ? 1'b1 : 1'b0);

assign icmp_ln86_125_fu_352_p2 = (($signed(p_read5_int_reg) < $signed(18'd139)) ? 1'b1 : 1'b0);

assign icmp_ln86_126_fu_358_p2 = (($signed(p_read2_int_reg) < $signed(18'd3487)) ? 1'b1 : 1'b0);

assign icmp_ln86_127_fu_364_p2 = (($signed(p_read10_int_reg) < $signed(18'd753)) ? 1'b1 : 1'b0);

assign icmp_ln86_128_fu_370_p2 = (($signed(p_read1_int_reg) < $signed(18'd1006)) ? 1'b1 : 1'b0);

assign icmp_ln86_129_fu_376_p2 = (($signed(p_read8_int_reg) < $signed(18'd261234)) ? 1'b1 : 1'b0);

assign icmp_ln86_130_fu_382_p2 = (($signed(p_read8_int_reg) < $signed(18'd261605)) ? 1'b1 : 1'b0);

assign icmp_ln86_131_fu_388_p2 = (($signed(p_read8_int_reg) < $signed(18'd261323)) ? 1'b1 : 1'b0);

assign icmp_ln86_132_fu_394_p2 = (($signed(p_read6_int_reg) < $signed(18'd261549)) ? 1'b1 : 1'b0);

assign icmp_ln86_133_fu_400_p2 = (($signed(p_read11_int_reg) < $signed(18'd2543)) ? 1'b1 : 1'b0);

assign icmp_ln86_135_fu_422_p2 = (($signed(p_read7_int_reg) < $signed(18'd2045)) ? 1'b1 : 1'b0);

assign icmp_ln86_136_fu_428_p2 = (($signed(p_read2_int_reg) < $signed(18'd3537)) ? 1'b1 : 1'b0);

assign icmp_ln86_137_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd565)) ? 1'b1 : 1'b0);

assign icmp_ln86_138_fu_440_p2 = (($signed(p_read12_int_reg) < $signed(18'd1823)) ? 1'b1 : 1'b0);

assign icmp_ln86_139_fu_446_p2 = (($signed(p_read1_int_reg) < $signed(18'd914)) ? 1'b1 : 1'b0);

assign icmp_ln86_140_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd3810)) ? 1'b1 : 1'b0);

assign icmp_ln86_1459_fu_416_p2 = (($signed(tmp_fu_406_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_298_p2 = (($signed(p_read11_int_reg) < $signed(18'd3261)) ? 1'b1 : 1'b0);

assign or_ln117_112_fu_553_p2 = (and_ln102_118_fu_514_p2 | and_ln102_113_fu_479_p2);

assign or_ln117_113_fu_639_p2 = (or_ln117_112_reg_1293 | and_ln102_125_fu_617_p2);

assign or_ln117_114_fu_567_p2 = (and_ln102_114_fu_495_p2 | and_ln102_113_fu_479_p2);

assign or_ln117_115_fu_659_p2 = (or_ln117_114_reg_1304 | and_ln102_126_fu_622_p2);

assign or_ln117_116_fu_671_p2 = (or_ln117_114_reg_1304 | and_ln102_119_reg_1287);

assign or_ln117_117_fu_687_p2 = (or_ln117_116_fu_671_p2 | and_ln102_127_fu_631_p2);

assign or_ln117_118_fu_573_p2 = (and_ln102_reg_1258 | and_ln102_113_fu_479_p2);

assign or_ln117_119_fu_768_p2 = (or_ln117_118_reg_1311_pp0_iter2_reg | and_ln102_128_fu_749_p2);

assign or_ln117_120_fu_716_p2 = (or_ln117_118_reg_1311 | and_ln102_120_fu_607_p2);

assign or_ln117_121_fu_780_p2 = (or_ln117_120_reg_1349 | and_ln102_129_fu_758_p2);

assign or_ln117_122_fu_792_p2 = (or_ln117_118_reg_1311_pp0_iter2_reg | and_ln102_115_reg_1327);

assign or_ln117_123_fu_804_p2 = (or_ln117_122_fu_792_p2 | and_ln102_130_fu_763_p2);

assign or_ln117_124_fu_818_p2 = (or_ln117_122_fu_792_p2 | and_ln102_121_fu_740_p2);

assign or_ln117_125_fu_878_p2 = (or_ln117_124_reg_1373 | and_ln102_131_fu_859_p2);

assign or_ln117_126_fu_578_p2 = (icmp_ln86_reg_1121 | and_ln102_113_fu_479_p2);

assign or_ln117_127_fu_890_p2 = (or_ln117_126_reg_1319_pp0_iter3_reg | and_ln102_132_fu_864_p2);

assign or_ln117_128_fu_902_p2 = (or_ln117_126_reg_1319_pp0_iter3_reg | and_ln102_122_reg_1367);

assign or_ln117_129_fu_914_p2 = (or_ln117_128_fu_902_p2 | and_ln102_133_fu_873_p2);

assign or_ln117_130_fu_928_p2 = (or_ln117_126_reg_1319_pp0_iter3_reg | and_ln102_117_reg_1355);

assign or_ln117_131_fu_957_p2 = (or_ln117_130_reg_1383 | and_ln102_134_fu_952_p2);

assign or_ln117_132_fu_962_p2 = (or_ln117_130_reg_1383 | and_ln102_123_fu_948_p2);

assign or_ln117_133_fu_997_p2 = (or_ln117_132_reg_1394 | and_ln102_135_fu_992_p2);

assign or_ln117_fu_539_p2 = (and_ln102_124_fu_524_p2 | and_ln102_113_fu_479_p2);

assign select_ln117_113_fu_559_p3 = ((or_ln117_fu_539_p2[0:0] == 1'b1) ? select_ln117_fu_545_p3 : 2'd3);

assign select_ln117_114_fu_644_p3 = ((or_ln117_112_reg_1293[0:0] == 1'b1) ? zext_ln117_13_fu_636_p1 : 3'd4);

assign select_ln117_115_fu_651_p3 = ((or_ln117_113_fu_639_p2[0:0] == 1'b1) ? select_ln117_114_fu_644_p3 : 3'd5);

assign select_ln117_116_fu_664_p3 = ((or_ln117_114_reg_1304[0:0] == 1'b1) ? select_ln117_115_fu_651_p3 : 3'd6);

assign select_ln117_117_fu_675_p3 = ((or_ln117_115_fu_659_p2[0:0] == 1'b1) ? select_ln117_116_fu_664_p3 : 3'd7);

assign select_ln117_118_fu_693_p3 = ((or_ln117_116_fu_671_p2[0:0] == 1'b1) ? zext_ln117_14_fu_683_p1 : 4'd8);

assign select_ln117_119_fu_701_p3 = ((or_ln117_117_fu_687_p2[0:0] == 1'b1) ? select_ln117_118_fu_693_p3 : 4'd9);

assign select_ln117_120_fu_709_p3 = ((or_ln117_118_reg_1311[0:0] == 1'b1) ? select_ln117_119_fu_701_p3 : 4'd10);

assign select_ln117_121_fu_773_p3 = ((or_ln117_119_fu_768_p2[0:0] == 1'b1) ? select_ln117_120_reg_1344 : 4'd11);

assign select_ln117_122_fu_785_p3 = ((or_ln117_120_reg_1349[0:0] == 1'b1) ? select_ln117_121_fu_773_p3 : 4'd12);

assign select_ln117_123_fu_796_p3 = ((or_ln117_121_fu_780_p2[0:0] == 1'b1) ? select_ln117_122_fu_785_p3 : 4'd13);

assign select_ln117_124_fu_810_p3 = ((or_ln117_122_fu_792_p2[0:0] == 1'b1) ? select_ln117_123_fu_796_p3 : 4'd14);

assign select_ln117_125_fu_824_p3 = ((or_ln117_123_fu_804_p2[0:0] == 1'b1) ? select_ln117_124_fu_810_p3 : 4'd15);

assign select_ln117_126_fu_836_p3 = ((or_ln117_124_fu_818_p2[0:0] == 1'b1) ? zext_ln117_15_fu_832_p1 : 5'd16);

assign select_ln117_127_fu_883_p3 = ((or_ln117_125_fu_878_p2[0:0] == 1'b1) ? select_ln117_126_reg_1378 : 5'd17);

assign select_ln117_128_fu_895_p3 = ((or_ln117_126_reg_1319_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_127_fu_883_p3 : 5'd18);

assign select_ln117_129_fu_906_p3 = ((or_ln117_127_fu_890_p2[0:0] == 1'b1) ? select_ln117_128_fu_895_p3 : 5'd19);

assign select_ln117_130_fu_920_p3 = ((or_ln117_128_fu_902_p2[0:0] == 1'b1) ? select_ln117_129_fu_906_p3 : 5'd20);

assign select_ln117_131_fu_932_p3 = ((or_ln117_129_fu_914_p2[0:0] == 1'b1) ? select_ln117_130_fu_920_p3 : 5'd21);

assign select_ln117_132_fu_940_p3 = ((or_ln117_130_fu_928_p2[0:0] == 1'b1) ? select_ln117_131_fu_932_p3 : 5'd22);

assign select_ln117_133_fu_967_p3 = ((or_ln117_131_fu_957_p2[0:0] == 1'b1) ? select_ln117_132_reg_1389 : 5'd23);

assign select_ln117_134_fu_974_p3 = ((or_ln117_132_fu_962_p2[0:0] == 1'b1) ? select_ln117_133_fu_967_p3 : 5'd24);

assign select_ln117_fu_545_p3 = ((and_ln102_113_fu_479_p2[0:0] == 1'b1) ? zext_ln117_fu_535_p1 : 2'd2);

assign tmp_fu_406_p4 = {{p_read5_int_reg[17:8]}};

assign xor_ln104_57_fu_469_p2 = (icmp_ln86_117_reg_1128 ^ 1'd1);

assign xor_ln104_58_fu_484_p2 = (icmp_ln86_118_reg_1133 ^ 1'd1);

assign xor_ln104_59_fu_499_p2 = (icmp_ln86_119_reg_1139 ^ 1'd1);

assign xor_ln104_60_fu_587_p2 = (icmp_ln86_120_reg_1145_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_61_fu_725_p2 = (icmp_ln86_122_reg_1156_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_62_fu_597_p2 = (icmp_ln86_123_reg_1162_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_63_fu_602_p2 = (icmp_ln86_124_reg_1168_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_64_fu_735_p2 = (icmp_ln86_125_reg_1174_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_65_fu_844_p2 = (icmp_ln86_126_reg_1180_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_66_fu_849_p2 = (icmp_ln86_127_reg_1186_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_67_fu_982_p2 = (icmp_ln86_128_reg_1192_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_464_p2 = (icmp_ln86_reg_1121 ^ 1'd1);

assign xor_ln117_fu_529_p2 = (1'd1 ^ and_ln102_116_fu_509_p2);

assign zext_ln117_13_fu_636_p1 = select_ln117_113_reg_1299;

assign zext_ln117_14_fu_683_p1 = select_ln117_117_fu_675_p3;

assign zext_ln117_15_fu_832_p1 = select_ln117_125_fu_824_p3;

assign zext_ln117_fu_535_p1 = xor_ln117_fu_529_p2;

endmodule //conifer_jettag_accelerator_decision_function_4
