// Seed: 2264186682
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  assign id_3 = 1;
  always @* id_2 = 1 == 1;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
