# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] ins_valid[0] ins_valid[1] index index_valid outs_ready
.outputs ins_ready[0] ins_ready[1] index_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs_valid
.names $false
.names $true
1
.names $undef
.names index index_valid $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$34_Y
11 1
.names $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$34_Y ins_valid[1] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y
11 1
.names $eq$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$36_Y index_valid $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$43_Y
11 1
.names $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$43_Y ins_valid[0] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y
11 1
.names $2\selectedData_valid[0:0] $true $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData_valid[0:0]
1-0 1
-11 1
.names ins[0] ins[13] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][0]
1-0 1
-11 1
.names ins[1] ins[14] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][1]
1-0 1
-11 1
.names ins[2] ins[15] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][2]
1-0 1
-11 1
.names ins[3] ins[16] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][3]
1-0 1
-11 1
.names ins[4] ins[17] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][4]
1-0 1
-11 1
.names ins[5] ins[18] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][5]
1-0 1
-11 1
.names ins[6] ins[19] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][6]
1-0 1
-11 1
.names ins[7] ins[20] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][7]
1-0 1
-11 1
.names ins[8] ins[21] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][8]
1-0 1
-11 1
.names ins[9] ins[22] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][9]
1-0 1
-11 1
.names ins[10] ins[23] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][10]
1-0 1
-11 1
.names ins[11] ins[24] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][11]
1-0 1
-11 1
.names ins[12] ins[25] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData[12:0][12]
1-0 1
-11 1
.names $2\selectedData[12:0][0] ins[0] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][0]
1-0 1
-11 1
.names $2\selectedData[12:0][1] ins[1] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][1]
1-0 1
-11 1
.names $2\selectedData[12:0][2] ins[2] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][2]
1-0 1
-11 1
.names $2\selectedData[12:0][3] ins[3] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][3]
1-0 1
-11 1
.names $2\selectedData[12:0][4] ins[4] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][4]
1-0 1
-11 1
.names $2\selectedData[12:0][5] ins[5] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][5]
1-0 1
-11 1
.names $2\selectedData[12:0][6] ins[6] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][6]
1-0 1
-11 1
.names $2\selectedData[12:0][7] ins[7] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][7]
1-0 1
-11 1
.names $2\selectedData[12:0][8] ins[8] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][8]
1-0 1
-11 1
.names $2\selectedData[12:0][9] ins[9] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][9]
1-0 1
-11 1
.names $2\selectedData[12:0][10] ins[10] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][10]
1-0 1
-11 1
.names $2\selectedData[12:0][11] ins[11] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][11]
1-0 1
-11 1
.names $2\selectedData[12:0][12] ins[12] $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$44_Y $3\selectedData[12:0][12]
1-0 1
-11 1
.names $false $true $or$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$32_Y $2\ins_ready[1:1]
1-0 1
-11 1
.names $false $true $or$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$41_Y $3\ins_ready[0:0]
1-0 1
-11 1
.names $3\selectedData[12:0][12] $false rst outs[12]
1-0 1
-11 1
.names $3\ins_ready[0:0] $false rst ins_ready[0]
1-0 1
-11 1
.names $false $true $logic_and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:46$35_Y $2\selectedData_valid[0:0]
1-0 1
-11 1
.names $2\ins_ready[1:1] $false rst ins_ready[1]
1-0 1
-11 1
.names $3\selectedData[12:0][0] $false rst outs[0]
1-0 1
-11 1
.names $3\selectedData[12:0][1] $false rst outs[1]
1-0 1
-11 1
.names $3\selectedData[12:0][2] $false rst outs[2]
1-0 1
-11 1
.names $3\selectedData[12:0][3] $false rst outs[3]
1-0 1
-11 1
.names $3\selectedData[12:0][4] $false rst outs[4]
1-0 1
-11 1
.names $3\selectedData[12:0][5] $false rst outs[5]
1-0 1
-11 1
.names $3\selectedData[12:0][6] $false rst outs[6]
1-0 1
-11 1
.names $3\selectedData[12:0][7] $false rst outs[7]
1-0 1
-11 1
.names $3\selectedData[12:0][8] $false rst outs[8]
1-0 1
-11 1
.names $3\selectedData[12:0][9] $false rst outs[9]
1-0 1
-11 1
.names $3\selectedData[12:0][10] $false rst outs[10]
1-0 1
-11 1
.names $3\selectedData[12:0][11] $false rst outs[11]
1-0 1
-11 1
.names $3\selectedData_valid[0:0] $false rst selectedData_valid
1-0 1
-11 1
.names ins_valid[1] $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$31_Y
0 1
.names ins_valid[0] $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$40_Y
0 1
.names index $eq$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$36_Y
0 1
.names index_valid $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:55$45_Y
0 1
.names index index_valid $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$28_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$28_Y outs_ready $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$29_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$29_Y ins_valid[1] $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$30_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$30_Y $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$31_Y $or$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$32_Y
1- 1
-1 1
.names $eq$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$36_Y index_valid $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$37_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$37_Y outs_ready $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$38_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$38_Y ins_valid[0] $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$39_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$39_Y $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$40_Y $or$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:40$41_Y
1- 1
-1 1
.names selectedData_valid outs_ready $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:55$46_Y
11 1
.names $not$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:55$45_Y $and$/home/ubuntu/dynamatic/data/verilog/handshake/mux.v:55$46_Y index_ready
1- 1
-1 1
.names $true i[0]
1 1
.names $true i[1]
1 1
.names $true i[2]
1 1
.names $true i[3]
1 1
.names $true i[4]
1 1
.names $true i[5]
1 1
.names $true i[6]
1 1
.names $true i[7]
1 1
.names $true i[8]
1 1
.names $true i[9]
1 1
.names $true i[10]
1 1
.names $true i[11]
1 1
.names $true i[12]
1 1
.names $true i[13]
1 1
.names $true i[14]
1 1
.names $true i[15]
1 1
.names $true i[16]
1 1
.names $true i[17]
1 1
.names $true i[18]
1 1
.names $true i[19]
1 1
.names $true i[20]
1 1
.names $true i[21]
1 1
.names $true i[22]
1 1
.names $true i[23]
1 1
.names $true i[24]
1 1
.names $true i[25]
1 1
.names $true i[26]
1 1
.names $true i[27]
1 1
.names $true i[28]
1 1
.names $true i[29]
1 1
.names $true i[30]
1 1
.names $true i[31]
1 1
.names selectedData_valid outs_valid
1 1
.names outs[0] selectedData[0]
1 1
.names outs[1] selectedData[1]
1 1
.names outs[2] selectedData[2]
1 1
.names outs[3] selectedData[3]
1 1
.names outs[4] selectedData[4]
1 1
.names outs[5] selectedData[5]
1 1
.names outs[6] selectedData[6]
1 1
.names outs[7] selectedData[7]
1 1
.names outs[8] selectedData[8]
1 1
.names outs[9] selectedData[9]
1 1
.names outs[10] selectedData[10]
1 1
.names outs[11] selectedData[11]
1 1
.names outs[12] selectedData[12]
1 1
.end
