#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 27 10:12:30 2016
# Process ID: 6605
# Current directory: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1
# Command line: vivado -log clock.vds -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1/clock.vds
# Journal file: /home/sabertazimi/Work/Source/dld/clock_report/clock_report.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6795 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.688 ; gain = 154.137 ; free physical = 1085 ; free virtual = 11362
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [/home/sabertazimi/Work/Source/dld/clock_design/src/clock.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter CLK_CH bound to: 25 - type: integer 
	Parameter SEC_RANGE bound to: 60 - type: integer 
	Parameter MIN_RANGE bound to: 60 - type: integer 
	Parameter HOUR_RANGE bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tick_divider' [/home/sabertazimi/Work/Source/dld/clock_design/src/tick_divider.v:26]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_divider' (1#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/tick_divider.v:26]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (2#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized0' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized0' (2#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-638] synthesizing module 'time_displayer' [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:31]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'time_to_segment' [/home/sabertazimi/Work/Source/dld/clock_design/src/time_to_segment.v:26]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'integer_to_bcd' [/home/sabertazimi/Work/Source/dld/clock_design/src/integer_to_bcd.v:27]
INFO: [Synth 8-256] done synthesizing module 'integer_to_bcd' (3#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/integer_to_bcd.v:27]
INFO: [Synth 8-638] synthesizing module 'bcd_to_segment' [/home/sabertazimi/Work/Source/dld/clock_design/src/bcd_to_segment.v:27]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_segment' (4#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/bcd_to_segment.v:27]
INFO: [Synth 8-256] done synthesizing module 'time_to_segment' (5#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/time_to_segment.v:26]
INFO: [Synth 8-226] default block is never used [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:75]
WARNING: [Synth 8-567] referenced signal 'sec_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
WARNING: [Synth 8-567] referenced signal 'min_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
WARNING: [Synth 8-567] referenced signal 'hour_seg' should be on the sensitivity list [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:74]
INFO: [Synth 8-256] done synthesizing module 'time_displayer' (6#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/time_displayer.v:31]
INFO: [Synth 8-638] synthesizing module 'ring' [/home/sabertazimi/Work/Source/dld/clock_design/src/ring.v:28]
	Parameter LEN bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ring' (7#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/ring.v:28]
INFO: [Synth 8-638] synthesizing module 'timing_clock' [/home/sabertazimi/Work/Source/dld/clock_design/src/timing_clock.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter CLK_CH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'timer__parameterized1' [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized1' (7#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timer.v:33]
INFO: [Synth 8-256] done synthesizing module 'timing_clock' (8#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/timing_clock.v:32]
INFO: [Synth 8-256] done synthesizing module 'clock' (9#1) [/home/sabertazimi/Work/Source/dld/clock_design/src/clock.v:33]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[31]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[30]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[29]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[28]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[27]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[26]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[24]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[23]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[22]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[21]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[20]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[19]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[18]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[17]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[16]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[14]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[13]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[12]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[11]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[10]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[9]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[8]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[7]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[6]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[5]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[4]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[3]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[2]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[1]
WARNING: [Synth 8-3331] design timing_clock has unconnected port clk_group[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.125 ; gain = 194.574 ; free physical = 1043 ; free virtual = 11320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.125 ; gain = 194.574 ; free physical = 1042 ; free virtual = 11319
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]
Finished Parsing XDC File [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sabertazimi/Work/Source/dld/clock_design/constrs/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.828 ; gain = 0.000 ; free physical = 781 ; free virtual = 11060
