<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4008' type='std::pair&lt;SDValue, SDValue&gt; llvm::TargetLowering::expandUnalignedLoad(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4006'>/// Expands an unaligned load to 2 half-size loads for an integer, and
  /// possibly more for vectors.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='674' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='861' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5280' ll='5466' type='std::pair&lt;SDValue, SDValue&gt; llvm::TargetLowering::expandUnalignedLoad(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2977' u='c' c='_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6775' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2644' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3310' u='c' c='_ZNK4llvm18MipsTargetLowering9lowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2236' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
