Analysis & Synthesis report for final_ethernet
Mon Nov 02 12:19:02 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ethernet_0_controller|state
 11. State Machine - |ethernet_0_controller|MD_unit_E1:md_1|states
 12. State Machine - |ethernet_0_controller|TX_Ethernet:tx_port_1|state
 13. State Machine - |ethernet_0_controller|RX_Ethernet:rx_port_1|state
 14. State Machine - |ethernet_0_controller|MD_unit_E0:md_0|states
 15. State Machine - |ethernet_0_controller|TX_Ethernet:tx_port_0|state
 16. State Machine - |ethernet_0_controller|RX_Ethernet:rx_port_0|state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Physical Synthesis Netlist Optimizations
 22. Registers Packed Into Inferred Megafunctions
 23. Registers Added for RAM Pass-Through Logic
 24. Multiplexer Restructuring Statistics (No Restructuring Performed)
 25. Source assignments for Top-level Entity: |ethernet_0_controller
 26. Source assignments for MD_unit_E0:md_0
 27. Source assignments for MD_unit_E1:md_1
 28. Source assignments for sld_signaltap:auto_signaltap_0
 29. Source assignments for ram_test:r0|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated
 30. Source assignments for ram_test:r1|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated
 31. Source assignments for TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated
 32. Source assignments for TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated
 33. Source assignments for TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated
 34. Source assignments for TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated
 35. Source assignments for MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0|altsyncram_7cj1:auto_generated
 36. Source assignments for MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0|altsyncram_8cj1:auto_generated
 37. Parameter Settings for User Entity Instance: Top-level Entity: |ethernet_0_controller
 38. Parameter Settings for User Entity Instance: c300:clk300|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_0
 40. Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_0|Rx_ROM:rx_rom
 41. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0
 42. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0|TX_RAM:rx_ram
 43. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0|Tx_ROM:tx_rom
 44. Parameter Settings for User Entity Instance: MD_unit_E0:md_0
 45. Parameter Settings for User Entity Instance: MD_unit_E0:md_0|ram_E0:r
 46. Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_1
 47. Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_1|Rx_ROM:rx_rom
 48. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1
 49. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1|TX_RAM:rx_ram
 50. Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1|Tx_ROM:tx_rom
 51. Parameter Settings for User Entity Instance: MD_unit_E1:md_1
 52. Parameter Settings for User Entity Instance: MD_unit_E1:md_1|ram_E1:r
 53. Parameter Settings for User Entity Instance: clk_200_:pll|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: ram_test:r0
 55. Parameter Settings for User Entity Instance: ram_test:r1
 56. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 57. Parameter Settings for Inferred Entity Instance: ram_test:r0|altsyncram:ram_rtl_0
 58. Parameter Settings for Inferred Entity Instance: ram_test:r1|altsyncram:ram_rtl_0
 59. Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0
 60. Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0
 61. Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0
 62. Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0
 63. Parameter Settings for Inferred Entity Instance: MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0
 64. Parameter Settings for Inferred Entity Instance: MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0
 65. altpll Parameter Settings by Entity Instance
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "MD_unit_E1:md_1|ram_E1:r"
 68. Port Connectivity Checks: "MD_unit_E1:md_1"
 69. Port Connectivity Checks: "TX_Ethernet:tx_port_1"
 70. Port Connectivity Checks: "MD_unit_E0:md_0|ram_E0:r"
 71. Port Connectivity Checks: "MD_unit_E0:md_0"
 72. Port Connectivity Checks: "TX_Ethernet:tx_port_0"
 73. Port Connectivity Checks: "c300:clk300"
 74. Signal Tap Logic Analyzer Settings
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Connections to In-System Debugging Instance "auto_signaltap_0"
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 02 12:19:02 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; final_ethernet                              ;
; Top-level Entity Name              ; ethernet_0_controller                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,436                                       ;
;     Total combinational functions  ; 1,006                                       ;
;     Dedicated logic registers      ; 996                                         ;
; Total registers                    ; 996                                         ;
; Total pins                         ; 70                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 127,488                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                           ; Setting               ; Default Value      ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                           ; EP4CE115F29C7         ;                    ;
; Top-level entity name                                            ; ethernet_0_controller ; final_ethernet     ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                            ; On                    ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                   ;                    ;
; Restructure Multiplexers                                         ; Off                   ; Auto               ;
; State Machine Processing                                         ; One-Hot               ; Auto               ;
; SDC constraint protection                                        ; On                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                      ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                ;
; Preserve fewer node names                                        ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993          ;
; Safe State Machine                                               ; Off                   ; Off                ;
; Extract Verilog State Machines                                   ; On                    ; On                 ;
; Extract VHDL State Machines                                      ; On                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                 ;
; Parallel Synthesis                                               ; On                    ; On                 ;
; DSP Block Balancing                                              ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                    ; On                 ;
; Power-Up Don't Care                                              ; On                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                ;
; Remove Duplicate Registers                                       ; On                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                ;
; Optimization Technique                                           ; Balanced              ; Balanced           ;
; Carry Chain Length                                               ; 70                    ; 70                 ;
; Auto Carry Chains                                                ; On                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                ;
; Auto ROM Replacement                                             ; On                    ; On                 ;
; Auto RAM Replacement                                             ; On                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                    ; On                 ;
; Strict RAM Replacement                                           ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                ;
; Auto Resource Sharing                                            ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                    ; On                 ;
; Report Parameter Settings                                        ; On                    ; On                 ;
; Report Source Assignments                                        ; On                    ; On                 ;
; Report Connectivity Checks                                       ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                ;
; Clock MUX Protection                                             ; On                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                ;
; Block Design Naming                                              ; Auto                  ; Auto               ;
; Synthesis Effort                                                 ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                 ;
+------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; Tx_ROM.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/Tx_ROM.v                                                           ;             ;
; TX_RAM.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/TX_RAM.v                                                           ;             ;
; TX_Ethernet.v                                                      ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/TX_Ethernet.v                                                      ;             ;
; Rx_ROM.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/Rx_ROM.v                                                           ;             ;
; RX_Ethernet.v                                                      ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/RX_Ethernet.v                                                      ;             ;
; MD_unit_E0.v                                                       ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/MD_unit_E0.v                                                       ;             ;
; ram_E0.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/ram_E0.v                                                           ;             ;
; MD_unit_E1.v                                                       ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/MD_unit_E1.v                                                       ;             ;
; ram_E1.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/ram_E1.v                                                           ;             ;
; ethernet_0_controller.v                                            ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/ethernet_0_controller.v                                            ;             ;
; clk_200_.v                                                         ; yes             ; User Wizard-Generated File                            ; E:/downloads/final_ethernet (20)/clk_200_.v                                                         ;             ;
; ram_test.v                                                         ; yes             ; User Verilog HDL File                                 ; E:/downloads/final_ethernet (20)/ram_test.v                                                         ;             ;
; c300.v                                                             ; yes             ; User Wizard-Generated File                            ; E:/downloads/final_ethernet (20)/c300.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf                                               ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/aglobal181.inc                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;             ;
; db/c300_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/c300_altpll.v                                                   ;             ;
; db/clk_200__altpll.v                                               ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/clk_200__altpll.v                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_4b24.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_4b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cntr_ggi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld5c243c4f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; db/altsyncram_4tg1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_4tg1.tdf                                             ;             ;
; db/altsyncram_9g91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_9g91.tdf                                             ;             ;
; db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif                     ;             ;
; db/altsyncram_jli1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_jli1.tdf                                             ;             ;
; db/altsyncram_7cj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_7cj1.tdf                                             ;             ;
; db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif                     ;             ;
; db/altsyncram_8cj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/downloads/final_ethernet (20)/db/altsyncram_8cj1.tdf                                             ;             ;
; db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif                     ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,436                    ;
;                                             ;                          ;
; Total combinational functions               ; 1006                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 391                      ;
;     -- 3 input functions                    ; 317                      ;
;     -- <=2 input functions                  ; 298                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 825                      ;
;     -- arithmetic mode                      ; 181                      ;
;                                             ;                          ;
; Total registers                             ; 996                      ;
;     -- Dedicated logic registers            ; 996                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 70                       ;
; Total memory bits                           ; 127488                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 393                      ;
; Total fan-out                               ; 7787                     ;
; Average fan-out                             ; 3.43                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ethernet_0_controller                                                                                                                  ; 1006 (50)           ; 996 (53)                  ; 127488      ; 0            ; 0       ; 0         ; 70   ; 0            ; |ethernet_0_controller                                                                                                                                                                                                                                                                                                                                            ; ethernet_0_controller             ; work         ;
;    |MD_unit_E0:md_0|                                                                                                                    ; 107 (91)            ; 101 (84)                  ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E0:md_0                                                                                                                                                                                                                                                                                                                            ; MD_unit_E0                        ; work         ;
;       |ram_E0:r|                                                                                                                        ; 16 (16)             ; 17 (17)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E0:md_0|ram_E0:r                                                                                                                                                                                                                                                                                                                   ; ram_E0                            ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_7cj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0|altsyncram_7cj1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_7cj1                   ; work         ;
;    |MD_unit_E1:md_1|                                                                                                                    ; 72 (56)             ; 74 (57)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E1:md_1                                                                                                                                                                                                                                                                                                                            ; MD_unit_E1                        ; work         ;
;       |ram_E1:r|                                                                                                                        ; 16 (16)             ; 17 (17)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E1:md_1|ram_E1:r                                                                                                                                                                                                                                                                                                                   ; ram_E1                            ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_8cj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0|altsyncram_8cj1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_8cj1                   ; work         ;
;    |RX_Ethernet:rx_port_0|                                                                                                              ; 34 (34)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|RX_Ethernet:rx_port_0                                                                                                                                                                                                                                                                                                                      ; RX_Ethernet                       ; work         ;
;    |RX_Ethernet:rx_port_1|                                                                                                              ; 34 (34)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|RX_Ethernet:rx_port_1                                                                                                                                                                                                                                                                                                                      ; RX_Ethernet                       ; work         ;
;    |TX_Ethernet:tx_port_0|                                                                                                              ; 105 (105)           ; 47 (47)                   ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0                                                                                                                                                                                                                                                                                                                      ; TX_Ethernet                       ; work         ;
;       |TX_RAM:rx_ram|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|TX_RAM:rx_ram                                                                                                                                                                                                                                                                                                        ; TX_RAM                            ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_jli1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_jli1                   ; work         ;
;       |Tx_ROM:tx_rom|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|Tx_ROM:tx_rom                                                                                                                                                                                                                                                                                                        ; Tx_ROM                            ; work         ;
;          |altsyncram:rom_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_9g91:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_9g91                   ; work         ;
;    |TX_Ethernet:tx_port_1|                                                                                                              ; 71 (71)             ; 32 (32)                   ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1                                                                                                                                                                                                                                                                                                                      ; TX_Ethernet                       ; work         ;
;       |TX_RAM:rx_ram|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|TX_RAM:rx_ram                                                                                                                                                                                                                                                                                                        ; TX_RAM                            ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_jli1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_jli1                   ; work         ;
;       |Tx_ROM:tx_rom|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|Tx_ROM:tx_rom                                                                                                                                                                                                                                                                                                        ; Tx_ROM                            ; work         ;
;          |altsyncram:rom_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_9g91:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_9g91                   ; work         ;
;    |c300:clk300|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|c300:clk300                                                                                                                                                                                                                                                                                                                                ; c300                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|c300:clk300|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;          |c300_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|c300:clk300|altpll:altpll_component|c300_altpll:auto_generated                                                                                                                                                                                                                                                                             ; c300_altpll                       ; work         ;
;    |clk_200_:pll|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|clk_200_:pll                                                                                                                                                                                                                                                                                                                               ; clk_200_                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|clk_200_:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |clk_200__altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|clk_200_:pll|altpll:altpll_component|clk_200__altpll:auto_generated                                                                                                                                                                                                                                                                        ; clk_200__altpll                   ; work         ;
;    |ram_test:r0|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r0                                                                                                                                                                                                                                                                                                                                ; ram_test                          ; work         ;
;       |altsyncram:ram_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r0|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_4tg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r0|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_4tg1                   ; work         ;
;    |ram_test:r1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r1                                                                                                                                                                                                                                                                                                                                ; ram_test                          ; work         ;
;       |altsyncram:ram_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_4tg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|ram_test:r1|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_4tg1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 133 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 132 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 132 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 132 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (76)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 400 (2)             ; 554 (31)                  ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 398 (0)             ; 523 (0)                   ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 398 (86)            ; 523 (204)                 ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated                                                                                                                                                 ; altsyncram_4b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 95 (95)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 118 (9)             ; 103 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cgi:auto_generated                                                             ; cntr_cgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 30 (30)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 35 (35)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_0_controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0|altsyncram_7cj1:auto_generated|ALTSYNCRAM                                                                                                               ; M9K  ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif ;
; MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0|altsyncram_8cj1:auto_generated|ALTSYNCRAM                                                                                                               ; M9K  ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif ;
; TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated|ALTSYNCRAM                                                                                                    ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                           ;
; TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated|ALTSYNCRAM                                                                                                    ; M9K  ; ROM              ; 128          ; 8            ; --           ; --           ; 1024   ; db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif ;
; TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated|ALTSYNCRAM                                                                                                    ; M9K  ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                           ;
; TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated|ALTSYNCRAM                                                                                                    ; M9K  ; ROM              ; 128          ; 8            ; --           ; --           ; 1024   ; db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif ;
; ram_test:r0|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                           ;
; ram_test:r1|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 30           ; 4096         ; 30           ; 122880 ; None                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ethernet_0_controller|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |ethernet_0_controller|c300:clk300                                                                                                                                                                                                                                                         ; c300.v          ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |ethernet_0_controller|clk_200_:pll                                                                                                                                                                                                                                                        ; clk_200_.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |ethernet_0_controller|state            ;
+--------------+-------------+-------------+--------------+
; Name         ; state.ideal ; state.exit_ ; state.start_ ;
+--------------+-------------+-------------+--------------+
; state.ideal  ; 0           ; 0           ; 0            ;
; state.start_ ; 1           ; 0           ; 1            ;
; state.exit_  ; 1           ; 1           ; 0            ;
+--------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|MD_unit_E1:md_1|states                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+
; Name                          ; states.reset ; states.default_write ; states.default_write_init ; states.default_read_TA_3 ; states.coustom_read_addr_2 ; states.coustom_read_addr_1 ; states.custom_read ; states.custom_read_init ; states.data_write_end ; states.data_write ; states.custom_write ; states.custom_write_init ; states.write_end ; states.write_back ; states.data_in ; states.default_read_TA_2 ; states.default_read_TA_1 ; states.default_read ; states.default_read_init ; states.ideal ; states.reset_default_settings ;
+-------------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+
; states.reset_default_settings ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 0                             ;
; states.ideal                  ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 1            ; 1                             ;
; states.default_read_init      ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 1                        ; 0            ; 1                             ;
; states.default_read           ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 1                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_1      ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 1                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_2      ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 1                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_in                ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 1              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.write_back             ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 1                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.write_end              ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 1                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_write_init      ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 1                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_write           ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 1                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write             ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 1                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_end         ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 1                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_read_init       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 1                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_read            ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 1                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.coustom_read_addr_1    ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 1                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.coustom_read_addr_2    ; 0            ; 0                    ; 0                         ; 0                        ; 1                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_3      ; 0            ; 0                    ; 0                         ; 1                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write_init     ; 0            ; 0                    ; 1                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write          ; 0            ; 1                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.reset                  ; 1            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
+-------------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|TX_Ethernet:tx_port_1|state                                                                                                                                      ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+
; Name                         ; state.slave_mode_init ; state.master_slave_mode_odd ; state.master_slave_mode_even ; state.master_mode_init ; state.normal_mode_odd ; state.normal_mode_even ; state.000 ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+
; state.000                    ; 0                     ; 0                           ; 0                            ; 0                      ; 0                     ; 0                      ; 0         ;
; state.normal_mode_even       ; 0                     ; 0                           ; 0                            ; 0                      ; 0                     ; 1                      ; 1         ;
; state.normal_mode_odd        ; 0                     ; 0                           ; 0                            ; 0                      ; 1                     ; 0                      ; 1         ;
; state.master_mode_init       ; 0                     ; 0                           ; 0                            ; 1                      ; 0                     ; 0                      ; 1         ;
; state.master_slave_mode_even ; 0                     ; 0                           ; 1                            ; 0                      ; 0                     ; 0                      ; 1         ;
; state.master_slave_mode_odd  ; 0                     ; 1                           ; 0                            ; 0                      ; 0                     ; 0                      ; 1         ;
; state.slave_mode_init        ; 1                     ; 0                           ; 0                            ; 0                      ; 0                     ; 0                      ; 1         ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|RX_Ethernet:rx_port_1|state                                                   ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+
; Name                       ; state.start_frame_even_nib ; state.start_frame_odd_nib ; state.data_receive ; state.000 ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+
; state.000                  ; 0                          ; 0                         ; 0                  ; 0         ;
; state.data_receive         ; 0                          ; 0                         ; 1                  ; 1         ;
; state.start_frame_odd_nib  ; 0                          ; 1                         ; 0                  ; 1         ;
; state.start_frame_even_nib ; 1                          ; 0                         ; 0                  ; 1         ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|MD_unit_E0:md_0|states                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+------------------------------------+--------------------------------+--------------------------------------------+-----------------------------+------------------------+---------------------+-------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+
; Name                                       ; states.data_write_end_intermediate ; states.data_write_intermediate ; states.reset_default_settings_intermediate ; states.default_write_init_a ; states.default_write_a ; states.data_write_a ; states.data_write_end_a ; states.reset ; states.default_write ; states.default_write_init ; states.default_read_TA_3 ; states.coustom_read_addr_2 ; states.coustom_read_addr_1 ; states.custom_read ; states.custom_read_init ; states.data_write_end ; states.data_write ; states.custom_write ; states.custom_write_init ; states.write_end ; states.write_back ; states.data_in ; states.default_read_TA_2 ; states.default_read_TA_1 ; states.default_read ; states.default_read_init ; states.ideal ; states.reset_default_settings ;
+--------------------------------------------+------------------------------------+--------------------------------+--------------------------------------------+-----------------------------+------------------------+---------------------+-------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+
; states.reset_default_settings              ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 0                             ;
; states.ideal                               ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 1            ; 1                             ;
; states.default_read_init                   ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 1                        ; 0            ; 1                             ;
; states.default_read                        ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 1                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_1                   ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 1                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_2                   ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 1                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_in                             ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 1              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.write_back                          ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 1                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.write_end                           ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 1                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_write_init                   ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 1                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_write                        ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 1                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write                          ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 1                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_end                      ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 1                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_read_init                    ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 1                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.custom_read                         ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 1                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.coustom_read_addr_1                 ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 1                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.coustom_read_addr_2                 ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 1                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_read_TA_3                   ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 1                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write_init                  ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 1                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write                       ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 1                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.reset                               ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 1            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_end_a                    ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 1                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_a                        ; 0                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 1                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write_a                     ; 0                                  ; 0                              ; 0                                          ; 0                           ; 1                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.default_write_init_a                ; 0                                  ; 0                              ; 0                                          ; 1                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.reset_default_settings_intermediate ; 0                                  ; 0                              ; 1                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_intermediate             ; 0                                  ; 1                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
; states.data_write_end_intermediate         ; 1                                  ; 0                              ; 0                                          ; 0                           ; 0                      ; 0                   ; 0                       ; 0            ; 0                    ; 0                         ; 0                        ; 0                          ; 0                          ; 0                  ; 0                       ; 0                     ; 0                 ; 0                   ; 0                        ; 0                ; 0                 ; 0              ; 0                        ; 0                        ; 0                   ; 0                        ; 0            ; 1                             ;
+--------------------------------------------+------------------------------------+--------------------------------+--------------------------------------------+-----------------------------+------------------------+---------------------+-------------------------+--------------+----------------------+---------------------------+--------------------------+----------------------------+----------------------------+--------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------------+------------------+-------------------+----------------+--------------------------+--------------------------+---------------------+--------------------------+--------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|TX_Ethernet:tx_port_0|state                                                                                                                                      ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+
; Name                         ; state.slave_mode_init ; state.master_slave_mode_odd ; state.master_slave_mode_even ; state.master_mode_init ; state.normal_mode_odd ; state.normal_mode_even ; state.000 ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+
; state.000                    ; 0                     ; 0                           ; 0                            ; 0                      ; 0                     ; 0                      ; 0         ;
; state.normal_mode_even       ; 0                     ; 0                           ; 0                            ; 0                      ; 0                     ; 1                      ; 1         ;
; state.normal_mode_odd        ; 0                     ; 0                           ; 0                            ; 0                      ; 1                     ; 0                      ; 1         ;
; state.master_mode_init       ; 0                     ; 0                           ; 0                            ; 1                      ; 0                     ; 0                      ; 1         ;
; state.master_slave_mode_even ; 0                     ; 0                           ; 1                            ; 0                      ; 0                     ; 0                      ; 1         ;
; state.master_slave_mode_odd  ; 0                     ; 1                           ; 0                            ; 0                      ; 0                     ; 0                      ; 1         ;
; state.slave_mode_init        ; 1                     ; 0                           ; 0                            ; 0                      ; 0                     ; 0                      ; 1         ;
+------------------------------+-----------------------+-----------------------------+------------------------------+------------------------+-----------------------+------------------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_0_controller|RX_Ethernet:rx_port_0|state                                                   ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+
; Name                       ; state.start_frame_even_nib ; state.start_frame_odd_nib ; state.data_receive ; state.000 ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+
; state.000                  ; 0                          ; 0                         ; 0                  ; 0         ;
; state.data_receive         ; 0                          ; 0                         ; 1                  ; 1         ;
; state.start_frame_odd_nib  ; 0                          ; 1                         ; 0                  ; 1         ;
; state.start_frame_even_nib ; 1                          ; 0                         ; 0                  ; 1         ;
+----------------------------+----------------------------+---------------------------+--------------------+-----------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+----------------------------------------------+-------------------------------------------+
; Register name                                ; Reason for Removal                        ;
+----------------------------------------------+-------------------------------------------+
; mode_1[1]~reg0                               ; Stuck at GND due to stuck port data_in    ;
; mode_1[0]~reg0                               ; Stuck at VCC due to stuck port data_in    ;
; TX_Ethernet:tx_port_1|last_receive_tx        ; Lost fanout                               ;
; TX_Ethernet:tx_port_1|count_10u[0..11]       ; Lost fanout                               ;
; mode_0[0]~reg0                               ; Merged with mode_0[1]~reg0                ;
; MD_unit_E1:md_1|count_clk[15]                ; Merged with MD_unit_E0:md_0|count_clk[15] ;
; MD_unit_E1:md_1|count_clk[14]                ; Merged with MD_unit_E0:md_0|count_clk[14] ;
; MD_unit_E1:md_1|count_clk[13]                ; Merged with MD_unit_E0:md_0|count_clk[13] ;
; MD_unit_E1:md_1|count_clk[12]                ; Merged with MD_unit_E0:md_0|count_clk[12] ;
; MD_unit_E1:md_1|count_clk[11]                ; Merged with MD_unit_E0:md_0|count_clk[11] ;
; MD_unit_E1:md_1|count_clk[10]                ; Merged with MD_unit_E0:md_0|count_clk[10] ;
; MD_unit_E1:md_1|count_clk[9]                 ; Merged with MD_unit_E0:md_0|count_clk[9]  ;
; MD_unit_E1:md_1|count_clk[8]                 ; Merged with MD_unit_E0:md_0|count_clk[8]  ;
; MD_unit_E1:md_1|count_clk[7]                 ; Merged with MD_unit_E0:md_0|count_clk[7]  ;
; MD_unit_E1:md_1|count_clk[6]                 ; Merged with MD_unit_E0:md_0|count_clk[6]  ;
; MD_unit_E1:md_1|count_clk[5]                 ; Merged with MD_unit_E0:md_0|count_clk[5]  ;
; MD_unit_E1:md_1|count_clk[4]                 ; Merged with MD_unit_E0:md_0|count_clk[4]  ;
; MD_unit_E1:md_1|count_clk[3]                 ; Merged with MD_unit_E0:md_0|count_clk[3]  ;
; MD_unit_E1:md_1|count_clk[2]                 ; Merged with MD_unit_E0:md_0|count_clk[2]  ;
; MD_unit_E1:md_1|count_clk[1]                 ; Merged with MD_unit_E0:md_0|count_clk[1]  ;
; MD_unit_E1:md_1|count_clk[0]                 ; Merged with MD_unit_E0:md_0|count_clk[0]  ;
; TX_Ethernet:tx_port_0|Tx_ER                  ; Stuck at GND due to stuck port data_in    ;
; TX_Ethernet:tx_port_1|Tx_ER                  ; Stuck at GND due to stuck port data_in    ;
; TX_Ethernet:tx_port_0|Tx_ER_wire             ; Stuck at GND due to stuck port data_in    ;
; TX_Ethernet:tx_port_1|Tx_ER_wire             ; Stuck at GND due to stuck port data_in    ;
; state~6                                      ; Lost fanout                               ;
; MD_unit_E1:md_1|states~4                     ; Lost fanout                               ;
; MD_unit_E1:md_1|states~5                     ; Lost fanout                               ;
; MD_unit_E1:md_1|states~6                     ; Lost fanout                               ;
; MD_unit_E1:md_1|states~7                     ; Lost fanout                               ;
; MD_unit_E1:md_1|states~8                     ; Lost fanout                               ;
; TX_Ethernet:tx_port_1|state~4                ; Lost fanout                               ;
; TX_Ethernet:tx_port_1|state~5                ; Lost fanout                               ;
; TX_Ethernet:tx_port_1|state~6                ; Lost fanout                               ;
; RX_Ethernet:rx_port_1|state~4                ; Lost fanout                               ;
; RX_Ethernet:rx_port_1|state~5                ; Lost fanout                               ;
; RX_Ethernet:rx_port_1|state~6                ; Lost fanout                               ;
; MD_unit_E0:md_0|states~4                     ; Lost fanout                               ;
; MD_unit_E0:md_0|states~5                     ; Lost fanout                               ;
; MD_unit_E0:md_0|states~6                     ; Lost fanout                               ;
; MD_unit_E0:md_0|states~7                     ; Lost fanout                               ;
; MD_unit_E0:md_0|states~8                     ; Lost fanout                               ;
; TX_Ethernet:tx_port_0|state~4                ; Lost fanout                               ;
; TX_Ethernet:tx_port_0|state~5                ; Lost fanout                               ;
; TX_Ethernet:tx_port_0|state~6                ; Lost fanout                               ;
; RX_Ethernet:rx_port_0|state~4                ; Lost fanout                               ;
; RX_Ethernet:rx_port_0|state~5                ; Lost fanout                               ;
; RX_Ethernet:rx_port_0|state~6                ; Lost fanout                               ;
; TX_Ethernet:tx_port_1|state.master_mode_init ; Stuck at GND due to stuck port data_in    ;
; state.exit_                                  ; Lost fanout                               ;
; MD_unit_E0:md_0|states.write_end             ; Merged with MD_unit_E0:md_0|portA_wEnable ;
; MD_unit_E1:md_1|states.write_end             ; Merged with MD_unit_E1:md_1|portA_wEnable ;
; TX_Ethernet:tx_port_1|state.slave_mode_init  ; Lost fanout                               ;
; Total Number of Removed Registers = 64       ;                                           ;
+----------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                        ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; mode_1[1]~reg0                               ; Stuck at GND              ; TX_Ethernet:tx_port_1|Tx_ER, TX_Ethernet:tx_port_1|Tx_ER_wire ;
;                                              ; due to stuck port data_in ;                                                               ;
; TX_Ethernet:tx_port_0|Tx_ER                  ; Stuck at GND              ; TX_Ethernet:tx_port_0|Tx_ER_wire                              ;
;                                              ; due to stuck port data_in ;                                                               ;
; TX_Ethernet:tx_port_1|state.master_mode_init ; Stuck at GND              ; TX_Ethernet:tx_port_1|state.slave_mode_init                   ;
;                                              ; due to stuck port data_in ;                                                               ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 996   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 439   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 345   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MD_unit_E0:md_0|w_bit                                                                                                                                                                                                                                                                                                           ; 1       ;
; MD_unit_E1:md_1|w_bit                                                                                                                                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                   ;
+---------------------------------------------------+------------------+---------------------+
; Node                                              ; Action           ; Reason              ;
+---------------------------------------------------+------------------+---------------------+
; MD_unit_E0:md_0|Equal1~0_OTERM143                 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Equal4~0                          ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Equal4~0_OTERM111                 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Equal4~1_OTERM141                 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Equal5~0_OTERM145                 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~0                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~1                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~1_RTM022                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~1_RTM022                ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~3                       ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~3_OTERM149              ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector5~3_RTM023                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector6~0                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector6~3                       ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector6~3_OTERM89               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~0                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~0_OTERM33               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~0_RTM030                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~0_RTM035                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~0_RTM035                ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~2                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~3                       ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~3_OTERM93               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector7~3_RTM031                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector8~0                       ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector8~1                       ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector25~0                      ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|Selector25~0_OTERM1               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector25~0_RTM03                ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|Selector25~0_RTM03                ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|Selector25~1                      ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~2                         ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~2_OTERM119                ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~2_RTM02                   ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~2_RTM0121                 ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~2_RTM0121                 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~3                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr1~3_RTM0120                 ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr2                           ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr2_OTERM147                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|WideOr2~4                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr2~4_RTM034                  ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~0                         ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~0_RTM051                  ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~0_RTM051                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~0_RTM051_OTERM123         ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~1                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|WideOr4~1_RTM050                  ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|count[0]_NEW60_NEW_REG150_RTM0152 ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|count[0]_NEW60_NEW_REG150_RTM0152 ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[0]_NEW60_RTM0153            ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|count[0]_NEW60_RTM0153            ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[0]_NEW60_RTM0153_RTM0162    ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|count[0]~6                        ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|count[1]_OTERM63                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[1]~7_OTERM161               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[2]_OTERM65                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[2]~9_OTERM159               ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[3]_OTERM59                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[3]~11_OTERM157              ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[4]_OTERM57                  ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|count[4]~13_OTERM155              ; Retimed Register ; Timing optimization ;
; MD_unit_E0:md_0|portA_addr[0]                     ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|portA_addr[1]                     ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|portA_addr[2]                     ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|states.data_write_end             ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|states.data_write_end_a           ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|states~39                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|states~42                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|states~43                         ; Modified         ; Timing optimization ;
; MD_unit_E0:md_0|states~45                         ; Deleted          ; Timing optimization ;
; MD_unit_E0:md_0|states~46                         ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|Equal4~0                          ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Equal4~0_OTERM53                  ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|Selector5~0                       ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|Selector5~1                       ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Selector5~2_OTERM95               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|Selector6~1                       ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|Selector6~2                       ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Selector6~2_OTERM91               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|Selector7~1                       ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|Selector7~2                       ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Selector8~4                       ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|Selector8~5                       ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Selector8~7                       ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|Selector8~7_RTM012                ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|WideOr1                           ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|WideOr1~0                         ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|WideOr1~0_OTERM11                 ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|WideOr1~0_RTM013                  ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|WideOr1~0_RTM013                  ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5                        ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5_NEW_REG106_RTM0108     ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5_NEW_REG106_RTM0108     ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5_OTERM107               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5_RTM0109                ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~5_RTM0109                ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[0]~6                        ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|count[1]~7_OTERM105               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[2]~9_OTERM103               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[3]~11_OTERM101              ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|count[4]~13_OTERM99               ; Retimed Register ; Timing optimization ;
; MD_unit_E1:md_1|portA_addr[1]                     ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|portA_addr[2]                     ; Deleted          ; Timing optimization ;
; MD_unit_E1:md_1|states~32                         ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|states~34                         ; Modified         ; Timing optimization ;
; MD_unit_E1:md_1|states~35                         ; Modified         ; Timing optimization ;
; TX_Ethernet:tx_port_0|Add2~1                      ; Modified         ; Timing optimization ;
; TX_Ethernet:tx_port_0|Selector18~1                ; Modified         ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[1]_OTERM67        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[2]_OTERM69        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[3]_OTERM71        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[4]_OTERM73        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[5]_OTERM75        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[6]_OTERM77        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[7]_OTERM79        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[8]_OTERM81        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[9]_OTERM83        ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[10]_OTERM85       ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_0|count_10u[11]_OTERM87       ; Retimed Register ; Timing optimization ;
; TX_Ethernet:tx_port_1|Add2~1                      ; Modified         ; Timing optimization ;
; TX_Ethernet:tx_port_1|Selector18~0                ; Modified         ; Timing optimization ;
+---------------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+---------------------------------------------+-----------------------------------------------+------+
; Register Name                               ; Megafunction                                  ; Type ;
+---------------------------------------------+-----------------------------------------------+------+
; ram_test:r0|q[0..7]                         ; ram_test:r0|ram_rtl_0                         ; RAM  ;
; ram_test:r1|q[0..7]                         ; ram_test:r1|ram_rtl_0                         ; RAM  ;
; TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|q[0..7] ; TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|rom_rtl_0 ; RAM  ;
; TX_Ethernet:tx_port_0|TX_RAM:rx_ram|q[0..7] ; TX_Ethernet:tx_port_0|TX_RAM:rx_ram|ram_rtl_0 ; RAM  ;
; TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|q[0..7] ; TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|rom_rtl_0 ; RAM  ;
; TX_Ethernet:tx_port_1|TX_RAM:rx_ram|q[0..7] ; TX_Ethernet:tx_port_1|TX_RAM:rx_ram|ram_rtl_0 ; RAM  ;
; MD_unit_E0:md_0|ram_E0:r|q_a[0..15]         ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0            ; RAM  ;
; MD_unit_E1:md_1|ram_E1:r|q_a[0..15]         ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0            ; RAM  ;
+---------------------------------------------+-----------------------------------------------+------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[0]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[1]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[2]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[3]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[4]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[5]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[6]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[7]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[8]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[9]  ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[10] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[11] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[12] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[13] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[14] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[15] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0_bypass[16] ; MD_unit_E0:md_0|ram_E0:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[0]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[1]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[2]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[3]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[4]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[5]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[6]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[7]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[8]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[9]  ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[10] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[11] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[12] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[13] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[14] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[15] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0_bypass[16] ; MD_unit_E1:md_1|ram_E1:r|ram_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_0|Tx_data[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_1|Tx_data[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_1|ram_addr_mac[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_0|ram_addr_mac[1] ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |ethernet_0_controller|RX_Ethernet:rx_port_1|error_count[3]  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |ethernet_0_controller|RX_Ethernet:rx_port_0|error_count[1]  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_1|rom_in[4]       ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_0|rom_in[3]       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |ethernet_0_controller|RX_Ethernet:rx_port_1|nible[1]        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |ethernet_0_controller|RX_Ethernet:rx_port_0|nible[3]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_1|ram_addr_tx[2]  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ethernet_0_controller|TX_Ethernet:tx_port_0|ram_addr_tx[0]  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ethernet_0_controller|MD_unit_E1:md_1|portA_addr[2]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |ethernet_0_controller ;
+------------------------------+-------+------+-------------------+
; Assignment                   ; Value ; From ; To                ;
+------------------------------+-------+------+-------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_1[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_1[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_1[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_1[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_1[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_1[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_1[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_1[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_1[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_1[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_0[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_0[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_0[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_0[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_0[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_0[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_0[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_0[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; packet_no_0[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; packet_no_0[4]    ;
+------------------------------+-------+------+-------------------+


+----------------------------------------------------------+
; Source assignments for MD_unit_E0:md_0                   ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RW_request ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RW_request ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; new_addr   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; new_addr   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[0]    ;
+------------------------------+-------+------+------------+


+----------------------------------------------------------+
; Source assignments for MD_unit_E1:md_1                   ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RW_request ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RW_request ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; new_addr   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; new_addr   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addr[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addr[0]    ;
+------------------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for ram_test:r0|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for ram_test:r1|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0|altsyncram_9g91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0|altsyncram_jli1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0|altsyncram_7cj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0|altsyncram_8cj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ethernet_0_controller ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; ideal          ; 000   ; Unsigned Binary                                              ;
; start_         ; 001   ; Unsigned Binary                                              ;
; exit_          ; 010   ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c300:clk300|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=c300 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; c300_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_0 ;
+----------------------+-------+-------------------------------------+
; Parameter Name       ; Value ; Type                                ;
+----------------------+-------+-------------------------------------+
; ideal                ; 000   ; Unsigned Binary                     ;
; data_receive         ; 001   ; Unsigned Binary                     ;
; start_frame_odd_nib  ; 010   ; Unsigned Binary                     ;
; start_frame_even_nib ; 011   ; Unsigned Binary                     ;
; hold_data            ; 100   ; Unsigned Binary                     ;
+----------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_0|Rx_ROM:rx_rom ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0 ;
+------------------------+-------+-----------------------------------+
; Parameter Name         ; Value ; Type                              ;
+------------------------+-------+-----------------------------------+
; ideal                  ; 000   ; Unsigned Binary                   ;
; normal_mode_even       ; 001   ; Unsigned Binary                   ;
; normal_mode_odd        ; 010   ; Unsigned Binary                   ;
; master_mode_init       ; 011   ; Unsigned Binary                   ;
; master_slave_mode_even ; 100   ; Unsigned Binary                   ;
; master_slave_mode_odd  ; 101   ; Unsigned Binary                   ;
; slave_mode_init        ; 110   ; Unsigned Binary                   ;
+------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0|TX_RAM:rx_ram ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_0|Tx_ROM:tx_rom ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MD_unit_E0:md_0  ;
+-------------------------------------+-------+-----------------+
; Parameter Name                      ; Value ; Type            ;
+-------------------------------------+-------+-----------------+
; reset                               ; 00000 ; Unsigned Binary ;
; ideal                               ; 00001 ; Unsigned Binary ;
; default_read_init                   ; 00010 ; Unsigned Binary ;
; default_read                        ; 00011 ; Unsigned Binary ;
; default_read_TA_1                   ; 00100 ; Unsigned Binary ;
; default_read_TA_2                   ; 00101 ; Unsigned Binary ;
; data_in                             ; 00110 ; Unsigned Binary ;
; write_back                          ; 00111 ; Unsigned Binary ;
; write_end                           ; 01000 ; Unsigned Binary ;
; custom_write_init                   ; 01001 ; Unsigned Binary ;
; custom_write                        ; 01010 ; Unsigned Binary ;
; data_write                          ; 01011 ; Unsigned Binary ;
; data_write_end                      ; 01100 ; Unsigned Binary ;
; custom_read_init                    ; 01101 ; Unsigned Binary ;
; custom_read                         ; 01110 ; Unsigned Binary ;
; coustom_read_addr_1                 ; 01111 ; Unsigned Binary ;
; coustom_read_addr_2                 ; 10000 ; Unsigned Binary ;
; default_read_TA_3                   ; 10001 ; Unsigned Binary ;
; default_write_init                  ; 10010 ; Unsigned Binary ;
; default_write                       ; 10011 ; Unsigned Binary ;
; reset_default_settings              ; 10100 ; Unsigned Binary ;
; data_write_end_a                    ; 10101 ; Unsigned Binary ;
; data_write_a                        ; 10110 ; Unsigned Binary ;
; default_write_a                     ; 10111 ; Unsigned Binary ;
; default_write_init_a                ; 11000 ; Unsigned Binary ;
; reset_default_settings_intermediate ; 11001 ; Unsigned Binary ;
; data_write_intermediate             ; 11010 ; Unsigned Binary ;
; data_write_end_intermediate         ; 11011 ; Unsigned Binary ;
+-------------------------------------+-------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MD_unit_E0:md_0|ram_E0:r ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                               ;
; ADDR_WIDTH     ; 3     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_1 ;
+----------------------+-------+-------------------------------------+
; Parameter Name       ; Value ; Type                                ;
+----------------------+-------+-------------------------------------+
; ideal                ; 000   ; Unsigned Binary                     ;
; data_receive         ; 001   ; Unsigned Binary                     ;
; start_frame_odd_nib  ; 010   ; Unsigned Binary                     ;
; start_frame_even_nib ; 011   ; Unsigned Binary                     ;
; hold_data            ; 100   ; Unsigned Binary                     ;
+----------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_Ethernet:rx_port_1|Rx_ROM:rx_rom ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1 ;
+------------------------+-------+-----------------------------------+
; Parameter Name         ; Value ; Type                              ;
+------------------------+-------+-----------------------------------+
; ideal                  ; 000   ; Unsigned Binary                   ;
; normal_mode_even       ; 001   ; Unsigned Binary                   ;
; normal_mode_odd        ; 010   ; Unsigned Binary                   ;
; master_mode_init       ; 011   ; Unsigned Binary                   ;
; master_slave_mode_even ; 100   ; Unsigned Binary                   ;
; master_slave_mode_odd  ; 101   ; Unsigned Binary                   ;
; slave_mode_init        ; 110   ; Unsigned Binary                   ;
+------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1|TX_RAM:rx_ram ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_Ethernet:tx_port_1|Tx_ROM:tx_rom ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MD_unit_E1:md_1 ;
+------------------------+-------+-----------------------------+
; Parameter Name         ; Value ; Type                        ;
+------------------------+-------+-----------------------------+
; reset                  ; 00000 ; Unsigned Binary             ;
; ideal                  ; 00001 ; Unsigned Binary             ;
; default_read_init      ; 00010 ; Unsigned Binary             ;
; default_read           ; 00011 ; Unsigned Binary             ;
; default_read_TA_1      ; 00100 ; Unsigned Binary             ;
; default_read_TA_2      ; 00101 ; Unsigned Binary             ;
; data_in                ; 00110 ; Unsigned Binary             ;
; write_back             ; 00111 ; Unsigned Binary             ;
; write_end              ; 01000 ; Unsigned Binary             ;
; custom_write_init      ; 01001 ; Unsigned Binary             ;
; custom_write           ; 01010 ; Unsigned Binary             ;
; data_write             ; 01011 ; Unsigned Binary             ;
; data_write_end         ; 01100 ; Unsigned Binary             ;
; custom_read_init       ; 01101 ; Unsigned Binary             ;
; custom_read            ; 01110 ; Unsigned Binary             ;
; coustom_read_addr_1    ; 01111 ; Unsigned Binary             ;
; coustom_read_addr_2    ; 10000 ; Unsigned Binary             ;
; default_read_TA_3      ; 10001 ; Unsigned Binary             ;
; default_write_init     ; 10010 ; Unsigned Binary             ;
; default_write          ; 10011 ; Unsigned Binary             ;
; reset_default_settings ; 10100 ; Unsigned Binary             ;
+------------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MD_unit_E1:md_1|ram_E1:r ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                               ;
; ADDR_WIDTH     ; 3     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_200_:pll|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_200_ ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 4                          ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; clk_200__altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_test:r0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_test:r1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                  ;
+-------------------------------------------------+-------------------------------+----------------+
; Parameter Name                                  ; Value                         ; Type           ;
+-------------------------------------------------+-------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                 ; String         ;
; sld_node_info                                   ; 805334528                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0               ; String         ;
; SLD_IP_VERSION                                  ; 6                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                             ; Signed Integer ;
; sld_data_bits                                   ; 30                            ; Untyped        ;
; sld_trigger_bits                                ; 1                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                             ; Untyped        ;
; sld_sample_depth                                ; 4096                          ; Untyped        ;
; sld_segment_size                                ; 4096                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                          ; Untyped        ;
; sld_state_bits                                  ; 11                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                             ; Signed Integer ;
; sld_trigger_level                               ; 1                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                          ; String         ;
; sld_inversion_mask_length                       ; 29                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd     ; String         ;
; sld_state_flow_use_generated                    ; 0                             ; Untyped        ;
; sld_current_resource_width                      ; 1                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_test:r0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 7                    ; Untyped               ;
; NUMWORDS_A                         ; 128                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 7                    ; Untyped               ;
; NUMWORDS_B                         ; 128                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_test:r1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 7                    ; Untyped               ;
; NUMWORDS_A                         ; 128                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 7                    ; Untyped               ;
; NUMWORDS_B                         ; 128                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; ROM                                            ; Untyped             ;
; WIDTH_A                            ; 8                                              ; Untyped             ;
; WIDTHAD_A                          ; 7                                              ; Untyped             ;
; NUMWORDS_A                         ; 128                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 1                                              ; Untyped             ;
; WIDTHAD_B                          ; 1                                              ; Untyped             ;
; NUMWORDS_B                         ; 1                                              ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_9g91                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_jli1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; ROM                                            ; Untyped             ;
; WIDTH_A                            ; 8                                              ; Untyped             ;
; WIDTHAD_A                          ; 7                                              ; Untyped             ;
; NUMWORDS_A                         ; 128                                            ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 1                                              ; Untyped             ;
; WIDTHAD_B                          ; 1                                              ; Untyped             ;
; NUMWORDS_B                         ; 1                                              ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_9g91                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_jli1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0       ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 16                                             ; Untyped        ;
; WIDTHAD_A                          ; 3                                              ; Untyped        ;
; NUMWORDS_A                         ; 8                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 16                                             ; Untyped        ;
; WIDTHAD_B                          ; 3                                              ; Untyped        ;
; NUMWORDS_B                         ; 8                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7cj1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0       ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 16                                             ; Untyped        ;
; WIDTHAD_A                          ; 3                                              ; Untyped        ;
; NUMWORDS_A                         ; 8                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 16                                             ; Untyped        ;
; WIDTHAD_B                          ; 3                                              ; Untyped        ;
; NUMWORDS_B                         ; 8                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8cj1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 2                                    ;
; Entity Instance               ; c300:clk300|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; clk_200_:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 8                                                        ;
; Entity Instance                           ; ram_test:r0|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; ram_test:r1|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 16                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 16                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TX_Ethernet:tx_port_1|TX_RAM:rx_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 16                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 16                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 8                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 16                                                       ;
;     -- NUMWORDS_B                         ; 8                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 8                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 16                                                       ;
;     -- NUMWORDS_B                         ; 8                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MD_unit_E1:md_1|ram_E1:r"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MD_unit_E1:md_1"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX_Ethernet:tx_port_1"                                                                                                    ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; packet_data           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; jitter_count_tx_0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; available_packet_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MD_unit_E0:md_0|ram_E0:r"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MD_unit_E0:md_0"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX_Ethernet:tx_port_0"                                                                                                    ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; packet_data           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; jitter_count_tx_0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; available_packet_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c300:clk300"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 30               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 351                         ;
;     CLR               ; 146                         ;
;     CLR SCLR          ; 43                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 43                          ;
;     SLD               ; 1                           ;
;     plain             ; 102                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 488                         ;
;     arith             ; 86                          ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 402                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 105                         ;
;         4 data inputs ; 207                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                               ; Details ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; MDC_0                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MD_unit_E0:md_0|clk_25                                                          ; N/A     ;
; Rx_clk_0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rx_clk_0                                                                        ; N/A     ;
; Rx_clk_1                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rx_clk_1                                                                        ; N/A     ;
; Tx_EN_0                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_0|Tx_EN_wire                                                ; N/A     ;
; Tx_clk_0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tx_clk_0                                                                        ; N/A     ;
; Tx_clk_1                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tx_clk_1                                                                        ; N/A     ;
; c300:clk300|c0                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; c300:clk300|altpll:altpll_component|c300_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; clk_50                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                                                                          ; N/A     ;
; RX_Ethernet:rx_port_0|Rx_DV      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_0|Rx_DV                                                     ; N/A     ;
; RX_Ethernet:rx_port_0|Rx_data[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_0|Rx_data[0]                                                ; N/A     ;
; RX_Ethernet:rx_port_0|Rx_data[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_0|Rx_data[1]                                                ; N/A     ;
; RX_Ethernet:rx_port_0|Rx_data[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_0|Rx_data[2]                                                ; N/A     ;
; RX_Ethernet:rx_port_0|Rx_data[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_0|Rx_data[3]                                                ; N/A     ;
; RX_Ethernet:rx_port_1|Rx_data[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_1|Rx_data[0]                                                ; N/A     ;
; RX_Ethernet:rx_port_1|Rx_data[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_1|Rx_data[1]                                                ; N/A     ;
; RX_Ethernet:rx_port_1|Rx_data[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_1|Rx_data[2]                                                ; N/A     ;
; RX_Ethernet:rx_port_1|Rx_data[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; RX_Ethernet:rx_port_1|Rx_data[3]                                                ; N/A     ;
; Rx_DV_1                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Rx_DV_1                                                                         ; N/A     ;
; Rx_data_1[0]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Rx_data_1[0]                                                                    ; N/A     ;
; Rx_data_1[1]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Rx_data_1[1]                                                                    ; N/A     ;
; Rx_data_1[2]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Rx_data_1[2]                                                                    ; N/A     ;
; Rx_data_1[3]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Rx_data_1[3]                                                                    ; N/A     ;
; TX_Ethernet:tx_port_0|Tx_data[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_0|Tx_data[0]                                                ; N/A     ;
; TX_Ethernet:tx_port_0|Tx_data[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_0|Tx_data[1]                                                ; N/A     ;
; TX_Ethernet:tx_port_0|Tx_data[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_0|Tx_data[2]                                                ; N/A     ;
; TX_Ethernet:tx_port_0|Tx_data[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_0|Tx_data[3]                                                ; N/A     ;
; TX_Ethernet:tx_port_1|Tx_data[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_1|Tx_data[0]                                                ; N/A     ;
; TX_Ethernet:tx_port_1|Tx_data[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_1|Tx_data[1]                                                ; N/A     ;
; TX_Ethernet:tx_port_1|Tx_data[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_1|Tx_data[2]                                                ; N/A     ;
; TX_Ethernet:tx_port_1|Tx_data[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TX_Ethernet:tx_port_1|Tx_data[3]                                                ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; state.start_                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state.start_                                                                    ; N/A     ;
; state.start_                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state.start_                                                                    ; N/A     ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 02 12:18:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_ethernet -c final_ethernet
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file final_ethernet.v
    Info (12023): Found entity 1: final_ethernet File: E:/downloads/final_ethernet (20)/final_ethernet.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tx_rom.v
    Info (12023): Found entity 1: Tx_ROM File: E:/downloads/final_ethernet (20)/Tx_ROM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tx_ram.v
    Info (12023): Found entity 1: TX_RAM File: E:/downloads/final_ethernet (20)/TX_RAM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tx_ethernet.v
    Info (12023): Found entity 1: TX_Ethernet File: E:/downloads/final_ethernet (20)/TX_Ethernet.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rx_rom.v
    Info (12023): Found entity 1: Rx_ROM File: E:/downloads/final_ethernet (20)/Rx_ROM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rx_ethernet.v
    Info (12023): Found entity 1: RX_Ethernet File: E:/downloads/final_ethernet (20)/RX_Ethernet.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file md_unit_e0.v
    Info (12023): Found entity 1: MD_unit_E0 File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_e0.v
    Info (12023): Found entity 1: ram_E0 File: E:/downloads/final_ethernet (20)/ram_E0.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file md_unit_e1.v
    Info (12023): Found entity 1: MD_unit_E1 File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_e1.v
    Info (12023): Found entity 1: ram_E1 File: E:/downloads/final_ethernet (20)/ram_E1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ethernet_0_controller.v
    Info (12023): Found entity 1: ethernet_0_controller File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_200_pll.v
    Info (12023): Found entity 1: clk_200_pll File: E:/downloads/final_ethernet (20)/clk_200_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clk_200_.v
    Info (12023): Found entity 1: clk_200_ File: E:/downloads/final_ethernet (20)/clk_200_.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_test.v
    Info (12023): Found entity 1: ram_test File: E:/downloads/final_ethernet (20)/ram_test.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file main_controller.v
Info (12021): Found 1 design units, including 1 entities, in source file eeprom_ram.v
    Info (12023): Found entity 1: EEPROM_RAM File: E:/downloads/final_ethernet (20)/EEPROM_RAM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file main_con.v
    Info (12023): Found entity 1: Main_Con File: E:/downloads/final_ethernet (20)/Main_Con.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_back_ram.v
    Info (12023): Found entity 1: write_back_RAM File: E:/downloads/final_ethernet (20)/write_back_RAM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file write_b_addr_ram.v
    Info (12023): Found entity 1: write_b_addr_RAM File: E:/downloads/final_ethernet (20)/write_b_addr_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crc_shift_register_bank.v
    Info (12023): Found entity 1: CRC_shift_register_bank File: E:/downloads/final_ethernet (20)/CRC_shift_register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prop_delay_ram.v
    Info (12023): Found entity 1: prop_delay_RAM File: E:/downloads/final_ethernet (20)/prop_delay_RAM.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file main_con_b.v
Info (12021): Found 1 design units, including 1 entities, in source file avm_main.v
    Info (12023): Found entity 1: avm_main File: E:/downloads/final_ethernet (20)/avm_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eeprom_avs.v
    Info (12023): Found entity 1: EEPROM_avs File: E:/downloads/final_ethernet (20)/EEPROM_avs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eeprom_i2c_ram.v
    Info (12023): Found entity 1: EEPROM_I2C_RAM File: E:/downloads/final_ethernet (20)/EEPROM_I2C_RAM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file main_con_tb.v
    Info (12023): Found entity 1: main_con_tb File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk400.v
    Info (12023): Found entity 1: clk400 File: E:/downloads/final_ethernet (20)/clk400.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clock400.v
    Info (12023): Found entity 1: clock400 File: E:/downloads/final_ethernet (20)/clock400.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file c400.v
    Info (12023): Found entity 1: c400 File: E:/downloads/final_ethernet (20)/c400.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file c300.v
    Info (12023): Found entity 1: c300 File: E:/downloads/final_ethernet (20)/c300.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at main_con_tb.v(35): created implicit net for "Tx_EN_1" File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at main_con_tb.v(37): created implicit net for "Tx_EN_0" File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at main_con_tb.v(37): created implicit net for "Tx_ER_0" File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at main_con_tb.v(41): created implicit net for "Rx_DV_1" File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at main_con_tb.v(43): created implicit net for "Tx_ER_1" File: E:/downloads/final_ethernet (20)/main_con_tb.v Line: 43
Info (12127): Elaborating entity "ethernet_0_controller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ethernet_0_controller.v(74): object "data_out_0" assigned a value but never read File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at ethernet_0_controller.v(78): object "data_out_1" assigned a value but never read File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 78
Warning (10030): Net "packet_no_0" at ethernet_0_controller.v(63) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 63
Warning (10030): Net "packet_no_1" at ethernet_0_controller.v(70) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 70
Info (12128): Elaborating entity "c300" for hierarchy "c300:clk300" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 83
Info (12128): Elaborating entity "altpll" for hierarchy "c300:clk300|altpll:altpll_component" File: E:/downloads/final_ethernet (20)/c300.v Line: 90
Info (12130): Elaborated megafunction instantiation "c300:clk300|altpll:altpll_component" File: E:/downloads/final_ethernet (20)/c300.v Line: 90
Info (12133): Instantiated megafunction "c300:clk300|altpll:altpll_component" with the following parameter: File: E:/downloads/final_ethernet (20)/c300.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=c300"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c300_altpll.v
    Info (12023): Found entity 1: c300_altpll File: E:/downloads/final_ethernet (20)/db/c300_altpll.v Line: 29
Info (12128): Elaborating entity "c300_altpll" for hierarchy "c300:clk300|altpll:altpll_component|c300_altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RX_Ethernet" for hierarchy "RX_Ethernet:rx_port_0" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 85
Info (12128): Elaborating entity "Rx_ROM" for hierarchy "RX_Ethernet:rx_port_0|Rx_ROM:rx_rom" File: E:/downloads/final_ethernet (20)/RX_Ethernet.v Line: 71
Warning (10030): Net "rom.data_a" at Rx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Rx_ROM.v Line: 13
Warning (10030): Net "rom.waddr_a" at Rx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Rx_ROM.v Line: 13
Warning (10030): Net "rom.we_a" at Rx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Rx_ROM.v Line: 13
Info (12128): Elaborating entity "TX_Ethernet" for hierarchy "TX_Ethernet:tx_port_0" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 87
Info (12128): Elaborating entity "TX_RAM" for hierarchy "TX_Ethernet:tx_port_0|TX_RAM:rx_ram" File: E:/downloads/final_ethernet (20)/TX_Ethernet.v Line: 65
Info (12128): Elaborating entity "Tx_ROM" for hierarchy "TX_Ethernet:tx_port_0|Tx_ROM:tx_rom" File: E:/downloads/final_ethernet (20)/TX_Ethernet.v Line: 112
Warning (10030): Net "rom.data_a" at Tx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Tx_ROM.v Line: 13
Warning (10030): Net "rom.waddr_a" at Tx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Tx_ROM.v Line: 13
Warning (10030): Net "rom.we_a" at Tx_ROM.v(13) has no driver or initial value, using a default initial value '0' File: E:/downloads/final_ethernet (20)/Tx_ROM.v Line: 13
Info (12128): Elaborating entity "MD_unit_E0" for hierarchy "MD_unit_E0:md_0" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 89
Info (12128): Elaborating entity "ram_E0" for hierarchy "MD_unit_E0:md_0|ram_E0:r" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 41
Info (12128): Elaborating entity "MD_unit_E1" for hierarchy "MD_unit_E1:md_1" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 96
Info (12128): Elaborating entity "ram_E1" for hierarchy "MD_unit_E1:md_1|ram_E1:r" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 41
Info (12128): Elaborating entity "clk_200_" for hierarchy "clk_200_:pll" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 99
Info (12128): Elaborating entity "altpll" for hierarchy "clk_200_:pll|altpll:altpll_component" File: E:/downloads/final_ethernet (20)/clk_200_.v Line: 90
Info (12130): Elaborated megafunction instantiation "clk_200_:pll|altpll:altpll_component" File: E:/downloads/final_ethernet (20)/clk_200_.v Line: 90
Info (12133): Instantiated megafunction "clk_200_:pll|altpll:altpll_component" with the following parameter: File: E:/downloads/final_ethernet (20)/clk_200_.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_200_"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_200__altpll.v
    Info (12023): Found entity 1: clk_200__altpll File: E:/downloads/final_ethernet (20)/db/clk_200__altpll.v Line: 29
Info (12128): Elaborating entity "clk_200__altpll" for hierarchy "clk_200_:pll|altpll:altpll_component|clk_200__altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ram_test" for hierarchy "ram_test:r0" File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf
    Info (12023): Found entity 1: altsyncram_4b24 File: E:/downloads/final_ethernet (20)/db/altsyncram_4b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: E:/downloads/final_ethernet (20)/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/downloads/final_ethernet (20)/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: E:/downloads/final_ethernet (20)/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/downloads/final_ethernet (20)/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: E:/downloads/final_ethernet (20)/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: E:/downloads/final_ethernet (20)/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/downloads/final_ethernet (20)/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/downloads/final_ethernet (20)/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.02.12:18:47 Progress: Loading sld5c243c4f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5c243c4f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/downloads/final_ethernet (20)/db/ip/sld5c243c4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "MD_unit_E0:md_0|ram_E0:r|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MD_unit_E1:md_1|ram_E1:r|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "MD_unit_E0:md_0|ram_E0:r|ram" is uninferred due to asynchronous read logic File: E:/downloads/final_ethernet (20)/ram_E0.v Line: 36
    Info (276007): RAM logic "MD_unit_E1:md_1|ram_E1:r|ram" is uninferred due to asynchronous read logic File: E:/downloads/final_ethernet (20)/ram_E1.v Line: 36
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_test:r0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_test:r1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TX_Ethernet:tx_port_0|TX_RAM:rx_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TX_Ethernet:tx_port_1|Tx_ROM:tx_rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TX_Ethernet:tx_port_1|TX_RAM:rx_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MD_unit_E0:md_0|ram_E0:r|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MD_unit_E1:md_1|ram_E1:r|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif
Info (12130): Elaborated megafunction instantiation "ram_test:r0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram_test:r0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: E:/downloads/final_ethernet (20)/db/altsyncram_4tg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "TX_Ethernet:tx_port_0|Tx_ROM:tx_rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9g91.tdf
    Info (12023): Found entity 1: altsyncram_9g91 File: E:/downloads/final_ethernet (20)/db/altsyncram_9g91.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_Tx_ROM_b629ffe4.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "TX_Ethernet:tx_port_0|TX_RAM:rx_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jli1.tdf
    Info (12023): Found entity 1: altsyncram_jli1 File: E:/downloads/final_ethernet (20)/db/altsyncram_jli1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "MD_unit_E0:md_0|ram_E0:r|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7cj1.tdf
    Info (12023): Found entity 1: altsyncram_7cj1 File: E:/downloads/final_ethernet (20)/db/altsyncram_7cj1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E0_ed4f50b3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "MD_unit_E1:md_1|ram_E1:r|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8cj1.tdf
    Info (12023): Found entity 1: altsyncram_8cj1 File: E:/downloads/final_ethernet (20)/db/altsyncram_8cj1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/downloads/final_ethernet (20)/db/final_ethernet.ram0_ram_E1_ed4f50b2.hdl.mif" contains "don't care" values -- overwriting them with 0s File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 31
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Tx_ER_0" is stuck at GND File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 9
    Warning (13410): Pin "Tx_ER_1" is stuck at GND File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 26
    Warning (13410): Pin "mode_1[0]" is stuck at VCC File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 118
    Warning (13410): Pin "mode_1[1]" is stuck at GND File: E:/downloads/final_ethernet (20)/ethernet_0_controller.v Line: 118
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "MD_unit_E0:md_0|addr[0]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (17048): Logic cell "MD_unit_E0:md_0|addr[1]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (17048): Logic cell "MD_unit_E1:md_1|addr[0]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
    Info (17048): Logic cell "MD_unit_E1:md_1|addr[1]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
    Info (17048): Logic cell "MD_unit_E0:md_0|RW_request" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 18
    Info (17048): Logic cell "MD_unit_E0:md_0|new_addr" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 20
    Info (17048): Logic cell "MD_unit_E1:md_1|RW_request" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 18
    Info (17048): Logic cell "MD_unit_E1:md_1|new_addr" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 20
    Info (17048): Logic cell "MD_unit_E0:md_0|addr[2]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (17048): Logic cell "MD_unit_E1:md_1|addr[2]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    0.166 clk300|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    1.000       clk_50
    Info (332111):    1.000 clk_input_400
    Info (332111):    1.000 MD_unit_E0:md_0|clk_25
    Info (332111):    1.000 MD_unit_E1:md_1|clk_25
    Info (332111):    0.250 pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    1.000     Rx_clk_0
    Info (332111):    1.000     Rx_clk_1
    Info (332111):    1.000     Tx_clk_0
    Info (332111):    1.000     Tx_clk_1
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 121 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/downloads/final_ethernet (20)/final_ethernet.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 64 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 15 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "MD_unit_E0:md_0|addr[0]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (35004): Node: "MD_unit_E0:md_0|addr[1]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (35004): Node: "MD_unit_E1:md_1|addr[0]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
    Info (35004): Node: "MD_unit_E1:md_1|addr[1]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
    Info (35004): Node: "MD_unit_E0:md_0|RW_request" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 18
    Info (35004): Node: "MD_unit_E0:md_0|new_addr" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 20
    Info (35004): Node: "MD_unit_E1:md_1|RW_request" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 18
    Info (35004): Node: "MD_unit_E1:md_1|new_addr" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 20
    Info (35004): Node: "MD_unit_E0:md_0|addr[2]" File: E:/downloads/final_ethernet (20)/MD_unit_E0.v Line: 21
    Info (35004): Node: "MD_unit_E1:md_1|addr[2]" File: E:/downloads/final_ethernet (20)/MD_unit_E1.v Line: 21
Info (21057): Implemented 1660 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1473 logic cells
    Info (21064): Implemented 110 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Mon Nov 02 12:19:02 2020
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/downloads/final_ethernet (20)/final_ethernet.map.smsg.


