Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Mar  6 15:33:01 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.770        0.000                      0                 1396        1.213        0.000                       0                  2092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.770        0.000                      0                 1396        1.213        0.000                       0                  1604  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_8.idx_ret_46[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_7_7.idx_6_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.679ns (25.374%)  route 1.997ns (74.626%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 5.774 - 3.572 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.616ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.562ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.508     2.649    dut_inst/clk_c
    SLICE_X95Y584        FDRE                                         r  dut_inst/ret_array_4_8.idx_ret_46[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y584        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.746 r  dut_inst/ret_array_4_8.idx_ret_46[1]/Q
                         net (fo=1, routed)           0.439     3.185    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_o_o_8_1
    SLICE_X98Y586        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     3.248 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/b_o_comb.idx[1]/O
                         net (fo=2, routed)           0.232     3.480    dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/idx_52[1]
    SLICE_X100Y586       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     3.562 r  dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.218     3.780    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/idx_50_1
    SLICE_X100Y588       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.901 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.250     4.151    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_87_0
    SLICE_X101Y588       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     4.269 r  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.200     4.469    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_95[1]
    SLICE_X101Y590       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.134     4.603 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.292     4.895    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_85_0
    SLICE_X103Y584       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     4.959 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.366     5.325    dut_inst/idx_46[1]
    SLICE_X102Y576       SRL16E                                       r  dut_inst/ret_array_7_7.idx_6_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.372     5.774    dut_inst/clk_c
    SLICE_X102Y576       SRL16E                                       r  dut_inst/ret_array_7_7.idx_6_idx_1/CLK
                         clock pessimism              0.404     6.178    
                         clock uncertainty           -0.035     6.143    
    SLICE_X102Y576       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     6.095    dut_inst/ret_array_7_7.idx_6_idx_1
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_8.idx_ret_46[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_7_7.idx_6_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.679ns (25.374%)  route 1.997ns (74.626%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 5.774 - 3.572 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.616ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.562ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.508     2.649    dut_inst/clk_c
    SLICE_X95Y584        FDRE                                         r  dut_inst/ret_array_4_8.idx_ret_46[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y584        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.746 f  dut_inst/ret_array_4_8.idx_ret_46[1]/Q
                         net (fo=1, routed)           0.439     3.185    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/idx_o_o_8_1
    SLICE_X98Y586        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     3.248 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/b_o_comb.idx[1]/O
                         net (fo=2, routed)           0.232     3.480    dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/idx_52[1]
    SLICE_X100Y586       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     3.562 f  dut_inst/stage_g.4.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.218     3.780    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/idx_50_1
    SLICE_X100Y588       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.901 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.250     4.151    dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/idx_87_0
    SLICE_X101Y588       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     4.269 f  dut_inst/stage_g.6.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.200     4.469    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_95[1]
    SLICE_X101Y590       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.134     4.603 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.292     4.895    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_85_0
    SLICE_X103Y584       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     4.959 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.366     5.325    dut_inst/idx_46[1]
    SLICE_X102Y576       SRL16E                                       f  dut_inst/ret_array_7_7.idx_6_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.372     5.774    dut_inst/clk_c
    SLICE_X102Y576       SRL16E                                       r  dut_inst/ret_array_7_7.idx_6_idx_1/CLK
                         clock pessimism              0.404     6.178    
                         clock uncertainty           -0.035     6.143    
    SLICE_X102Y576       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     6.095    dut_inst/ret_array_7_7.idx_6_idx_1
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_8.idx_ret_550/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_3_8.idx_ret_35[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.619ns (23.306%)  route 2.037ns (76.694%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 5.756 - 3.572 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.616ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.562ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.528     2.669    dut_inst/clk_c
    SLICE_X94Y583        FDRE                                         r  dut_inst/ret_array_2_8.idx_ret_550/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y583        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.768 r  dut_inst/ret_array_2_8.idx_ret_550/Q
                         net (fo=24, routed)          0.508     3.276    dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/un1_b_i_o_o_6
    SLICE_X96Y577        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     3.356 r  dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.208     3.564    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/idx_75_0
    SLICE_X96Y577        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.195     3.759 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.367     4.126    dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/idx_57_2
    SLICE_X95Y581        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     4.189 r  dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[2]/O
                         net (fo=3, routed)           0.560     4.749    dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/idx_23[2]
    SLICE_X97Y592        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.931 r  dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/b_o_comb.idx[2]/O
                         net (fo=2, routed)           0.394     5.325    dut_inst/idx_14[2]
    SLICE_X97Y592        FDRE                                         r  dut_inst/ret_array_3_8.idx_ret_35[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.354     5.756    dut_inst/clk_c
    SLICE_X97Y592        FDRE                                         r  dut_inst/ret_array_3_8.idx_ret_35[2]/C
                         clock pessimism              0.404     6.160    
                         clock uncertainty           -0.035     6.125    
    SLICE_X97Y592        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.152    dut_inst/ret_array_3_8.idx_ret_35[2]
  -------------------------------------------------------------------
                         required time                          6.152    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_8.idx_ret_550/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_3_8.idx_ret_35[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.619ns (23.306%)  route 2.037ns (76.694%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 5.756 - 3.572 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.616ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.562ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.528     2.669    dut_inst/clk_c
    SLICE_X94Y583        FDRE                                         r  dut_inst/ret_array_2_8.idx_ret_550/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y583        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.768 f  dut_inst/ret_array_2_8.idx_ret_550/Q
                         net (fo=24, routed)          0.508     3.276    dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/un1_b_i_o_o_6
    SLICE_X96Y577        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     3.356 r  dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.208     3.564    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/idx_75_0
    SLICE_X96Y577        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.195     3.759 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.367     4.126    dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/idx_57_2
    SLICE_X95Y581        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     4.189 r  dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[2]/O
                         net (fo=3, routed)           0.560     4.749    dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/idx_23[2]
    SLICE_X97Y592        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.931 r  dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/b_o_comb.idx[2]/O
                         net (fo=2, routed)           0.394     5.325    dut_inst/idx_14[2]
    SLICE_X97Y592        FDRE                                         r  dut_inst/ret_array_3_8.idx_ret_35[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.354     5.756    dut_inst/clk_c
    SLICE_X97Y592        FDRE                                         r  dut_inst/ret_array_3_8.idx_ret_35[2]/C
                         clock pessimism              0.404     6.160    
                         clock uncertainty           -0.035     6.125    
    SLICE_X97Y592        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.152    dut_inst/ret_array_3_8.idx_ret_35[2]
  -------------------------------------------------------------------
                         required time                          6.152    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_8.idx_ret_550/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_3_8.idx_ret_35[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.619ns (23.306%)  route 2.037ns (76.694%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 5.756 - 3.572 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.616ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.562ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.528     2.669    dut_inst/clk_c
    SLICE_X94Y583        FDRE                                         r  dut_inst/ret_array_2_8.idx_ret_550/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y583        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.768 r  dut_inst/ret_array_2_8.idx_ret_550/Q
                         net (fo=24, routed)          0.508     3.276    dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/un1_b_i_o_o_6
    SLICE_X96Y577        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     3.356 f  dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.208     3.564    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/idx_75_0
    SLICE_X96Y577        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.195     3.759 f  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.367     4.126    dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/idx_57_2
    SLICE_X95Y581        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     4.189 f  dut_inst/stage_g.2.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[2]/O
                         net (fo=3, routed)           0.560     4.749    dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/idx_23[2]
    SLICE_X97Y592        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.931 f  dut_inst/stage_g.3.pair_g.5.csn_cmp_inst/b_o_comb.idx[2]/O
                         net (fo=2, routed)           0.394     5.325    dut_inst/idx_14[2]
    SLICE_X97Y592        FDRE                                         f  dut_inst/ret_array_3_8.idx_ret_35[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1603, routed)        1.354     5.756    dut_inst/clk_c
    SLICE_X97Y592        FDRE                                         r  dut_inst/ret_array_3_8.idx_ret_35[2]/C
                         clock pessimism              0.404     6.160    
                         clock uncertainty           -0.035     6.125    
    SLICE_X97Y592        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.152    dut_inst/ret_array_3_8.idx_ret_35[2]
  -------------------------------------------------------------------
                         required time                          6.152    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.826    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.572       2.426      SLICE_X102Y576  dut_inst/ret_array_7_7.idx_4_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.572       2.426      SLICE_X100Y587  dut_inst/ret_array_7_7.idx_5_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.572       2.426      SLICE_X102Y576  dut_inst/ret_array_7_7.idx_6_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.572       2.426      SLICE_X102Y584  dut_inst/ret_array_7_7.idx_7_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X100Y587  dut_inst/ret_array_7_7.idx_5_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y584  dut_inst/ret_array_7_7.idx_7_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y584  dut_inst/ret_array_7_7.pt_0_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X100Y587  dut_inst/ret_array_7_8.idx_0_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X100Y587  dut_inst/ret_array_7_8.idx_1_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y576  dut_inst/ret_array_7_7.idx_4_idx_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X100Y587  dut_inst/ret_array_7_7.idx_5_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y576  dut_inst/ret_array_7_7.idx_6_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y576  dut_inst/ret_array_7_7.idx_idx_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         1.786       1.213      SLICE_X102Y580  dut_inst/ret_array_7_7.pt_1_idx_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y591          lsfr_1/shiftreg_vector[73]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y591          lsfr_1/shiftreg_vector[74]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y591          lsfr_1/shiftreg_vector[75]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y588          lsfr_1/shiftreg_vector[77]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y577          reducer_1/delay_block[0][23]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y577          reducer_1/delay_block[0][24]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X91Y591          lsfr_1/shiftreg_vector[73]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X91Y591          lsfr_1/shiftreg_vector[74]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X91Y591          lsfr_1/shiftreg_vector[75]/C



