DESIGN_ENTITY = fulladder
DESIGN_ARCH   = main
DESIGN_VHDL   = sum.vhd carry.vhd fulladder.vhd
