{"vcs1":{"timestamp_begin":1727590677.416215889, "rt":2.40, "ut":0.86, "st":0.64}}
{"vcselab":{"timestamp_begin":1727590679.894574108, "rt":1.19, "ut":0.25, "st":0.05}}
{"link":{"timestamp_begin":1727590681.159932213, "rt":0.53, "ut":0.22, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727590676.852794301}
{"VCS_COMP_START_TIME": 1727590676.852794301}
{"VCS_COMP_END_TIME": 1727590690.003873870}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353716}}
{"stitch_vcselab": {"peak_mem": 242176}}
