#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22c7cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22a3160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x22ee0f0 .functor NOT 1, L_0x22f1040, C4<0>, C4<0>, C4<0>;
L_0x22f0dd0 .functor XOR 5, L_0x22f0c90, L_0x22f0d30, C4<00000>, C4<00000>;
L_0x22f0f30 .functor XOR 5, L_0x22f0dd0, L_0x22f0e90, C4<00000>, C4<00000>;
v0x22ed470_0 .net *"_ivl_10", 4 0, L_0x22f0e90;  1 drivers
v0x22ed570_0 .net *"_ivl_12", 4 0, L_0x22f0f30;  1 drivers
v0x22ed650_0 .net *"_ivl_2", 4 0, L_0x22f0bf0;  1 drivers
v0x22ed710_0 .net *"_ivl_4", 4 0, L_0x22f0c90;  1 drivers
v0x22ed7f0_0 .net *"_ivl_6", 4 0, L_0x22f0d30;  1 drivers
v0x22ed920_0 .net *"_ivl_8", 4 0, L_0x22f0dd0;  1 drivers
v0x22eda00_0 .var "clk", 0 0;
v0x22edaa0_0 .var/2u "stats1", 159 0;
v0x22edb60_0 .var/2u "strobe", 0 0;
v0x22edcb0_0 .net "sum_dut", 4 0, L_0x22f11d0;  1 drivers
v0x22edd70_0 .net "sum_ref", 4 0, L_0x22ee4f0;  1 drivers
v0x22ede10_0 .net "tb_match", 0 0, L_0x22f1040;  1 drivers
v0x22edeb0_0 .net "tb_mismatch", 0 0, L_0x22ee0f0;  1 drivers
v0x22edf70_0 .net "x", 3 0, v0x22e9860_0;  1 drivers
v0x22ee030_0 .net "y", 3 0, v0x22e9920_0;  1 drivers
L_0x22f0bf0 .concat [ 5 0 0 0], L_0x22ee4f0;
L_0x22f0c90 .concat [ 5 0 0 0], L_0x22ee4f0;
L_0x22f0d30 .concat [ 5 0 0 0], L_0x22f11d0;
L_0x22f0e90 .concat [ 5 0 0 0], L_0x22ee4f0;
L_0x22f1040 .cmp/eeq 5, L_0x22f0bf0, L_0x22f0f30;
S_0x22c5140 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x22a3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x22c91a0_0 .net *"_ivl_0", 4 0, L_0x22ee1e0;  1 drivers
L_0x7f0c3b9a0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x22c9240_0 .net *"_ivl_3", 0 0, L_0x7f0c3b9a0018;  1 drivers
v0x22b7f40_0 .net *"_ivl_4", 4 0, L_0x22ee370;  1 drivers
L_0x7f0c3b9a0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x22c4ea0_0 .net *"_ivl_7", 0 0, L_0x7f0c3b9a0060;  1 drivers
v0x22af750_0 .net "sum", 4 0, L_0x22ee4f0;  alias, 1 drivers
v0x22e9370_0 .net "x", 3 0, v0x22e9860_0;  alias, 1 drivers
v0x22e9450_0 .net "y", 3 0, v0x22e9920_0;  alias, 1 drivers
L_0x22ee1e0 .concat [ 4 1 0 0], v0x22e9860_0, L_0x7f0c3b9a0018;
L_0x22ee370 .concat [ 4 1 0 0], v0x22e9920_0, L_0x7f0c3b9a0060;
L_0x22ee4f0 .arith/sum 5, L_0x22ee1e0, L_0x22ee370;
S_0x22e95b0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x22a3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x22e9780_0 .net "clk", 0 0, v0x22eda00_0;  1 drivers
v0x22e9860_0 .var "x", 3 0;
v0x22e9920_0 .var "y", 3 0;
E_0x22b7050/0 .event negedge, v0x22e9780_0;
E_0x22b7050/1 .event posedge, v0x22e9780_0;
E_0x22b7050 .event/or E_0x22b7050/0, E_0x22b7050/1;
S_0x22e9a00 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x22a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x22f0860 .functor XOR 1, L_0x22f06b0, L_0x22f0750, C4<0>, C4<0>;
RS_0x7f0c3b9e9408 .resolv tri, L_0x22eea50, L_0x22ef100, L_0x22ef750;
L_0x22f0920 .functor XOR 1, L_0x22f0860, RS_0x7f0c3b9e9408, C4<0>, C4<0>;
v0x22ec8d0_0 .net *"_ivl_34", 0 0, L_0x22f06b0;  1 drivers
v0x22ec9d0_0 .net *"_ivl_36", 0 0, L_0x22f0750;  1 drivers
v0x22ecab0_0 .net *"_ivl_37", 0 0, L_0x22f0860;  1 drivers
v0x22ecb70_0 .net *"_ivl_39", 0 0, L_0x22f0920;  1 drivers
o0x7f0c3b9e9d08 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v0x22ecc50_0 name=_ivl_43
v0x22ecd30_0 .net8 "carry_out", 0 0, RS_0x7f0c3b9e9408;  3 drivers
RS_0x7f0c3b9e9d38 .resolv tri, L_0x22f03d0, L_0x22f0510;
v0x22ecdd0_0 .net8 "intermediate_sum", 3 0, RS_0x7f0c3b9e9d38;  2 drivers
v0x22eceb0_0 .net "sum", 4 0, L_0x22f11d0;  alias, 1 drivers
v0x22ecf90_0 .net "x", 3 0, v0x22e9860_0;  alias, 1 drivers
v0x22ed0e0_0 .net "y", 3 0, v0x22e9920_0;  alias, 1 drivers
L_0x22eeba0 .part v0x22e9860_0, 0, 1;
L_0x22eecd0 .part v0x22e9920_0, 0, 1;
L_0x22ef250 .part v0x22e9860_0, 1, 1;
L_0x22ef2f0 .part v0x22e9920_0, 1, 1;
L_0x22ef8a0 .part v0x22e9860_0, 2, 1;
L_0x22ef9d0 .part v0x22e9920_0, 2, 1;
L_0x22eff90 .part v0x22e9860_0, 3, 1;
L_0x22f01d0 .part v0x22e9920_0, 3, 1;
L_0x22f03d0 .concat8 [ 1 1 1 1], L_0x22ee6a0, L_0x22eee70, L_0x22ef4c0, L_0x22efbb0;
L_0x22f0510 .part L_0x22f11d0, 0, 4;
L_0x22f06b0 .part v0x22e9860_0, 0, 1;
L_0x22f0750 .part v0x22e9920_0, 0, 1;
L_0x22f11d0 .concat [ 1 3 1 0], L_0x22f0920, o0x7f0c3b9e9d08, L_0x22efe40;
S_0x22e9be0 .scope module, "full_adder_0" "full_adder" 4 11, 4 23 0, S_0x22e9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x22ee590 .functor XOR 1, L_0x22eeba0, L_0x22eecd0, C4<0>, C4<0>;
L_0x7f0c3b9a00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x22ee6a0 .functor XOR 1, L_0x22ee590, L_0x7f0c3b9a00a8, C4<0>, C4<0>;
L_0x22ee760 .functor AND 1, L_0x22eeba0, L_0x22eecd0, C4<1>, C4<1>;
L_0x22ee8a0 .functor XOR 1, L_0x22eeba0, L_0x22eecd0, C4<0>, C4<0>;
L_0x22ee940 .functor AND 1, L_0x7f0c3b9a00a8, L_0x22ee8a0, C4<1>, C4<1>;
L_0x22eea50 .functor OR 1, L_0x22ee760, L_0x22ee940, C4<0>, C4<0>;
v0x22e9e70_0 .net *"_ivl_0", 0 0, L_0x22ee590;  1 drivers
v0x22e9f70_0 .net *"_ivl_4", 0 0, L_0x22ee760;  1 drivers
v0x22ea050_0 .net *"_ivl_6", 0 0, L_0x22ee8a0;  1 drivers
v0x22ea140_0 .net *"_ivl_8", 0 0, L_0x22ee940;  1 drivers
v0x22ea220_0 .net "a", 0 0, L_0x22eeba0;  1 drivers
v0x22ea330_0 .net "b", 0 0, L_0x22eecd0;  1 drivers
v0x22ea3f0_0 .net "carry_in", 0 0, L_0x7f0c3b9a00a8;  1 drivers
v0x22ea4b0_0 .net8 "carry_out", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22ea570_0 .net "sum", 0 0, L_0x22ee6a0;  1 drivers
S_0x22ea760 .scope module, "full_adder_1" "full_adder" 4 12, 4 23 0, S_0x22e9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x22eee00 .functor XOR 1, L_0x22ef250, L_0x22ef2f0, C4<0>, C4<0>;
L_0x22eee70 .functor XOR 1, L_0x22eee00, RS_0x7f0c3b9e9408, C4<0>, C4<0>;
L_0x22eeee0 .functor AND 1, L_0x22ef250, L_0x22ef2f0, C4<1>, C4<1>;
L_0x22eefa0 .functor XOR 1, L_0x22ef250, L_0x22ef2f0, C4<0>, C4<0>;
L_0x22ef040 .functor AND 1, RS_0x7f0c3b9e9408, L_0x22eefa0, C4<1>, C4<1>;
L_0x22ef100 .functor OR 1, L_0x22eeee0, L_0x22ef040, C4<0>, C4<0>;
v0x22ea9c0_0 .net *"_ivl_0", 0 0, L_0x22eee00;  1 drivers
v0x22eaaa0_0 .net *"_ivl_4", 0 0, L_0x22eeee0;  1 drivers
v0x22eab80_0 .net *"_ivl_6", 0 0, L_0x22eefa0;  1 drivers
v0x22eac70_0 .net *"_ivl_8", 0 0, L_0x22ef040;  1 drivers
v0x22ead50_0 .net "a", 0 0, L_0x22ef250;  1 drivers
v0x22eae60_0 .net "b", 0 0, L_0x22ef2f0;  1 drivers
v0x22eaf20_0 .net8 "carry_in", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22eafc0_0 .net8 "carry_out", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22eb0b0_0 .net "sum", 0 0, L_0x22eee70;  1 drivers
S_0x22eb280 .scope module, "full_adder_2" "full_adder" 4 13, 4 23 0, S_0x22e9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x22ef450 .functor XOR 1, L_0x22ef8a0, L_0x22ef9d0, C4<0>, C4<0>;
L_0x22ef4c0 .functor XOR 1, L_0x22ef450, RS_0x7f0c3b9e9408, C4<0>, C4<0>;
L_0x22ef530 .functor AND 1, L_0x22ef8a0, L_0x22ef9d0, C4<1>, C4<1>;
L_0x22ef5f0 .functor XOR 1, L_0x22ef8a0, L_0x22ef9d0, C4<0>, C4<0>;
L_0x22ef690 .functor AND 1, RS_0x7f0c3b9e9408, L_0x22ef5f0, C4<1>, C4<1>;
L_0x22ef750 .functor OR 1, L_0x22ef530, L_0x22ef690, C4<0>, C4<0>;
v0x22eb4f0_0 .net *"_ivl_0", 0 0, L_0x22ef450;  1 drivers
v0x22eb5d0_0 .net *"_ivl_4", 0 0, L_0x22ef530;  1 drivers
v0x22eb6b0_0 .net *"_ivl_6", 0 0, L_0x22ef5f0;  1 drivers
v0x22eb7a0_0 .net *"_ivl_8", 0 0, L_0x22ef690;  1 drivers
v0x22eb880_0 .net "a", 0 0, L_0x22ef8a0;  1 drivers
v0x22eb990_0 .net "b", 0 0, L_0x22ef9d0;  1 drivers
v0x22eba50_0 .net8 "carry_in", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22ebaf0_0 .net8 "carry_out", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22ebc20_0 .net "sum", 0 0, L_0x22ef4c0;  1 drivers
S_0x22ebe10 .scope module, "full_adder_3" "full_adder" 4 16, 4 23 0, S_0x22e9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x22efb40 .functor XOR 1, L_0x22eff90, L_0x22f01d0, C4<0>, C4<0>;
L_0x22efbb0 .functor XOR 1, L_0x22efb40, RS_0x7f0c3b9e9408, C4<0>, C4<0>;
L_0x22efc20 .functor AND 1, L_0x22eff90, L_0x22f01d0, C4<1>, C4<1>;
L_0x22efce0 .functor XOR 1, L_0x22eff90, L_0x22f01d0, C4<0>, C4<0>;
L_0x22efd80 .functor AND 1, RS_0x7f0c3b9e9408, L_0x22efce0, C4<1>, C4<1>;
L_0x22efe40 .functor OR 1, L_0x22efc20, L_0x22efd80, C4<0>, C4<0>;
v0x22ec050_0 .net *"_ivl_0", 0 0, L_0x22efb40;  1 drivers
v0x22ec150_0 .net *"_ivl_4", 0 0, L_0x22efc20;  1 drivers
v0x22ec230_0 .net *"_ivl_6", 0 0, L_0x22efce0;  1 drivers
v0x22ec320_0 .net *"_ivl_8", 0 0, L_0x22efd80;  1 drivers
v0x22ec400_0 .net "a", 0 0, L_0x22eff90;  1 drivers
v0x22ec4c0_0 .net "b", 0 0, L_0x22f01d0;  1 drivers
v0x22ec580_0 .net8 "carry_in", 0 0, RS_0x7f0c3b9e9408;  alias, 3 drivers
v0x22ec620_0 .net "carry_out", 0 0, L_0x22efe40;  1 drivers
v0x22ec6e0_0 .net "sum", 0 0, L_0x22efbb0;  1 drivers
S_0x22ed270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x22a3160;
 .timescale -12 -12;
E_0x22b7500 .event anyedge, v0x22edb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22edb60_0;
    %nor/r;
    %assign/vec4 v0x22edb60_0, 0;
    %wait E_0x22b7500;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22e95b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22b7050;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x22e9920_0, 0;
    %assign/vec4 v0x22e9860_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x22a3160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22eda00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22edb60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x22a3160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x22eda00_0;
    %inv;
    %store/vec4 v0x22eda00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x22a3160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22e9780_0, v0x22edeb0_0, v0x22edf70_0, v0x22ee030_0, v0x22edd70_0, v0x22edcb0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x22a3160;
T_5 ;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x22a3160;
T_6 ;
    %wait E_0x22b7050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22edaa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22edaa0_0, 4, 32;
    %load/vec4 v0x22ede10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22edaa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22edaa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22edaa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x22edd70_0;
    %load/vec4 v0x22edd70_0;
    %load/vec4 v0x22edcb0_0;
    %xor;
    %load/vec4 v0x22edd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22edaa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x22edaa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22edaa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/human/m2014_q4j/iter1/response0/top_module.sv";
