// Seed: 672028083
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  tri   id_3,
    output uwire id_4
);
  assign id_0 = id_3;
  uwire id_6;
  wire  id_7;
  assign id_6 = 1;
  always_comb @(1)
    if (id_3) begin
      id_4 = 1 * 1;
    end else if (id_6 - id_2) id_4 = id_3;
  module_0(
      id_0, id_1, id_4, id_2, id_3, id_3, id_1
  );
endmodule
