// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright 2018 - 2021 TQ-Systems GmbH
 */

#include <dt-bindings/net/ti-dp83867.h>

/ {
	reg_vmmc: regulator-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "MMC0_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_vqmmc: regulator-vqmmc {
		compatible = "regulator-fixed";
		regulator-name = "MMC0_1V8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		regulator-name = "USBOTG1_VBUS";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio4 3 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	fsl,magic-packet;
	mac-address = [ 00 00 00 00 00 00 ];

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	fsl,magic-packet;
	phy-reset-gpios = <&gpio0 24 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	mac-address = [ 00 00 00 00 00 00 ];
};

&flexspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";

	flash0: flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <66000000>;
		spi-nor,ddr-quad-read-dummy = <8>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		/*used for macronix flash only*/
		macronix,dsr = <0x3>;
	};
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_lpi2c0>;
	pinctrl-1 = <&pinctrl_lpi2c0_gpio>;
	scl-gpios = <&gpio3 8 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio3 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	/* NXP SE97BTP with temperature sensor + eeprom */
	sensor0: tempsensor@1b {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1b>;
	};

	eeprom0: eeprom@50 {
		compatible = "st,24c64", "atmel,24c64";
		reg = <0x50>;
		pagesize = <32>;
	};

	rtc0: rtc@51 {
		compatible = "nxp,pcf85063a";
		reg = <0x51>;
	};

	eeprom1: eeprom@53 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x53>;
		pagesize = <16>;
	};
};

&iomuxc {
	pinctrl_fec1: fec1grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD	0x000014a0

			SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000041
			SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000041
			SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000040
			SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000040
			SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000040
			SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000040
			SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000040
			SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000040
			SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000040
			SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000040
			SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000040
			SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000040
			SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000040
			SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000040

			SC_P_QSPI0B_DQS_LSIO_GPIO3_IO22			0x00000040
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD	0x000014a0

			SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL		0x00000040
			SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x00000040
			SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x00000040
			SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x00000040
			SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x00000040
			SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3		0x00000040
			SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x00000040
			SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL		0x00000040
			SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x00000040
			SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x00000040
			SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x00000040
			SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x00000040

			SC_P_UART1_CTS_B_LSIO_GPIO0_IO24		0x00000040
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0	0x0000004d
			SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1	0x0000004d
			SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2	0x0000004d
			SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3	0x0000004d
			SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS		0x0000004d
			SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B	0x0000004d
			SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK	0x0000004d
			SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK	0x0000004d
			SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0	0x0000004d
			SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1	0x0000004d
			SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2	0x0000004d
			SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3	0x0000004d
			SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B	0x0000004d
			SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B	0x0000004d
		>;
	};

	pinctrl_lpi2c0: lpi2c0grp {
		fsl,pins = <
			SC_P_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL	0x06000021
			SC_P_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA	0x06000021
		>;
	};

	pinctrl_lpi2c0_gpio: lpi2c0gpiogrp {
		fsl,pins = <
			SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08	0x00000021
			SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO3_IO07	0x00000021
		>;
	};

	pinctrl_lpuart0: lpuart0grp {
		fsl,pins = <
			SC_P_UART0_RX_ADMA_UART0_RX	0x06000020
			SC_P_UART0_TX_ADMA_UART0_TX	0x06000020
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000040
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000040
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			SC_P_USB_SS3_TC2_CONN_USB_OTG1_OC	0x00000021
			SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03	0x00000021
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19	0x06000021
			SC_P_USDHC1_WP_LSIO_GPIO4_IO21		0x06000021
			SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22	0x06000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-polarity-active-high;
	vbus-supply = <&reg_usbotg1_vbus>;
};

&usbotg3 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	vmmc-supply = <&reg_vmmc>;
	vqmmc-supply = <&reg_vqmmc>;
	bus-width = <8>;
	non-removable;
	no-sd;
	no-sdio;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	/* NOTE: CD / WP and VMMC support depends on mainboard */
};
