{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09884,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09971,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00116249,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00279938,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000699475,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00279938,
	"finish__design__instance__count__class:buffer": 26,
	"finish__design__instance__area__class:buffer": 43.89,
	"finish__design__instance__count__class:timing_repair_buffer": 170,
	"finish__design__instance__area__class:timing_repair_buffer": 159.068,
	"finish__design__instance__count__class:inverter": 77,
	"finish__design__instance__area__class:inverter": 40.964,
	"finish__design__instance__count__class:sequential_cell": 156,
	"finish__design__instance__area__class:sequential_cell": 830.984,
	"finish__design__instance__count__class:multi_input_combinational_cell": 213,
	"finish__design__instance__area__class:multi_input_combinational_cell": 330.638,
	"finish__design__instance__count": 642,
	"finish__design__instance__area": 1405.54,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.786615,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.866861,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00042799,
	"finish__power__switching__total": 0.00012957,
	"finish__power__leakage__total": 2.77504e-05,
	"finish__power__total": 0.00058531,
	"finish__design__io": 182,
	"finish__design__die__area": 2772.02,
	"finish__design__core__area": 2467.15,
	"finish__design__instance__count": 712,
	"finish__design__instance__area": 1424.16,
	"finish__design__instance__count__stdcell": 712,
	"finish__design__instance__area__stdcell": 1424.16,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.577251,
	"finish__design__instance__utilization__stdcell": 0.577251,
	"finish__design__rows": 35,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 35,
	"finish__design__sites": 9275,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 9275,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}