#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May 31 22:56:55 2025
# Process ID         : 14572
# Current directory  : C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file       : C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1\vivado.jou
# Running On         : Samarth-Asus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency      : 3110 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16785 MB
# Swap memory        : 20401 MB
# Total Virtual      : 37186 MB
# Available Virtual  : 19403 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Samarth/Desktop/IIIT_Intern'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Samarth/Desktop/IIIT_Intern' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2024_ent/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.cache/ip 
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 621.625 ; gain = 113.523
Command: read_checkpoint -auto_incremental -incremental C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.953 ; gain = 381.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_matrixmul_100_unopt_0_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_matrixmul_100_unopt_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrixmul_100_unopt_0_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_matrixmul_100_unopt_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:435]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:435]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:435]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:435]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:435]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:442]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/.Xil/Vivado-14572-Samarth-Asus/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:526]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:526]
WARNING: [Synth 8-7071] port 'emio_uart1_txd' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:526]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 125 connections declared, but only 122 given [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:526]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:442]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'matrixmul_100_unopt_0'. This will prevent further optimization [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:420]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc_1'. This will prevent further optimization [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:351]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/synth/design_1.v:251]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.094 ; gain = 493.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.023 ; gain = 511.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.023 ; gain = 511.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2129.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.480 ; gain = 6.301
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_matrixmul_100_unopt_0_0/design_1_matrixmul_100_unopt_0_0/design_1_matrixmul_100_unopt_0_0_in_context.xdc] for cell 'design_1_i/matrixmul_100_unopt_0'
Finished Parsing XDC File [c:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.gen/sources_1/bd/design_1/ip/design_1_matrixmul_100_unopt_0_0/design_1_matrixmul_100_unopt_0_0/design_1_matrixmul_100_unopt_0_0_in_context.xdc] for cell 'design_1_i/matrixmul_100_unopt_0'
Parsing XDC File [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2156.480 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.480 ; gain = 545.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.480 ; gain = 545.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matrixmul_100_unopt_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.480 ; gain = 545.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.480 ; gain = 545.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2156.480 ; gain = 545.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2681.145 ; gain = 1070.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2681.145 ; gain = 1070.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2693.469 ; gain = 1082.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_axi_dma_0_0             |         1|
|2     |design_1_axi_smc_0               |         1|
|3     |design_1_axi_smc_1_0             |         1|
|4     |design_1_matrixmul_100_unopt_0_0 |         1|
|5     |design_1_rst_ps8_0_99M_0         |         1|
|6     |design_1_system_ila_0_0          |         1|
|7     |design_1_zynq_ultra_ps_e_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_axi_dma_0             |     1|
|2     |design_1_axi_smc               |     1|
|3     |design_1_axi_smc_1             |     1|
|4     |design_1_matrixmul_100_unopt_0 |     1|
|5     |design_1_rst_ps8_0_99M         |     1|
|6     |design_1_system_ila_0          |     1|
|7     |design_1_zynq_ultra_ps_e_0     |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.117 ; gain = 1257.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.117 ; gain = 1291.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2902.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5bc25a1d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 2902.117 ; gain = 2269.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/Vivado_files/unopt_8_vivado/unopt_8_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 31 22:58:12 2025...
