# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Test.srcs/sources_1/new/bcd2seg.v" \
"../../../../Test.srcs/sources_1/new/cnt_top.v" \
"../../../../Test.srcs/sources_1/new/hex2bcd.v" \
"../../../../Test.srcs/sources_1/new/hex_cnt_disp.v" \
"../../../../Test.srcs/sources_1/new/test.v" \
"../../../../Test.srcs/sim_1/new/cnt_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
