;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 121, 15
	DJN -1, @-20
	JMN @12, #1
	JMZ 121, 15
	JMP 121, 15
	SLT 270, 60
	JMZ 121, 15
	JMP <127, 120
	SUB @0, @2
	ADD 270, 60
	DJN -1, @-20
	SUB #12, @12
	SPL 0, -1
	JMN @12, #202
	SPL 0, -1
	SPL <121, 103
	MOV -1, <-20
	SPL <12, <12
	DJN 0, <2
	JMZ -1, @-20
	JMZ -1, @-20
	ADD #120, 9
	SLT 12, @18
	SUB @0, @2
	SUB #72, @205
	SUB #12, @200
	SUB @121, 701
	JMP @1, @-1
	DJN <121, 103
	DJN <121, 103
	ADD 270, 60
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	SUB #72, @250
	SUB @121, 106
	JMN @12, #1
	ADD 270, 60
	JMZ 121, 15
	SUB 12, @10
	SUB @0, @2
	ADD #72, @250
	ADD #72, @250
	JMP 12, <10
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
