<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1642803552">
  <File Type="PA-TCL" Name="TUT5_bd_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="TUT5_bd_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="TUT5_bd_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="TUT5_bd_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TUT5_bd_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TUT5_bd_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/TUT5_bd/TUT5_bd.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/TUT5_bd/hdl/TUT5_bd_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/TUT5_bd/ip/TUT5_bd_mig_7series_0_1/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="TUT5_bd_mig_7series_0_1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TUT5_bd_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/eth_ref_clk.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_axi_timer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_mig_7series_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_axi_ethernetlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_axi_uartlite_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_mii_to_rmii_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_rst_mig_7series_0_81M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="TUT5_bd_ilmb_v10_0"/>
</GenRun>
