--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_board.twx lab5_board.ncd -o lab5_board.twr
lab5_board.pcf -ucf Anvyl_Master.ucf -ucf PIN_MAP.ucf

Design file:              lab5_board.ncd
Physical constraint file: lab5_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    3.867(R)|      SLOW  |   -2.508(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    5.930(R)|      SLOW  |   -1.601(R)|      FAST  |CLK_BUFGP         |   0.000|
            |    4.751(F)|      SLOW  |   -1.151(F)|      FAST  |CLK_BUFGP         |   0.000|
DIP<0>      |    3.290(R)|      SLOW  |   -2.165(R)|      FAST  |CLK_BUFGP         |   0.000|
DIP<1>      |    3.475(R)|      SLOW  |   -2.332(R)|      FAST  |CLK_BUFGP         |   0.000|
DIP<2>      |    3.793(R)|      SLOW  |   -2.510(R)|      FAST  |CLK_BUFGP         |   0.000|
DIP<3>      |    3.527(R)|      SLOW  |   -2.322(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.866(R)|      SLOW  |   -1.307(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    2.308(R)|      SLOW  |   -1.535(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<2>       |    3.283(R)|      SLOW  |   -1.289(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<3>       |    2.087(R)|      SLOW  |   -1.487(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LDT2R       |         8.185(F)|      SLOW  |         4.335(F)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         8.444(R)|      SLOW  |         4.483(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.706(R)|      SLOW  |         4.648(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         9.023(R)|      SLOW  |         4.847(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.645(R)|      SLOW  |         4.610(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.730|    2.628|    3.979|    3.198|
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 09 11:48:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



