[18:27:59.36] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                  Version X-2025.06-1 for linux64 - Jun 19, 2025
              /c                Based on Custom Infrastructure
              /c Version X-2025.06-1
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11973341 compiled on Thu Jun 19 11:23:12 2025 for CentOS64 7.3
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee7feb8e65a0614e5fd6c7980de498070fc2511cd128a4b2dec1cb7792ad947542afa83705ae6c92840fb8c96cad1d0816 -python 0 -command "source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/sim_server_init.tcl" -log /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/primewave_session1_sim_server_job1 -libDefFile /home/argershm/180-voltmeter/Analog/cc/lib.defs
              /c Execution time: Sun Sep  7 18:27:57 2025
              /c Host: claws-compute3.ece.ncsu.edu
              /c Working directory: /home/argershm/180-voltmeter/Analog/cc
              /c 
[18:28:03.57] /m Information: Registering ICV PERC package...
[18:28:03.80] /o 
[18:28:03.89] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:28:04.38] /i source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/sim_server_init.tcl
[18:28:04.50] /o SimServer socket started on claws-compute3.ece.ncsu.edu:45609
[18:28:04.89] /m Information: Launching Waveform Viewer "cd /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/logs &&  /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/../packages/swv/bin/swv  -bg_gui=shell  -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_Qo8gA6 -unique_string 424077b79e1069ee177d0f1621dc0113d6c7980de498070fc2511cd128a4b2dec1cb7792ad94754215911dea03ed9e145982773bb87fcf0dcd136fc55d52d4d5 -lic_type 2   -parent_cc_pid 3573455  > /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/logs/viewer.log 2>&1"
[18:28:55.82] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock4639b150 msgIndex=0 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/task0/sim_script0.tcl 0 saeSession1 1 overwrite 
[18:28:55.82] /o 
[18:28:55.93] /m Information: Info: Waveform format selected is PSF. Synopsys recommends using the WDF format with the <HSPICE/FineSim> simulator.
              /c WDF is an optimal format that improves viewing performance and reduces disk usage while PSF is a 3rd party format and support "as-is".
              /c To change the format, open the Setup -> Environment menu and select the WDF format. (PW-642)
[18:28:56.41] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:28:56.43] /o /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
[18:28:56.44] /o Loading: Callback files...
[18:28:56.44] /o 
              /c [INFO] : Loading display.tcl from /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
              /c 
              /c  if you wish to Load other display.tcl, please set shell environment valiable "iPDK_load_display_gf180mcu" to value = 0
[18:28:56.44] /o 
[18:28:56.48] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[18:28:56.48] /w Warning: Could not set the value of preference xtEMIRLPEStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[18:28:56.48] /o 	#######################################
[18:28:56.48] /o 	CC-PDK Library Name	: gf180MCU Open
[18:28:56.48] /o 	#######################################
[18:28:56.48] /o 
[18:28:56.48] /o Netlisting
[18:28:56.53] /o /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/analogLib
[18:28:56.61] /m Information: 
[18:28:56.61] /o Checking "argershm/tb_main_opamp/schematic"
[18:28:56.61] /o No rule violations found in "argershm/tb_main_opamp/schematic"
[18:28:56.61] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[18:28:56.74] /o /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/basic
[18:28:56.75] /m Information: 
[18:28:56.75] /o Checking "analogLib/ideal_balun/schematic"
[18:28:56.75] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:28:57.18] /m Information: "analogLib ideal_balun schematic" renetlisted. (NETLISTING-056)
[18:28:57.19] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[18:28:57.20] /m Information: "argershm tb_main_opamp schematic" renetlisted. (NETLISTING-056)
[18:28:57.20] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:28:57.21] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[18:28:57.30] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[18:28:57.31] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:28:57.41] /o 
[18:28:57.73] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[18:28:58.60] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:29:01.07] /m Information: Job distribution master (saeSession1,diff_mode_gain.Simulation_Simulation session:session0 testbench:diff_mode_gain) : up to 1 job running workers.
[18:29:08.17] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[18:29:08.18] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[18:29:08.18] /# Evaluating and plotting outputs...
[18:29:08.38] /r giWindowId 1
[18:29:08.38] /r giWindowGeometry 1024x768
[18:29:08.39] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:29:09.33] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[18:29:09.37] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:30:48.12] /o ==== Received Msg ====
              /c len=196 sourceSoc=sock4633b020 msgIndex=1 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session1/task1/sim_script1.tcl 1 saeSession1 1 overwrite 
[18:30:48.12] /o 
[18:30:48.17] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:30:48.17] /o 
[18:30:48.18] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:30:48.49] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[18:30:48.81] /m Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:30:48.81] /o Netlisting
[18:30:48.89] /m Information: 
[18:30:48.89] /o Checking "argershm/tb_main_opamp/schematic"
[18:30:48.89] /o No rule violations found in "argershm/tb_main_opamp/schematic"
[18:30:48.89] /o No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
[18:30:48.97] /m Information: 
[18:30:48.97] /o Checking "analogLib/ideal_balun/schematic"
[18:30:48.97] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:30:49.37] /m Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
[18:30:49.38] /m Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:30:49.38] /# Composing simulator input file for design "argershm/tb_main_opamp/schematic"...
[18:30:49.46] /# Simulator input file composed successfully for design "argershm/tb_main_opamp/schematic"
[18:30:49.47] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:30:49.58] /o 
[18:30:49.78] /# Starting PrimeSimSPICE simulation for design: argershm/tb_main_opamp/schematic
[18:30:50.82] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:30:53.07] /m Information: Job distribution master (saeSession1,diff_mode_gain.Simulation_Simulation session:session2 testbench:diff_mode_gain) : up to 1 job running workers.
[18:31:00.07] /# Simulation completed successfully for design: argershm/tb_main_opamp/schematic  (PW-651)
[18:31:00.08] /# Netlisting and simulation completed for testbench: diff_mode_gain in 12s
[18:31:00.08] /# Evaluating and plotting outputs...
[18:31:00.28] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:31:00.38] /# Evaluating and plotting completed for testbench: diff_mode_gain in 0s
[18:31:00.42] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:33:00.39] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock4633b020 msgIndex=3 rawMsg=idleExit
[18:33:00.39] /o 
[18:33:00.51] /m Information: Exiting simulation server process. (PW_GUI-984)
[18:33:01.22] /o Shutdown time: Sun Sep  7 18:33:01 2025
[18:33:01.22] /o Elapsed session real time: 5.05 minutes
[18:33:01.22] /o Session terminated. Log is at /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/logs/primewave.argershm.2025_9_7_182757_3573455.log
[18:33:01.23] /e Error: {}
