/* ======================================================================
 *   Copyright (C) 2024 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

/**
 *  \file     Cdd_Dma_Cfg.c
 *
 *  \brief    This file contains generated pre-compile configuration file
 *            for DMA Complex Device Driver
 */

  /********************************************************************************************************************
  Project: dma_273x
	Date   : 2024-02-10 13:55:04

    This file is generated by EB Tresos
    Do not modify this file, otherwise the software may behave in unexpected way.

 *********************************************************************************************************************/

/**********************************************************************************************************************
 *  INCLUDES
 *********************************************************************************************************************/
#include "Cdd_Dma_Cfg.h"
#include "soc.h"

/**********************************************************************************************************************
 *  VERSION CHECK
 *********************************************************************************************************************/
#if ( (CDD_DMA_MAJOR_VERSION != (10U)) \
    ||(CDD_DMA_MINOR_VERSION != (2U)))
  #error "Version numbers of Cdd_Dma_Cfg.c and Cdd_Dma_Cfg.h are inconsistent!"
#endif

/**********************************************************************************************************************
 *  LOCAL CONSTANT MACROS
 **********************************************************************************************************************/

#define CDD_DMA_SOURCE 1U

/**********************************************************************************************************************
 *  LOCAL FUNCTION MACROS
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA TYPES AND STRUCTURES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA PROTOTYPES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  GLOBAL DATA
 **********************************************************************************************************************/

#define  CDD_DMA_START_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"

/* Runtime Configuration Generation */
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 0,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 1,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 2,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 3,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 4,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 11,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 5,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 6,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 7,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 8,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 9,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 10,
};


static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};

static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 58,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 57,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 60,
        .maxParam =  (1U),
         CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 59,
        .maxParam =  (1U),
         CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0 =
{
        .channelId = 4,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1 =
{
        .channelId = 10,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0 =
{
        .channelId = 5,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0 =
{
        .channelId = 6,
        .maxParam =  (2U),
         CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0 =
{
        .channelId = 7,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0 =
{
        .channelId = 8,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1 =
{
        .channelId = 9,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_ParamList,
};

static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Qspi_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_0_Qspi_CddDmaChannelGroup_1,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Interrupt_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Linking_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Polling_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Chaining_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1,
    
};

/* Requirements : SitaraMCU_MCAL-__, SitaraMCU_MCAL-__ */
static Cdd_Dma_Handler CddDmaDriverHandler_0_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 0U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 1U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 2U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 3U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_Qspi =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 4U,
        .transferType = CDD_DMA_TRANSFER_TYPE_QSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource = 
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_0_Qspi_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Interrupt =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 5U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Interrupt_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Linking =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 6U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Linking_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Polling =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = FALSE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 7U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource = 
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Polling_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Chaining =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig = 
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 8U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource = 
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_MemoryTransfer_Chaining_ChannelGroupList     ,
        },
    }
};


static Cdd_Dma_Handler
*CddDmaDriverHandlerList[] =
{
        &CddDmaDriverHandler_0_Uart_Tx,
        &CddDmaDriverHandler_0_Uart_Rx,
        &CddDmaDriverHandler_1_Uart_Tx,
        &CddDmaDriverHandler_1_Uart_Rx,
        &CddDmaDriverHandler_0_Qspi,
        &CddDmaDriverHandler_MemoryTransfer_Interrupt,
        &CddDmaDriverHandler_MemoryTransfer_Linking,
        &CddDmaDriverHandler_MemoryTransfer_Polling,
        &CddDmaDriverHandler_MemoryTransfer_Chaining,
  };


CONST(Cdd_Dma_ConfigType, CDD_DMA_CFG) CddDmaDriverHandler =
{
        CddDmaDriverHandlerList     
};

#define  CDD_DMA_STOP_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"

#define CDD_DMA_START_SEC_CODE
#include "Cdd_Dma_MemMap.h"
/*
*Design:MCAL-19641,MCAL-19639
*/
void Cdd_Dma_TrigXbar(void)
{
  /* Dummy function , Not applicable for AM273x */
}
/*
*Design:MCAL-19640
*/
void Cdd_Dma_Xbar(void)
{
  /* Dummy function , Not applicable for AM273x */
}
#define CDD_DMA_STOP_SEC_CODE
#include "Cdd_Dma_MemMap.h"

/**********************************************************************************************************************
 *  END OF FILE: Cdd_Dma_Cfg.c
 **********************************************************************************************************************/
