--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152669028 paths analyzed, 14739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.626ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP (SLICE_X18Y27.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.673ns (Levels of Logic = 6)
  Clock Path Skew:      1.770ns (1.286 - -0.484)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B6      net (fanout=21)       0.891   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y55.B6      net (fanout=17)       0.830   AddressDecoderCS0n
    SLICE_X27Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y40.A5      net (fanout=3)        1.715   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X31Y56.A6      net (fanout=25)       2.493   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Select
    SLICE_X31Y56.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X32Y29.B6      net (fanout=5)        2.096   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.673ns (2.214ns logic, 11.459ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.184ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.CQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6
    SLICE_X31Y57.B4      net (fanout=2)        0.544   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<6>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.184ns (1.750ns logic, 8.434ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.131ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.DQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7
    SLICE_X31Y57.B3      net (fanout=2)        0.491   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (1.750ns logic, 8.381ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP (SLICE_X18Y27.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.673ns (Levels of Logic = 6)
  Clock Path Skew:      1.770ns (1.286 - -0.484)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B6      net (fanout=21)       0.891   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y55.B6      net (fanout=17)       0.830   AddressDecoderCS0n
    SLICE_X27Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y40.A5      net (fanout=3)        1.715   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X31Y56.A6      net (fanout=25)       2.493   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Select
    SLICE_X31Y56.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X32Y29.B6      net (fanout=5)        2.096   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    -------------------------------------------------  ---------------------------
    Total                                     13.673ns (2.214ns logic, 11.459ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.184ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.CQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6
    SLICE_X31Y57.B4      net (fanout=2)        0.544   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<6>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.184ns (1.750ns logic, 8.434ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.131ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.482 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.DQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7
    SLICE_X31Y57.B3      net (fanout=2)        0.491   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CE      net (fanout=6)        2.589   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y27.CLK     Tceck                 0.304   ML3MST_inst/debug_info_10<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (1.750ns logic, 8.381ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (SLICE_X18Y26.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.451ns (Levels of Logic = 6)
  Clock Path Skew:      1.767ns (1.283 - -0.484)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B6      net (fanout=21)       0.891   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y55.B6      net (fanout=17)       0.830   AddressDecoderCS0n
    SLICE_X27Y55.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y40.A5      net (fanout=3)        1.715   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X31Y56.A6      net (fanout=25)       2.493   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Select
    SLICE_X31Y56.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X32Y29.B6      net (fanout=5)        2.096   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CE      net (fanout=6)        2.367   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.451ns (2.214ns logic, 11.237ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.962ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.479 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.CQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6
    SLICE_X31Y57.B4      net (fanout=2)        0.544   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<6>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CE      net (fanout=6)        2.367   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.962ns (1.750ns logic, 8.212ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.909ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.479 - 0.444)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.DQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7
    SLICE_X31Y57.B3      net (fanout=2)        0.491   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
    SLICE_X31Y57.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X31Y57.A3      net (fanout=2)        0.304   N961
    SLICE_X31Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X32Y29.B1      net (fanout=19)       4.152   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X32Y29.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X34Y26.A2      net (fanout=7)        0.845   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X34Y26.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_rx0_bufrddata[11]_LessThan_2123_o1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CE      net (fanout=6)        2.367   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X18Y26.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.909ns (1.750ns logic, 8.159ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC (SLICE_X22Y43.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 2)
  Clock Path Skew:      1.456ns (1.120 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y44.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X23Y41.B1      net (fanout=1)        0.908   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X23Y41.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<19>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X23Y41.A4      net (fanout=3)        0.236   N106
    SLICE_X23Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<19>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X22Y43.CX      net (fanout=70)       0.328   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X22Y43.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.412ns logic, 1.472ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_8 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 2)
  Clock Path Skew:      1.317ns (1.120 - -0.197)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_8 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.198   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/reg_dout_8
    SLICE_X19Y37.D3      net (fanout=1)        0.703   ML3MST_inst/reg_dout<8>
    SLICE_X19Y37.D       Tilo                  0.156   ML3MST_inst/reg_rc_INTS_set_ddd<6>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X23Y41.A3      net (fanout=2)        0.446   LB_MIII_DataOut<8>
    SLICE_X23Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<19>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X22Y43.CX      net (fanout=70)       0.328   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X22Y43.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.412ns logic, 1.477ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 3)
  Clock Path Skew:      1.362ns (1.120 - -0.242)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X16Y36.B5      net (fanout=128)      0.335   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X16Y36.BMUX    Topbb                 0.246   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X16Y41.B4      net (fanout=1)        0.381   ML3MST_inst/common_mem_douta<24>
    SLICE_X16Y41.B       Tilo                  0.142   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X23Y41.A5      net (fanout=2)        0.493   LB_MIII_DataOut<24>
    SLICE_X23Y41.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<19>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X22Y43.CX      net (fanout=70)       0.328   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X22Y43.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.644ns logic, 1.537ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC (SLICE_X22Y39.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Clock Path Skew:      1.434ns (1.105 - -0.329)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2
    SLICE_X25Y40.D2      net (fanout=1)        0.898   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<2>
    SLICE_X25Y40.D       Tilo                  0.156   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst_SW0
    SLICE_X25Y40.C4      net (fanout=3)        0.231   N94
    SLICE_X25Y40.C       Tilo                  0.156   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X22Y39.CX      net (fanout=80)       0.323   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.414ns logic, 1.452ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 2)
  Clock Path Skew:      1.380ns (1.105 - -0.275)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X27Y47.B6      net (fanout=21)       1.012   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X27Y47.B       Tilo                  0.156   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<7>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst21
    SLICE_X25Y40.C5      net (fanout=48)       0.462   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
    SLICE_X25Y40.C       Tilo                  0.156   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X22Y39.CX      net (fanout=80)       0.323   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.414ns logic, 1.797ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 2)
  Clock Path Skew:      1.432ns (1.105 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y47.B2      net (fanout=6)        1.109   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y47.B       Tilo                  0.156   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<7>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst21
    SLICE_X25Y40.C5      net (fanout=48)       0.462   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
    SLICE_X25Y40.C       Tilo                  0.156   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X22Y39.CX      net (fanout=80)       0.323   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.414ns logic, 1.894ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA (SLICE_X22Y39.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 2)
  Clock Path Skew:      1.395ns (1.105 - -0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_0 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/reg_dout_0
    SLICE_X13Y37.B3      net (fanout=1)        0.620   ML3MST_inst/reg_dout<0>
    SLICE_X13Y37.BMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X24Y39.A5      net (fanout=2)        0.538   LB_MIII_DataOut<0>
    SLICE_X24Y39.A       Tilo                  0.142   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X22Y39.AX      net (fanout=84)       0.255   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.423ns logic, 1.413ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_16 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 2)
  Clock Path Skew:      1.307ns (1.105 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_16 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_16
    SLICE_X17Y36.C2      net (fanout=1)        0.744   ML3MST_inst/reg_dout<16>
    SLICE_X17Y36.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd44
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X24Y39.A4      net (fanout=2)        0.655   LB_MIII_DataOut<16>
    SLICE_X24Y39.A       Tilo                  0.142   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X22Y39.AX      net (fanout=84)       0.255   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.376ns logic, 1.654ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      1.431ns (1.105 - -0.326)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X27Y49.A2      net (fanout=1)        0.851   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X27Y49.A       Tilo                  0.156   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X24Y39.A1      net (fanout=3)        0.811   N90
    SLICE_X24Y39.A       Tilo                  0.142   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X22Y39.AX      net (fanout=84)       0.255   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X22Y39.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.378ns logic, 1.917ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.176ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X41Y8.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.367 - 0.412)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y19.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X41Y8.C4       net (fanout=11)       1.913   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X41Y8.CMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X41Y8.A2       net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X41Y8.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.026ns logic, 2.518ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.480ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.143 - 0.164)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y14.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X41Y8.C5       net (fanout=2)        0.832   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X41Y8.CMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X41Y8.A2       net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X41Y8.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (1.043ns logic, 1.437ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X45Y19.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.393 - 0.388)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y9.BQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X44Y25.B6      net (fanout=13)       1.801   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X44Y25.B       Tilo                  0.205   N1109
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X45Y19.C4      net (fanout=1)        0.849   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X45Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (0.935ns logic, 2.650ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.260ns (Levels of Logic = 9)
  Clock Path Skew:      0.023ns (0.393 - 0.370)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       3.854   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X37Y9.D1       net (fanout=16)       1.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X37Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X37Y9.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X37Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X36Y9.A4       net (fanout=1)        0.239   ML3MST_inst/N1291
    SLICE_X36Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X36Y9.B4       net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X36Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y11.A2      net (fanout=1)        0.961   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X44Y25.A4      net (fanout=28)       1.347   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X44Y25.A       Tilo                  0.205   N1109
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X44Y25.B4      net (fanout=1)        0.379   ML3MST_inst/N310
    SLICE_X44Y25.B       Tilo                  0.205   N1109
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X45Y19.C4      net (fanout=1)        0.849   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X45Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     12.260ns (2.627ns logic, 9.633ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.014ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.393 - 0.370)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       3.854   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X37Y12.D4      net (fanout=16)       1.778   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o92
    SLICE_X44Y10.B1      net (fanout=1)        0.925   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
    SLICE_X44Y10.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o93
    SLICE_X44Y25.A6      net (fanout=33)       2.325   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o
    SLICE_X44Y25.A       Tilo                  0.205   N1109
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X44Y25.B4      net (fanout=1)        0.379   ML3MST_inst/N310
    SLICE_X44Y25.B       Tilo                  0.205   N1109
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X45Y19.C4      net (fanout=1)        0.849   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X45Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     12.014ns (1.904ns logic, 10.110ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (SLICE_X45Y24.A3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.384 - 0.402)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y10.CMUX    Tshcko                0.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4
    SLICE_X39Y20.D1      net (fanout=2)        1.501   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<4>
    SLICE_X39Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X45Y24.A3      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X45Y24.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.069ns logic, 2.424ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.384 - 0.370)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       3.854   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X37Y9.D1       net (fanout=16)       1.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X37Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X37Y9.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X37Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X36Y9.A4       net (fanout=1)        0.239   ML3MST_inst/N1291
    SLICE_X36Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X36Y9.B4       net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X36Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y11.A2      net (fanout=1)        0.961   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X39Y20.C3      net (fanout=28)       1.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X39Y20.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27_SW0
    SLICE_X39Y20.D5      net (fanout=1)        0.209   ML3MST_inst/N312
    SLICE_X39Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X45Y24.A3      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X45Y24.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (2.735ns logic, 9.569ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.020ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.384 - 0.370)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       3.854   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X37Y9.D4       net (fanout=14)       1.281   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X37Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X37Y9.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X37Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X36Y9.A4       net (fanout=1)        0.239   ML3MST_inst/N1291
    SLICE_X36Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X36Y9.B4       net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X36Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y11.A2      net (fanout=1)        0.961   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X39Y20.C3      net (fanout=28)       1.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X39Y20.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27_SW0
    SLICE_X39Y20.D5      net (fanout=1)        0.209   ML3MST_inst/N312
    SLICE_X39Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X45Y24.A3      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X45Y24.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                     12.020ns (2.677ns logic, 9.343ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (SLICE_X44Y8.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y8.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    SLICE_X44Y8.D6       net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
    SLICE_X44Y8.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16 (SLICE_X39Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16
    SLICE_X39Y9.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<16>
    SLICE_X39Y9.CLK      Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_16
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (SLICE_X39Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    SLICE_X39Y19.A6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<8>
    SLICE_X39Y19.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.987ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X37Y6.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.258 - 0.264)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
    SLICE_X41Y6.A2       net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>
    SLICE_X41Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n22954_inv213
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y6.A4       net (fanout=1)        0.873   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y6.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.972ns logic, 1.974ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.258 - 0.280)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    SLICE_X41Y6.A3       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
    SLICE_X41Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n22954_inv213
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y6.A4       net (fanout=1)        0.873   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y6.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.972ns logic, 1.585ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.258 - 0.280)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    SLICE_X41Y6.A1       net (fanout=2)        0.627   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>
    SLICE_X41Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n22954_inv213
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y6.A4       net (fanout=1)        0.873   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y6.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.972ns logic, 1.500ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X41Y7.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.273 - 0.272)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y6.B4       net (fanout=2)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y6.B        Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y7.CE       net (fanout=4)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X41Y7.CLK      Tceck                 0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (1.011ns logic, 1.711ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.366 - 0.368)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y6.B6       net (fanout=2)        0.585   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y6.B        Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y7.CE       net (fanout=4)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X41Y7.CLK      Tceck                 0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.067ns logic, 1.406ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (SLICE_X41Y7.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.273 - 0.272)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y6.B4       net (fanout=2)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y6.B        Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y7.CE       net (fanout=4)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X41Y7.CLK      Tceck                 0.360   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (1.010ns logic, 1.711ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.366 - 0.368)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y6.B6       net (fanout=2)        0.585   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y6.B        Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y7.CE       net (fanout=4)        0.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X41Y7.CLK      Tceck                 0.360   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.066ns logic, 1.406ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X37Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X37Y10.AX      net (fanout=3)        0.141   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X37Y10.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X41Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X41Y7.C5       net (fanout=3)        0.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X41Y7.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X38Y4.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.105 - 0.076)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y4.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    SLICE_X38Y4.AI       net (fanout=1)        0.282   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<1>
    SLICE_X38Y4.CLK      Tdh         (-Th)     0.004   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X38Y4.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X38Y4.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X9Y36.A3), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.509ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      13.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.369ns (1.673 - 2.042)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X28Y15.D3      net (fanout=15)       2.471   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X28Y15.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A3      net (fanout=1)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y22.D1      net (fanout=2)        1.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y22.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y24.B2      net (fanout=1)        0.897   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y40.C2      net (fanout=1)        3.796   ML3MST_inst/mux30_122
    SLICE_X16Y40.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n21862_inv
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y36.A3       net (fanout=1)        1.848   ML3MST_inst/mux30_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     13.645ns (2.268ns logic, 11.377ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.043ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      13.304ns (Levels of Logic = 7)
  Clock Path Skew:      -0.244ns (1.673 - 1.917)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X28Y15.D1      net (fanout=29)       2.130   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X28Y15.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A3      net (fanout=1)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y22.D1      net (fanout=2)        1.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y22.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y24.B2      net (fanout=1)        0.897   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y40.C2      net (fanout=1)        3.796   ML3MST_inst/mux30_122
    SLICE_X16Y40.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n21862_inv
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y36.A3       net (fanout=1)        1.848   ML3MST_inst/mux30_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     13.304ns (2.268ns logic, 11.036ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.038ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      13.174ns (Levels of Logic = 7)
  Clock Path Skew:      -0.369ns (1.673 - 2.042)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X28Y15.D2      net (fanout=16)       2.000   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X28Y15.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A3      net (fanout=1)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y22.D1      net (fanout=2)        1.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y22.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y24.B2      net (fanout=1)        0.897   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y40.C2      net (fanout=1)        3.796   ML3MST_inst/mux30_122
    SLICE_X16Y40.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n21862_inv
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y36.A3       net (fanout=1)        1.848   ML3MST_inst/mux30_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     13.174ns (2.268ns logic, 10.906ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_9 (SLICE_X9Y36.C1), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.928ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      12.099ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.673 - 2.007)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X31Y4.D2       net (fanout=41)       2.726   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X31Y4.DMUX     Tilo                  0.313   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X23Y17.A3      net (fanout=2)        1.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X16Y37.B2      net (fanout=1)        3.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X16Y37.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_122
    SLICE_X16Y37.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X16Y37.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X9Y36.C1       net (fanout=1)        2.041   ML3MST_inst/mux31_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (1.833ns logic, 10.266ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.464ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      11.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.257ns (1.673 - 1.930)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
    SLICE_X31Y4.D1       net (fanout=26)       2.339   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
    SLICE_X31Y4.DMUX     Tilo                  0.313   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X23Y17.A3      net (fanout=2)        1.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X16Y37.B2      net (fanout=1)        3.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X16Y37.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_122
    SLICE_X16Y37.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X16Y37.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X9Y36.C1       net (fanout=1)        2.041   ML3MST_inst/mux31_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.712ns (1.833ns logic, 9.879ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.341ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      11.512ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.673 - 2.007)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X31Y4.D5       net (fanout=44)       2.139   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X31Y4.DMUX     Tilo                  0.313   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X23Y17.A3      net (fanout=2)        1.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X16Y37.B2      net (fanout=1)        3.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X16Y37.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_122
    SLICE_X16Y37.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X16Y37.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X9Y36.C1       net (fanout=1)        2.041   ML3MST_inst/mux31_7
    SLICE_X9Y36.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.512ns (1.833ns logic, 9.679ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_10 (SLICE_X9Y35.A2), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.247ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.337ns (1.675 - 2.012)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X26Y3.B3       net (fanout=43)       2.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X26Y3.BMUX     Tilo                  0.261   ML3MST_inst/N718
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X19Y17.B6      net (fanout=11)       1.835   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X19Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X19Y17.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X19Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X20Y39.A6      net (fanout=1)        2.970   ML3MST_inst/debug_info_10<10>
    SLICE_X20Y39.A       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X20Y39.B4      net (fanout=1)        0.379   ML3MST_inst/mux1_122
    SLICE_X20Y39.B       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X9Y35.A2       net (fanout=1)        1.845   ML3MST_inst/mux1_7
    SLICE_X9Y35.CLK      Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.415ns (1.902ns logic, 9.513ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.178ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      11.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (1.675 - 1.991)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X26Y3.B1       net (fanout=15)       2.241   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X26Y3.BMUX     Tilo                  0.261   ML3MST_inst/N718
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X19Y17.B6      net (fanout=11)       1.835   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X19Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X19Y17.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X19Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X20Y39.A6      net (fanout=1)        2.970   ML3MST_inst/debug_info_10<10>
    SLICE_X20Y39.A       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X20Y39.B4      net (fanout=1)        0.379   ML3MST_inst/mux1_122
    SLICE_X20Y39.B       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X9Y35.A2       net (fanout=1)        1.845   ML3MST_inst/mux1_7
    SLICE_X9Y35.CLK      Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     11.367ns (1.902ns logic, 9.465ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.298ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.536ns (Levels of Logic = 6)
  Clock Path Skew:      -0.267ns (1.675 - 1.942)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X26Y3.B2       net (fanout=19)       1.410   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X26Y3.BMUX     Tilo                  0.261   ML3MST_inst/N718
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X19Y17.B6      net (fanout=11)       1.835   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X19Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X19Y17.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X19Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X20Y39.A6      net (fanout=1)        2.970   ML3MST_inst/debug_info_10<10>
    SLICE_X20Y39.A       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X20Y39.B4      net (fanout=1)        0.379   ML3MST_inst/mux1_122
    SLICE_X20Y39.B       Tilo                  0.205   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X9Y35.A2       net (fanout=1)        1.845   ML3MST_inst/mux1_7
    SLICE_X9Y35.CLK      Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (1.902ns logic, 8.634ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_3 (SLICE_X3Y44.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.036ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_3 (FF)
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (1.116 - 1.025)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3 to ML3MST_inst/reg_rs_CMD_clr_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
    SLICE_X3Y44.D5       net (fanout=2)        0.161   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3
    SLICE_X3Y44.CLK      Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD<7>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_3_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.389ns logic, 0.161ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_1 (SLICE_X28Y28.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.004ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Data Path Delay:      0.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.906 - 0.829)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X28Y28.CX      net (fanout=2)        0.330   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X28Y28.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rc_ESTS_set_d<0>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.246ns logic, 0.330ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_19 (SLICE_X13Y40.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.022ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_19 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_19 (FF)
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (1.039 - 0.918)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_19 to ML3MST_inst/reg_rc_INTS_set_d_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_19
    SLICE_X13Y40.CX      net (fanout=2)        0.381   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_19
    SLICE_X13Y40.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/reg_rc_INTS_set_d_19
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.257ns logic, 0.381ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X5Y20.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.827ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.127ns (Levels of Logic = 12)
  Clock Path Skew:      -0.205ns (1.700 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X23Y24.D2      net (fanout=9)        1.097   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X23Y23.D3      net (fanout=8)        1.851   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X23Y23.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.A6       net (fanout=1)        1.523   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.127ns (3.616ns logic, 10.511ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.687ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.998ns (Levels of Logic = 12)
  Clock Path Skew:      -0.194ns (1.700 - 1.894)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X23Y24.D3      net (fanout=16)       0.968   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X23Y23.D3      net (fanout=8)        1.851   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X23Y23.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.A6       net (fanout=1)        1.523   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.998ns (3.616ns logic, 10.382ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.576ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.887ns (Levels of Logic = 12)
  Clock Path Skew:      -0.194ns (1.700 - 1.894)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X23Y24.D5      net (fanout=16)       0.857   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X23Y23.D3      net (fanout=8)        1.851   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X23Y23.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.A6       net (fanout=1)        1.523   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X5Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (3.616ns logic, 10.271ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X3Y24.A1), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.357ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.667ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (1.710 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X23Y24.D2      net (fanout=9)        1.097   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y27.C3      net (fanout=8)        1.258   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y27.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A1       net (fanout=1)        1.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.667ns (3.646ns logic, 10.021ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.267ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.577ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (1.710 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X23Y24.D2      net (fanout=9)        1.097   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y27.D4      net (fanout=8)        1.173   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y27.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A1       net (fanout=1)        1.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.577ns (3.641ns logic, 9.936ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.217ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.538ns (Levels of Logic = 12)
  Clock Path Skew:      -0.184ns (1.710 - 1.894)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X23Y24.D3      net (fanout=16)       0.968   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y27.C3      net (fanout=8)        1.258   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y27.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_unit<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A1       net (fanout=1)        1.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.538ns (3.646ns logic, 9.892ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X20Y21.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.209ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.369ns (Levels of Logic = 12)
  Clock Path Skew:      -0.345ns (1.560 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X23Y24.D2      net (fanout=9)        1.097   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.A1      net (fanout=8)        1.587   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (3.527ns logic, 8.842ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.069ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.240ns (Levels of Logic = 12)
  Clock Path Skew:      -0.334ns (1.560 - 1.894)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X23Y24.D3      net (fanout=16)       0.968   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.A1      net (fanout=8)        1.587   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.240ns (3.527ns logic, 8.713ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.958ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.129ns (Levels of Logic = 12)
  Clock Path Skew:      -0.334ns (1.560 - 1.894)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X23Y24.D5      net (fanout=16)       0.857   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X23Y24.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y20.D2       net (fanout=2)        2.475   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y20.C6       net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X3Y20.D3       net (fanout=2)        0.867   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X3Y20.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X3Y20.C6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X3Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X1Y21.D3       net (fanout=2)        0.901   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X1Y21.D        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X1Y21.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X1Y21.C        Tilo                  0.259   m_MPG_A
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X5Y21.C6       net (fanout=2)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X5Y21.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X5Y21.D5       net (fanout=2)        0.217   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X5Y21.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y23.C6       net (fanout=3)        0.318   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y23.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.A1      net (fanout=8)        1.587   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y21.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.129ns (3.527ns logic, 8.602ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (SLICE_X4Y49.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.198ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (FF)
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (1.077 - 0.988)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_23 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_23
    SLICE_X4Y49.DX       net (fanout=3)        0.140   ML3MST_inst/reg_rs_CMD<23>
    SLICE_X4Y49.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.246ns logic, 0.140ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_19 (SLICE_X6Y48.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.023ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_19 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.071 - 0.981)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_19 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.CQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<20>
                                                       ML3MST_inst/reg_rs_CMD_19
    SLICE_X6Y48.D5       net (fanout=3)        0.180   ML3MST_inst/reg_rs_CMD<19>
    SLICE_X6Y48.CLK      Tah         (-Th)    -0.184   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<19>
                                                       ML3MST_inst/reg_rs_CMD<19>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_19
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.382ns logic, 0.180ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4 (SLICE_X13Y37.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.129ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4 (FF)
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (1.039 - 0.936)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_4 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.BQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_4
    SLICE_X13Y37.BX      net (fanout=3)        0.212   ML3MST_inst/reg_rc_INTS<4>
    SLICE_X13Y37.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.257ns logic, 0.212ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 485493 paths analyzed, 15446 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.208ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25 (SLICE_X31Y59.BX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.414 - 0.468)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y44.CQ      Tcko                  0.391   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X18Y41.D1      net (fanout=1)        6.303   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X18Y41.D       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst_SW0
    SLICE_X18Y41.C5      net (fanout=3)        0.356   N108
    SLICE_X18Y41.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X33Y59.B4      net (fanout=69)       2.822   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X33Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>1
    SLICE_X31Y59.BX      net (fanout=1)        1.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
    SLICE_X31Y59.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    -------------------------------------------------  ---------------------------
    Total                                     11.894ns (1.120ns logic, 10.774ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.414 - 0.477)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y48.D3      net (fanout=6)        4.232   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y48.D       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X18Y41.D2      net (fanout=16)       1.590   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X18Y41.D       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst_SW0
    SLICE_X18Y41.C5      net (fanout=3)        0.356   N108
    SLICE_X18Y41.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X33Y59.B4      net (fanout=69)       2.822   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X33Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>1
    SLICE_X31Y59.BX      net (fanout=1)        1.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
    SLICE_X31Y59.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    -------------------------------------------------  ---------------------------
    Total                                     11.689ns (1.396ns logic, 10.293ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.414 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA25   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y37.A2       net (fanout=1)        2.466   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<25>
    SLICE_X6Y37.BMUX     Topab                 0.370   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_417
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X18Y41.A4      net (fanout=1)        1.598   ML3MST_inst/common_mem_douta<25>
    SLICE_X18Y41.A       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X18Y41.C1      net (fanout=2)        0.462   LB_MIII_DataOut<25>
    SLICE_X18Y41.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X33Y59.B4      net (fanout=69)       2.822   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X33Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>1
    SLICE_X31Y59.BX      net (fanout=1)        1.293   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
    SLICE_X31Y59.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_25
    -------------------------------------------------  ---------------------------
    Total                                     11.590ns (2.949ns logic, 8.641ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y14.DIA13), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.804ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.429 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA13    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y31.A2      net (fanout=1)        2.653   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<13>
    SLICE_X12Y31.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_44
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X14Y33.C5      net (fanout=1)        0.584   ML3MST_inst/common_mem_douta<13>
    SLICE_X14Y33.C       Tilo                  0.204   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X27Y37.B6      net (fanout=2)        2.437   LB_MIII_DataOut<13>
    SLICE_X27Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X49Y33.C5      net (fanout=69)       1.502   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/PWR_253_o_SRI_CLK_DFF_795
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>LogicTrst1
    RAMB16_X2Y14.DIA13   net (fanout=1)        1.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.804ns (3.248ns logic, 8.556ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.429 - 0.455)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA13    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y31.D1      net (fanout=1)        2.620   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<13>
    SLICE_X12Y31.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X14Y33.C5      net (fanout=1)        0.584   ML3MST_inst/common_mem_douta<13>
    SLICE_X14Y33.C       Tilo                  0.204   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X27Y37.B6      net (fanout=2)        2.437   LB_MIII_DataOut<13>
    SLICE_X27Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X49Y33.C5      net (fanout=69)       1.502   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/PWR_253_o_SRI_CLK_DFF_795
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>LogicTrst1
    RAMB16_X2Y14.DIA13   net (fanout=1)        1.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.761ns (3.238ns logic, 8.523ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (0.429 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA13   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y31.B2      net (fanout=1)        2.463   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<13>
    SLICE_X12Y31.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_58
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X14Y33.C5      net (fanout=1)        0.584   ML3MST_inst/common_mem_douta<13>
    SLICE_X14Y33.C       Tilo                  0.204   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X27Y37.B6      net (fanout=2)        2.437   LB_MIII_DataOut<13>
    SLICE_X27Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X49Y33.C5      net (fanout=69)       1.502   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/PWR_253_o_SRI_CLK_DFF_795
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>LogicTrst1
    RAMB16_X2Y14.DIA13   net (fanout=1)        1.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<13>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.602ns (3.236ns logic, 8.366ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3 (SLICE_X40Y17.CE), 2033 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.837ns (Levels of Logic = 10)
  Clock Path Skew:      -0.067ns (0.287 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB17   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y25.D6      net (fanout=9)        1.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<17>
    SLICE_X49Y25.D       Tilo                  0.259   N134
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X49Y25.C6      net (fanout=1)        0.118   N134
    SLICE_X49Y25.C       Tilo                  0.259   N134
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1
    SLICE_X49Y15.D4      net (fanout=4)        1.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o
    SLICE_X49Y15.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X46Y11.A6      net (fanout=2)        0.952   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X46Y11.BMUX    Topab                 0.439   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X47Y10.C6      net (fanout=1)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<1>
    SLICE_X47Y10.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize21
    SLICE_X45Y11.B2      net (fanout=2)        0.891   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<1>
    SLICE_X45Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X45Y11.A5      net (fanout=1)        0.187   N1107
    SLICE_X45Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X44Y16.C5      net (fanout=2)        0.586   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X44Y16.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/bufwren
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X45Y17.B6      net (fanout=16)       0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X45Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X40Y17.CE      net (fanout=5)        0.908   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X40Y17.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.837ns (4.843ns logic, 6.994ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.287 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB20   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y13.B3      net (fanout=9)        3.037   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<20>
    SLICE_X47Y13.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>41
    SLICE_X46Y12.A3      net (fanout=2)        1.116   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out4
    SLICE_X46Y12.DMUX    Topad                 0.566   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X45Y12.B5      net (fanout=1)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<7>
    SLICE_X45Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize81
    SLICE_X45Y11.B4      net (fanout=2)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<7>
    SLICE_X45Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X45Y11.A5      net (fanout=1)        0.187   N1107
    SLICE_X45Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X44Y16.C5      net (fanout=2)        0.586   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X44Y16.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/bufwren
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X45Y17.B6      net (fanout=16)       0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X45Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X40Y17.CE      net (fanout=5)        0.908   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X40Y17.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (4.452ns logic, 7.341ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.787ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.287 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB20   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y12.B1      net (fanout=9)        3.345   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<20>
    SLICE_X47Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A51
    SLICE_X46Y12.AX      net (fanout=1)        1.045   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
    SLICE_X46Y12.DMUX    Taxd                  0.377   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X45Y12.B5      net (fanout=1)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<7>
    SLICE_X45Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize81
    SLICE_X45Y11.B4      net (fanout=2)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<7>
    SLICE_X45Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X45Y11.A5      net (fanout=1)        0.187   N1107
    SLICE_X45Y11.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X44Y16.C5      net (fanout=2)        0.586   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X44Y16.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/bufwren
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X45Y17.B6      net (fanout=16)       0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X45Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X45Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X40Y17.CE      net (fanout=5)        0.908   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X40Y17.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.787ns (4.209ns logic, 7.578ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_23 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.178 - 0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_23 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<26>
                                                       LocalBusBridgeMIII_inst/m_DataIn_23
    RAMB16_X1Y20.DIA23   net (fanout=19)       0.152   LocalBusBridgeMIII_inst/m_DataIn<23>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.147ns logic, 0.152ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_24 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.178 - 0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_24 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<26>
                                                       LocalBusBridgeMIII_inst/m_DataIn_24
    RAMB16_X1Y20.DIA24   net (fanout=19)       0.156   LocalBusBridgeMIII_inst/m_DataIn<24>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.147ns logic, 0.156ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_25 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.178 - 0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_25 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<26>
                                                       LocalBusBridgeMIII_inst/m_DataIn_25
    RAMB16_X1Y20.DIA25   net (fanout=19)       0.156   LocalBusBridgeMIII_inst/m_DataIn<25>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.147ns logic, 0.156ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.756ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 2)
  Clock Path Skew:      -2.250ns (-0.303 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=810)      0.341   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       g_reset_i1_INV_0
    SLICE_X43Y37.D6      net (fanout=7)        0.312   g_reset_i
    SLICE_X43Y37.D       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.468   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (1.083ns logic, 1.121ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 2)
  Clock Path Skew:      -2.250ns (-0.303 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=810)      0.341   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       g_reset_i1_INV_0
    SLICE_X43Y37.D6      net (fanout=7)        0.312   g_reset_i
    SLICE_X43Y37.D       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.468   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.080ns logic, 1.121ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 2)
  Clock Path Skew:      -2.250ns (-0.303 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=810)      0.341   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       g_reset_i1_INV_0
    SLICE_X43Y37.D6      net (fanout=7)        0.312   g_reset_i
    SLICE_X43Y37.D       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.468   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.072ns logic, 1.121ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y12.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    RAMB16_X0Y12.ADDRB5  net (fanout=19)       0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<2>
    RAMB16_X0Y12.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.132ns logic, 0.184ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1 (SLICE_X26Y5.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.094 - 0.075)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y6.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize_5
    SLICE_X26Y5.CI       net (fanout=2)        0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize<5>
    SLICE_X26Y5.CLK      Tdh         (-Th)    -0.024   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.224ns logic, 0.156ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y12.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_3 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_3 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_3
    RAMB16_X0Y12.ADDRB6  net (fanout=19)       0.243   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
    RAMB16_X0Y12.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.132ns logic, 0.243ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.070ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13 (SLICE_X23Y50.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.930ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<5> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.444ns (Levels of Logic = 5)
  Clock Path Delay:     2.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<5> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.310   iMPG_DI<5>
                                                       iMPG_DI<5>
                                                       iMPG_DI_5_IBUF
                                                       ProtoComp1878.IMUX.20
    SLICE_X29Y25.D5      net (fanout=1)        4.210   iMPG_DI_5_IBUF
    SLICE_X29Y25.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT54
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
    SLICE_X12Y47.B2      net (fanout=1)        5.301   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT54
    SLICE_X12Y47.B       Tilo                  0.205   ML3MST_inst/mux2179
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT56
    SLICE_X12Y47.A5      net (fanout=1)        0.169   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
    SLICE_X12Y47.A       Tilo                  0.205   ML3MST_inst/mux2179
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT510
    SLICE_X23Y50.C3      net (fanout=1)        1.463   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT59
    SLICE_X23Y50.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT513
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    -------------------------------------------------  ---------------------------
    Total                                     13.444ns (2.301ns logic, 11.143ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y50.CLK     net (fanout=619)      0.820   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.323ns logic, 1.076ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X25Y53.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.447ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.908ns (Levels of Logic = 6)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp1878.IMUX.16
    SLICE_X30Y23.A4      net (fanout=1)        3.700   iMPG_DI_1_IBUF
    SLICE_X30Y23.AMUX    Tilo                  0.261   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X17Y46.B2      net (fanout=1)        4.069   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X17Y46.B       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X17Y46.A5      net (fanout=1)        0.187   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X17Y46.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT168
    SLICE_X25Y53.D5      net (fanout=1)        2.164   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
    SLICE_X25Y53.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X25Y53.C6      net (fanout=1)        0.118   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X25Y53.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     12.908ns (2.670ns logic, 10.238ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y53.CLK     net (fanout=619)      0.801   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.323ns logic, 1.057ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X25Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.052ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.303ns (Levels of Logic = 5)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp1878.IMUX.15
    SLICE_X30Y23.A5      net (fanout=1)        3.865   iMPG_DI_0_IBUF
    SLICE_X30Y23.A       Tilo                  0.203   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X12Y52.B6      net (fanout=1)        3.590   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
    SLICE_X12Y52.B       Tilo                  0.205   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT137
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT156
    SLICE_X12Y52.A3      net (fanout=1)        0.399   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X12Y52.A       Tilo                  0.205   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT137
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1510
    SLICE_X25Y53.A6      net (fanout=1)        2.204   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT159
    SLICE_X25Y53.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1513
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                     12.303ns (2.245ns logic, 10.058ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y53.CLK     net (fanout=619)      0.801   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.323ns logic, 1.057ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X2Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Delay:     3.419ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.126   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp1880.IMUX
    SLICE_X2Y60.AX       net (fanout=1)        2.606   iHHB_MPG_A_IBUF
    SLICE_X2Y60.CLK      Tckdi       (-Th)    -0.050   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.176ns logic, 2.606ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y60.CLK      net (fanout=619)      1.251   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.519ns logic, 1.900ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_B (SLICE_X2Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_B (PAD)
  Destination:          m_HHB_MPG_B (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Delay:     2.150ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iHHB_MPG_B to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 0.763   iHHB_MPG_B
                                                       iHHB_MPG_B
                                                       iHHB_MPG_B_IBUF
                                                       ProtoComp1880.IMUX.1
    SLICE_X2Y59.DX       net (fanout=1)        1.710   iHHB_MPG_B_IBUF
    SLICE_X2Y59.CLK      Tckdi       (-Th)    -0.041   m_HHB_MPG_B
                                                       m_HHB_MPG_B
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.804ns logic, 1.710ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y59.CLK      net (fanout=619)      0.739   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.950ns logic, 1.200ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X1Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 1)
  Clock Path Delay:     3.425ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1878.IMUX.44
    SLICE_X1Y21.AX       net (fanout=1)        2.692   iMPG_A_IBUF
    SLICE_X1Y21.CLK      Tckdi       (-Th)    -0.048   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.174ns logic, 2.692ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y21.CLK      net (fanout=619)      1.257   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.519ns logic, 1.906ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 550 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.275ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.725ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.885ns (Levels of Logic = 7)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X11Y55.C1      net (fanout=2)        0.875   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X11Y55.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn2
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y61.A1      net (fanout=1)        1.162   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X29Y49.D6      net (fanout=39)       1.593   oLaserOn_OBUF
    SLICE_X29Y49.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X29Y49.C6      net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X29Y49.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.794   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.885ns (4.343ns logic, 12.542ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.771ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.836ns (Levels of Logic = 7)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y53.CLK      net (fanout=619)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y56.A2       net (fanout=2)        1.236   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y56.A        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A6      net (fanout=1)        0.752   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X29Y49.D6      net (fanout=39)       1.593   oLaserOn_OBUF
    SLICE_X29Y49.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X29Y49.C6      net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X29Y49.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.794   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.836ns (4.343ns logic, 12.493ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.801ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.809ns (Levels of Logic = 6)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X11Y55.C1      net (fanout=2)        0.875   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X11Y55.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn2
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y61.A1      net (fanout=1)        1.162   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X29Y49.C1      net (fanout=39)       1.894   oLaserOn_OBUF
    SLICE_X29Y49.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.794   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.809ns (4.084ns logic, 12.725ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.295ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.315ns (Levels of Logic = 6)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X11Y55.C1      net (fanout=2)        0.875   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X11Y55.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn2
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y61.A1      net (fanout=1)        1.162   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y56.CX      net (fanout=39)       1.618   oLaserOn_OBUF
    SLICE_X32Y56.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.672   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     15.315ns (3.988ns logic, 11.327ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.266ns (Levels of Logic = 6)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y53.CLK      net (fanout=619)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y56.A2       net (fanout=2)        1.236   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y56.A        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A6      net (fanout=1)        0.752   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y56.CX      net (fanout=39)       1.618   oLaserOn_OBUF
    SLICE_X32Y56.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.672   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     15.266ns (3.988ns logic, 11.278ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.448ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.159ns (Levels of Logic = 6)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y53.CLK      net (fanout=619)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X9Y56.A1       net (fanout=2)        1.129   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X9Y56.A        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A6      net (fanout=1)        0.752   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y56.CX      net (fanout=39)       1.618   oLaserOn_OBUF
    SLICE_X32Y56.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.672   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     15.159ns (3.988ns logic, 11.171ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.276ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.334ns (Levels of Logic = 5)
  Clock Path Delay:     3.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y54.CLK      net (fanout=619)      1.197   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.519ns logic, 1.846ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X11Y55.C1      net (fanout=2)        0.875   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X11Y55.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn2
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y61.A1      net (fanout=1)        1.162   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.472   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.334ns (3.825ns logic, 10.509ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.285ns (Levels of Logic = 5)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y53.CLK      net (fanout=619)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X9Y56.A2       net (fanout=2)        1.236   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X9Y56.A        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A6      net (fanout=1)        0.752   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.472   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.285ns (3.825ns logic, 10.460ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.429ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.178ns (Levels of Logic = 5)
  Clock Path Delay:     3.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X8Y53.CLK      net (fanout=619)      1.200   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.519ns logic, 1.849ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X9Y56.A1       net (fanout=2)        1.129   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X9Y56.A        Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y61.A6      net (fanout=1)        0.752   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y61.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y61.C2      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y61.C       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X27Y62.C2      net (fanout=29)       3.539   CNC2_FC_M3/WD_TimeOut
    SLICE_X27Y62.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_396_o_INV_349_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.472   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.178ns (3.825ns logic, 10.353ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.260ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Delay:     0.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X37Y41.CLK     net (fanout=901)      0.509   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (-1.839ns logic, 2.267ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.594ns logic, 2.638ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.369ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Delay:     0.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y50.CLK     net (fanout=901)      0.491   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (-1.839ns logic, 2.249ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.763   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.596ns logic, 2.763ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.606ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Delay:     1.525ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1878.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y44.CLK     net (fanout=619)      0.554   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.822ns logic, 0.703ns route)
                                                       (53.9% logic, 46.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y44.CMUX    Tshcko                0.244   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.466   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.640ns logic, 1.466ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1878.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.113ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X32Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.887ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 1)
  Clock Path Delay:     2.446ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1878.IMUX.33
    SLICE_X32Y4.AX       net (fanout=1)        3.088   RXD1T0_IBUF
    SLICE_X32Y4.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.446ns logic, 3.088ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y4.CLK      net (fanout=17)       0.777   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (1.323ns logic, 1.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X26Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.138ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 1)
  Clock Path Delay:     2.456ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1878.IMUX.38
    SLICE_X26Y6.AX       net (fanout=1)        2.897   RX_DV1_IBUF
    SLICE_X26Y6.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.396ns logic, 2.897ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X26Y6.CLK      net (fanout=17)       0.787   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.323ns logic, 1.133ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X32Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Clock Path Delay:     2.446ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1878.IMUX.36
    SLICE_X32Y4.DX       net (fanout=1)        2.714   RXD1T3_IBUF
    SLICE_X32Y4.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.446ns logic, 2.714ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y4.CLK      net (fanout=17)       0.777   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (1.323ns logic, 1.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X35Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.414ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Clock Path Delay:     3.330ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1878.IMUX.37
    SLICE_X35Y2.AX       net (fanout=1)        1.595   RX_ER1_IBUF
    SLICE_X35Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.174ns logic, 1.595ns route)
                                                       (42.4% logic, 57.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y2.CLK      net (fanout=17)       1.072   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.519ns logic, 1.811ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X32Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.801ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Delay:     3.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1878.IMUX.35
    SLICE_X32Y4.CX       net (fanout=1)        1.911   RXD1T2_IBUF
    SLICE_X32Y4.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.233ns logic, 1.911ns route)
                                                       (39.2% logic, 60.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y4.CLK      net (fanout=17)       1.060   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (1.519ns logic, 1.799ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X32Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.840ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Delay:     3.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1878.IMUX.34
    SLICE_X32Y4.BX       net (fanout=1)        1.950   RXD1T1_IBUF
    SLICE_X32Y4.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.233ns logic, 1.950ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1878.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y4.CLK      net (fanout=17)       1.060   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (1.519ns logic, 1.799ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.626ns|     24.695ns|            0|            0|    152669028|      2024324|
| TS_CLK_80MHz                  |     12.500ns|     12.208ns|          N/A|            0|            0|       485493|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.756ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    2.113(R)|      SLOW  |   -0.759(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.078(R)|      SLOW  |    0.160(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.039(R)|      SLOW  |    0.199(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.739(R)|      SLOW  |   -0.470(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.862(R)|      SLOW  |   -0.570(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.631(R)|      SLOW  |    0.586(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.409(R)|      SLOW  |   -0.943(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    4.620(R)|      SLOW  |   -1.709(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    7.586(R)|      SLOW  |   -4.179(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    1.632(R)|      SLOW  |   -0.338(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    1.661(R)|      SLOW  |   -0.339(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    5.072(R)|      SLOW  |   -2.584(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.691(R)|      SLOW  |   -0.416(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.640(R)|      SLOW  |   -1.151(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    9.948(R)|      SLOW  |   -5.564(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |   10.553(R)|      SLOW  |   -6.204(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    9.879(R)|      SLOW  |   -5.491(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    9.068(R)|      SLOW  |   -5.143(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    9.458(R)|      SLOW  |   -5.222(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |   11.070(R)|      SLOW  |   -6.732(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    8.880(R)|      SLOW  |   -4.757(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.323(R)|      SLOW  |   -0.902(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.954(R)|      SLOW  |   -0.609(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    5.202(R)|      SLOW  |   -1.953(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    5.375(R)|      SLOW  |   -2.116(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.122(R)|      SLOW  |         5.002(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        11.994(R)|      SLOW  |         6.257(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         8.002(R)|      SLOW  |         4.260(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.209(R)|      SLOW  |         4.369(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.465(R)|      SLOW  |         5.909(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.111(R)|      SLOW  |         5.369(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |        10.445(R)|      SLOW  |         4.970(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        18.705(R)|      SLOW  |         6.377(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        20.275(R)|      SLOW  |         6.717(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        17.724(R)|      SLOW  |         6.478(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        10.202(R)|      SLOW  |         5.713(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        10.659(R)|      SLOW  |         6.048(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.395(R)|      SLOW  |         5.842(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.412(R)|      SLOW  |         4.606(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.975(R)|      SLOW  |         5.539(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.643(R)|      SLOW  |         4.717(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.519(R)|      SLOW  |         4.650(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.576(R)|      SLOW  |         5.908(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    2.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   15.176|    3.615|    3.624|    2.566|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.406|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 10.732; Ideal Clock Offset To Actual Clock -6.796; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.409(R)|      SLOW  |   -0.943(R)|      FAST  |   21.591|    0.943|       10.324|
SRI_RX<1>         |    4.620(R)|      SLOW  |   -1.709(R)|      FAST  |   20.380|    1.709|        9.336|
iE_stop           |    7.586(R)|      SLOW  |   -4.179(R)|      FAST  |   17.414|    4.179|        6.618|
iHHB_MPG_A        |    1.632(R)|      SLOW  |   -0.338(R)|      SLOW  |   23.368|    0.338|       11.515|
iHHB_MPG_B        |    1.661(R)|      SLOW  |   -0.339(R)|      FAST  |   23.339|    0.339|       11.500|
iLIO_DI           |    5.072(R)|      SLOW  |   -2.584(R)|      FAST  |   19.928|    2.584|        8.672|
iMPG_A            |    1.691(R)|      SLOW  |   -0.416(R)|      SLOW  |   23.309|    0.416|       11.447|
iMPG_B            |    2.640(R)|      SLOW  |   -1.151(R)|      FAST  |   22.360|    1.151|       10.605|
iMPG_DI<0>        |    9.948(R)|      SLOW  |   -5.564(R)|      FAST  |   15.052|    5.564|        4.744|
iMPG_DI<1>        |   10.553(R)|      SLOW  |   -6.204(R)|      FAST  |   14.447|    6.204|        4.121|
iMPG_DI<2>        |    9.879(R)|      SLOW  |   -5.491(R)|      FAST  |   15.121|    5.491|        4.815|
iMPG_DI<3>        |    9.068(R)|      SLOW  |   -5.143(R)|      FAST  |   15.932|    5.143|        5.395|
iMPG_DI<4>        |    9.458(R)|      SLOW  |   -5.222(R)|      FAST  |   15.542|    5.222|        5.160|
iMPG_DI<5>        |   11.070(R)|      SLOW  |   -6.732(R)|      FAST  |   13.930|    6.732|        3.599|
iMPG_DI<6>        |    8.880(R)|      SLOW  |   -4.757(R)|      FAST  |   16.120|    4.757|        5.682|
iXY2_STS          |    2.323(R)|      SLOW  |   -0.902(R)|      FAST  |   22.677|    0.902|       10.888|
lb_cs_n           |    2.954(R)|      SLOW  |   -0.609(R)|      FAST  |   22.046|    0.609|       10.718|
lb_rd_n           |    5.202(R)|      SLOW  |   -1.953(R)|      FAST  |   19.798|    1.953|        8.923|
lb_wr_n           |    5.375(R)|      SLOW  |   -2.116(R)|      FAST  |   19.625|    2.116|        8.755|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.070|         -  |      -0.338|         -  |   13.930|    0.338|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.699; Ideal Clock Offset To Actual Clock 14.764; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.113(R)|      SLOW  |   -0.759(R)|      FAST  |    3.887|   34.759|      -15.436|
RXD1T1            |    1.078(R)|      SLOW  |    0.160(R)|      SLOW  |    4.922|   33.840|      -14.459|
RXD1T2            |    1.039(R)|      SLOW  |    0.199(R)|      SLOW  |    4.961|   33.801|      -14.420|
RXD1T3            |    1.739(R)|      SLOW  |   -0.470(R)|      SLOW  |    4.261|   34.470|      -15.105|
RX_DV1            |    1.862(R)|      SLOW  |   -0.570(R)|      SLOW  |    4.138|   34.570|      -15.216|
RX_ER1            |    0.631(R)|      SLOW  |    0.586(R)|      SLOW  |    5.369|   33.414|      -14.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.113|         -  |       0.586|         -  |    3.887|   33.414|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 12.273 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.122|      SLOW  |        5.002|      FAST  |         3.120|
SRI_RTS<1>                                     |       11.994|      SLOW  |        6.257|      FAST  |         3.992|
SRI_TX<0>                                      |        8.002|      SLOW  |        4.260|      FAST  |         0.000|
SRI_TX<1>                                      |        8.209|      SLOW  |        4.369|      FAST  |         0.207|
lb_int                                         |       10.465|      SLOW  |        5.909|      FAST  |         2.463|
led_1                                          |       11.111|      SLOW  |        5.369|      FAST  |         3.109|
oLIO_DO                                        |       10.445|      SLOW  |        4.970|      FAST  |         2.443|
oLaser1                                        |       18.705|      SLOW  |        6.377|      FAST  |        10.703|
oLaser2                                        |       20.275|      SLOW  |        6.717|      FAST  |        12.273|
oLaserOn                                       |       17.724|      SLOW  |        6.478|      FAST  |         9.722|
oSPIDAC_CLK                                    |       10.202|      SLOW  |        5.713|      FAST  |         2.200|
oSPIDAC_CSn                                    |       10.659|      SLOW  |        6.048|      FAST  |         2.657|
oSPIDAC_DO                                     |       10.395|      SLOW  |        5.842|      FAST  |         2.393|
oXY2_CLK                                       |        8.412|      SLOW  |        4.606|      FAST  |         0.410|
oXY2_DAT<0>                                    |        9.975|      SLOW  |        5.539|      FAST  |         1.973|
oXY2_DAT<1>                                    |        8.643|      SLOW  |        4.717|      FAST  |         0.641|
oXY2_DAT<2>                                    |        8.519|      SLOW  |        4.650|      FAST  |         0.517|
oXY2_FS                                        |       10.576|      SLOW  |        5.908|      FAST  |         2.574|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.037|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154842533 paths, 2 nets, and 65966 connections

Design statistics:
   Minimum period:  24.626ns{1}   (Maximum frequency:  40.607MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  11.070ns
   Minimum output required time after clock:  20.275ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 06 16:42:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



