-a "LatticeXP2"
-d LFXP2-8E
-t TQFP144
-s 5

-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-p "C:/#work/galvano/design/app/fpga"
-ver "C:/#work/galvano/design/app/fpga/implementation/source/top.v"
"C:/#work/galvano/design/app/fpga/implementation/source/ads8685.v"
"C:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v"
"C:/#work/galvano/design/app/fpga/implementation/source/uart.v"
"C:/#work/galvano/design/app/fpga/implementation/source/dac7731.v"
"C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v"
-lib "work" -vhd "C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd"
-ver "C:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v"
-top top


-p "C:/lSCC/diamond/3.7_x64/ispfpga/mg5a00/data" "C:/#work/galvano/design/app/fpga/implementation" "C:/#work/galvano/design/app/fpga"

-ngd "fpga_implementation.ngd"

