INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol rect_wr_en, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waddr' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RectFill
