// Seed: 1781988323
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4
    , id_11,
    input id_5,
    input logic id_6,
    output logic id_7
    , id_12,
    input id_8,
    output id_9,
    output id_10
);
  assign id_9 = 1;
  always @(negedge "", posedge 1) begin
    id_10 <= id_12;
  end
  logic   id_13;
  logic   id_14;
  supply0 id_15;
  logic   id_16;
  initial begin
    if (id_8[1]) begin
      if (1) begin
        if (1) begin
          id_15 = id_8;
        end else begin
          id_10 <= 1;
        end
      end
    end
  end
endmodule
