<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-failed">
description: sequence with range and &#34;and&#34; operator in UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.7--sequence-and-range-uvm.sv.html" target="file-frame">tests/chapter-16/16.7--sequence-and-range-uvm.sv</a>
defines: 
time_elapsed: 0.011s
ram usage: 9168 KB
</pre>
<pre class="log">

verilog_syntax <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.7--sequence-and-range-uvm.sv.html" target="file-frame">tests/chapter-16/16.7--sequence-and-range-uvm.sv</a>
*******************************************************************************
verilog_syntax is the deprecated name for verible-verilog-syntax.
executing /home/kbuilder/miniconda/envs/sv-test-env/bin/verible-verilog-syntax instead
*******************************************************************************
<a href="../../../tests/chapter-16/16.7--sequence-and-range-uvm.sv.html#l-110" target="file-frame">tests/chapter-16/16.7--sequence-and-range-uvm.sv:110</a>:9: syntax error, rejected &#34;@&#34; (https://github.com/google/verible).
<a href="../../../tests/chapter-16/16.7--sequence-and-range-uvm.sv.html#l-111" target="file-frame">tests/chapter-16/16.7--sequence-and-range-uvm.sv:111</a>:5: syntax error, rejected &#34;endsequence&#34; (https://github.com/google/verible).

</pre>
</body>