                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:25 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divslong
                              7 	.optsdcc -mmcs51 --model-medium
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divslong_PARM_2
                             13 	.globl __divslong
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 	.area RSEG    (ABS,DATA)
   0000                      18 	.org 0x0000
                             19 ;--------------------------------------------------------
                             20 ; special function bits
                             21 ;--------------------------------------------------------
                             22 	.area RSEG    (ABS,DATA)
   0000                      23 	.org 0x0000
                             24 ;--------------------------------------------------------
                             25 ; overlayable register banks
                             26 ;--------------------------------------------------------
                             27 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      28 	.ds 8
                             29 ;--------------------------------------------------------
                             30 ; internal ram data
                             31 ;--------------------------------------------------------
                             32 	.area DSEG    (DATA)
   0000                      33 __divslong_sloc0_1_0:
   0000                      34 	.ds 4
                             35 ;--------------------------------------------------------
                             36 ; overlayable items in internal ram 
                             37 ;--------------------------------------------------------
                             38 	.area OSEG    (OVR,DATA)
                             39 ;--------------------------------------------------------
                             40 ; indirectly addressable internal ram data
                             41 ;--------------------------------------------------------
                             42 	.area ISEG    (DATA)
                             43 ;--------------------------------------------------------
                             44 ; absolute internal ram data
                             45 ;--------------------------------------------------------
                             46 	.area IABS    (ABS,DATA)
                             47 	.area IABS    (ABS,DATA)
                             48 ;--------------------------------------------------------
                             49 ; bit data
                             50 ;--------------------------------------------------------
                             51 	.area BSEG    (BIT)
                             52 ;--------------------------------------------------------
                             53 ; paged external ram data
                             54 ;--------------------------------------------------------
                             55 	.area PSEG    (PAG,XDATA)
   0000                      56 __divslong_PARM_2:
   0000                      57 	.ds 4
   0004                      58 __divslong_r_1_1:
   0004                      59 	.ds 4
                             60 ;--------------------------------------------------------
                             61 ; external ram data
                             62 ;--------------------------------------------------------
                             63 	.area XSEG    (XDATA)
                             64 ;--------------------------------------------------------
                             65 ; absolute external ram data
                             66 ;--------------------------------------------------------
                             67 	.area XABS    (ABS,XDATA)
                             68 ;--------------------------------------------------------
                             69 ; external initialized ram data
                             70 ;--------------------------------------------------------
                             71 	.area XISEG   (XDATA)
                             72 	.area HOME    (CODE)
                             73 	.area GSINIT0 (CODE)
                             74 	.area GSINIT1 (CODE)
                             75 	.area GSINIT2 (CODE)
                             76 	.area GSINIT3 (CODE)
                             77 	.area GSINIT4 (CODE)
                             78 	.area GSINIT5 (CODE)
                             79 	.area GSINIT  (CODE)
                             80 	.area GSFINAL (CODE)
                             81 	.area CSEG    (CODE)
                             82 ;--------------------------------------------------------
                             83 ; global & static initialisations
                             84 ;--------------------------------------------------------
                             85 	.area HOME    (CODE)
                             86 	.area GSINIT  (CODE)
                             87 	.area GSFINAL (CODE)
                             88 	.area GSINIT  (CODE)
                             89 ;--------------------------------------------------------
                             90 ; Home
                             91 ;--------------------------------------------------------
                             92 	.area HOME    (CODE)
                             93 	.area HOME    (CODE)
                             94 ;--------------------------------------------------------
                             95 ; code
                             96 ;--------------------------------------------------------
                             97 	.area CSEG    (CODE)
                             98 ;------------------------------------------------------------
                             99 ;Allocation info for local variables in function '_divslong'
                            100 ;------------------------------------------------------------
                            101 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                            102 ;------------------------------------------------------------
                            103 ;	_divslong.c:259: _divslong (long x, long y)
                            104 ;	-----------------------------------------
                            105 ;	 function _divslong
                            106 ;	-----------------------------------------
   0000                     107 __divslong:
                    0002    108 	ar2 = 0x02
                    0003    109 	ar3 = 0x03
                    0004    110 	ar4 = 0x04
                    0005    111 	ar5 = 0x05
                    0006    112 	ar6 = 0x06
                    0007    113 	ar7 = 0x07
                    0000    114 	ar0 = 0x00
                    0001    115 	ar1 = 0x01
   0000 AA 82               116 	mov	r2,dpl
   0002 AB 83               117 	mov	r3,dph
   0004 AC F0               118 	mov	r4,b
                            119 ;	_divslong.c:263: r = _divulong((x < 0 ? -x : x),
   0006 FD                  120 	mov	r5,a
   0007 33                  121 	rlc	a
   0008 E4                  122 	clr	a
   0009 33                  123 	rlc	a
   000A FE                  124 	mov	r6,a
   000B 60 13               125 	jz	00106$
   000D C3                  126 	clr	c
   000E E4                  127 	clr	a
   000F 9A                  128 	subb	a,r2
   0010 F5*00               129 	mov	__divslong_sloc0_1_0,a
   0012 E4                  130 	clr	a
   0013 9B                  131 	subb	a,r3
   0014 F5*01               132 	mov	(__divslong_sloc0_1_0 + 1),a
   0016 E4                  133 	clr	a
   0017 9C                  134 	subb	a,r4
   0018 F5*02               135 	mov	(__divslong_sloc0_1_0 + 2),a
   001A E4                  136 	clr	a
   001B 9D                  137 	subb	a,r5
   001C F5*03               138 	mov	(__divslong_sloc0_1_0 + 3),a
   001E 80 08               139 	sjmp	00107$
   0020                     140 00106$:
   0020 8A*00               141 	mov	__divslong_sloc0_1_0,r2
   0022 8B*01               142 	mov	(__divslong_sloc0_1_0 + 1),r3
   0024 8C*02               143 	mov	(__divslong_sloc0_1_0 + 2),r4
   0026 8D*03               144 	mov	(__divslong_sloc0_1_0 + 3),r5
   0028                     145 00107$:
   0028 AA*00               146 	mov	r2,__divslong_sloc0_1_0
   002A AB*01               147 	mov	r3,(__divslong_sloc0_1_0 + 1)
   002C AC*02               148 	mov	r4,(__divslong_sloc0_1_0 + 2)
   002E AD*03               149 	mov	r5,(__divslong_sloc0_1_0 + 3)
                            150 ;	_divslong.c:264: (y < 0 ? -y : y));
   0030 78r03               151 	mov	r0,#(__divslong_PARM_2 + 3)
   0032 E2                  152 	movx	a,@r0
   0033 33                  153 	rlc	a
   0034 E4                  154 	clr	a
   0035 33                  155 	rlc	a
   0036 FF                  156 	mov	r7,a
   0037 60 20               157 	jz	00108$
   0039 78r00               158 	mov	r0,#__divslong_PARM_2
   003B E2                  159 	movx	a,@r0
   003C D3                  160 	setb	c
   003D F4                  161 	cpl	a
   003E 34 00               162 	addc	a,#0x00
   0040 F5*00               163 	mov	__divslong_sloc0_1_0,a
   0042 08                  164 	inc	r0
   0043 E2                  165 	movx	a,@r0
   0044 F4                  166 	cpl	a
   0045 34 00               167 	addc	a,#0x00
   0047 F5*01               168 	mov	(__divslong_sloc0_1_0 + 1),a
   0049 08                  169 	inc	r0
   004A E2                  170 	movx	a,@r0
   004B F4                  171 	cpl	a
   004C 34 00               172 	addc	a,#0x00
   004E F5*02               173 	mov	(__divslong_sloc0_1_0 + 2),a
   0050 08                  174 	inc	r0
   0051 E2                  175 	movx	a,@r0
   0052 F4                  176 	cpl	a
   0053 34 00               177 	addc	a,#0x00
   0055 F5*03               178 	mov	(__divslong_sloc0_1_0 + 3),a
   0057 80 11               179 	sjmp	00109$
   0059                     180 00108$:
   0059 78r00               181 	mov	r0,#__divslong_PARM_2
   005B E2                  182 	movx	a,@r0
   005C F5*00               183 	mov	__divslong_sloc0_1_0,a
   005E 08                  184 	inc	r0
   005F E2                  185 	movx	a,@r0
   0060 F5*01               186 	mov	(__divslong_sloc0_1_0 + 1),a
   0062 08                  187 	inc	r0
   0063 E2                  188 	movx	a,@r0
   0064 F5*02               189 	mov	(__divslong_sloc0_1_0 + 2),a
   0066 08                  190 	inc	r0
   0067 E2                  191 	movx	a,@r0
   0068 F5*03               192 	mov	(__divslong_sloc0_1_0 + 3),a
   006A                     193 00109$:
   006A 78r00               194 	mov	r0,#__divulong_PARM_2
   006C E5*00               195 	mov	a,__divslong_sloc0_1_0
   006E F2                  196 	movx	@r0,a
   006F 08                  197 	inc	r0
   0070 E5*01               198 	mov	a,(__divslong_sloc0_1_0 + 1)
   0072 F2                  199 	movx	@r0,a
   0073 08                  200 	inc	r0
   0074 E5*02               201 	mov	a,(__divslong_sloc0_1_0 + 2)
   0076 F2                  202 	movx	@r0,a
   0077 08                  203 	inc	r0
   0078 E5*03               204 	mov	a,(__divslong_sloc0_1_0 + 3)
   007A F2                  205 	movx	@r0,a
   007B 8A 82               206 	mov	dpl,r2
   007D 8B 83               207 	mov	dph,r3
   007F 8C F0               208 	mov	b,r4
   0081 ED                  209 	mov	a,r5
   0082 C0 06               210 	push	ar6
   0084 C0 07               211 	push	ar7
   0086 12s00r00            212 	lcall	__divulong
   0089 78r04               213 	mov	r0,#__divslong_r_1_1
   008B C0 E0               214 	push	acc
   008D E5 82               215 	mov	a,dpl
   008F F2                  216 	movx	@r0,a
   0090 08                  217 	inc	r0
   0091 E5 83               218 	mov	a,dph
   0093 F2                  219 	movx	@r0,a
   0094 08                  220 	inc	r0
   0095 E5 F0               221 	mov	a,b
   0097 F2                  222 	movx	@r0,a
   0098 D0 E0               223 	pop	acc
   009A 08                  224 	inc	r0
   009B F2                  225 	movx	@r0,a
   009C D0 07               226 	pop	ar7
   009E D0 06               227 	pop	ar6
                            228 ;	_divslong.c:265: if ( (x < 0) ^ (y < 0))
   00A0 EF                  229 	mov	a,r7
   00A1 6E                  230 	xrl	a,r6
   00A2 60 20               231 	jz	00102$
                            232 ;	_divslong.c:266: return -r;
   00A4 78r04               233 	mov	r0,#__divslong_r_1_1
   00A6 E2                  234 	movx	a,@r0
   00A7 D3                  235 	setb	c
   00A8 F4                  236 	cpl	a
   00A9 34 00               237 	addc	a,#0x00
   00AB FE                  238 	mov	r6,a
   00AC 08                  239 	inc	r0
   00AD E2                  240 	movx	a,@r0
   00AE F4                  241 	cpl	a
   00AF 34 00               242 	addc	a,#0x00
   00B1 FF                  243 	mov	r7,a
   00B2 08                  244 	inc	r0
   00B3 E2                  245 	movx	a,@r0
   00B4 F4                  246 	cpl	a
   00B5 34 00               247 	addc	a,#0x00
   00B7 FA                  248 	mov	r2,a
   00B8 08                  249 	inc	r0
   00B9 E2                  250 	movx	a,@r0
   00BA F4                  251 	cpl	a
   00BB 34 00               252 	addc	a,#0x00
   00BD 8E 82               253 	mov	dpl,r6
   00BF 8F 83               254 	mov	dph,r7
   00C1 8A F0               255 	mov	b,r2
   00C3 22                  256 	ret
   00C4                     257 00102$:
                            258 ;	_divslong.c:268: return r;
   00C4 78r04               259 	mov	r0,#__divslong_r_1_1
   00C6 E2                  260 	movx	a,@r0
   00C7 F5 82               261 	mov	dpl,a
   00C9 08                  262 	inc	r0
   00CA E2                  263 	movx	a,@r0
   00CB F5 83               264 	mov	dph,a
   00CD 08                  265 	inc	r0
   00CE E2                  266 	movx	a,@r0
   00CF F5 F0               267 	mov	b,a
   00D1 08                  268 	inc	r0
   00D2 E2                  269 	movx	a,@r0
   00D3 22                  270 	ret
                            271 	.area CSEG    (CODE)
                            272 	.area CONST   (CODE)
                            273 	.area XINIT   (CODE)
                            274 	.area CABS    (ABS,CODE)
