{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633691784414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633691784424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 13:16:24 2021 " "Processing started: Fri Oct 08 13:16:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633691784424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633691784424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633691784424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633691785612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tsiu03/project/tsiu03-vhdl-gang/code/volume and balance/volume_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tsiu03/project/tsiu03-vhdl-gang/code/volume and balance/volume_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume_Control-Volume " "Found design unit 1: Volume_Control-Volume" {  } { { "../Volume_Control.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume_Control " "Found entity 1: Volume_Control" {  } { { "../Volume_Control.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786545 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fancy_application.vhd 6 3 " "Found 6 design units, including 3 entities, in source file my_fancy_application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fancy_application-rtl " "Found design unit 1: my_fancy_application-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PSAC-rtl " "Found design unit 2: PSAC-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 POLY_ROM-rtl " "Found design unit 3: POLY_ROM-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fancy_application " "Found entity 1: my_fancy_application" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""} { "Info" "ISGN_ENTITY_NAME" "2 PSAC " "Found entity 2: PSAC" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""} { "Info" "ISGN_ENTITY_NAME" "3 POLY_ROM " "Found entity 3: POLY_ROM" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channel_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786921 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786994 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691786994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691786994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sound " "Elaborating entity \"Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633691787930 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[7..0\] " "Not all bits in bus \"SW\[7..0\]\" are used" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 336 8 176 352 "SW\[5..7\]" "" } { 592 48 216 608 "SW\[3..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1633691787939 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[5..7\] SW5..7 " "Converted element name(s) from \"SW\[5..7\]\" to \"SW5..7\"" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 336 8 176 352 "SW\[5..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691787939 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 592 48 216 608 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691787939 ""}  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 336 8 176 352 "SW\[5..7\]" "" } { 592 48 216 608 "SW\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1633691787939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:instSndDrv " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:instSndDrv\"" {  } { { "Sound.bdf" "instSndDrv" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 232 1048 1208 400 "instSndDrv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691787975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:instSndDrv\|channel_mod:inst_right " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:instSndDrv\|channel_mod:inst_right\"" {  } { { "SndDriver.bdf" "inst_right" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/SndDriver.bdf" { { 304 408 600 480 "inst_right" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:instSndDrv\|ctrl:inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:instSndDrv\|ctrl:inst_ctrl\"" {  } { { "SndDriver.bdf" "inst_ctrl" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/SndDriver.bdf" { { -168 384 544 8 "inst_ctrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Control Volume_Control:inst2 " "Elaborating entity \"Volume_Control\" for hierarchy \"Volume_Control:inst2\"" {  } { { "Sound.bdf" "inst2" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 520 864 1088 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst4\"" {  } { { "Sound.bdf" "inst4" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 416 616 728 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\"" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 416 616 728 504 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691788329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst4 " "Instantiated megafunction \"BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788334 ""}  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 416 616 728 504 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633691788334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst4\|lpm_mux:\$00000 BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 416 616 728 504 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691788721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691788721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc BUSMUX:inst4\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst\"" {  } { { "Sound.bdf" "inst" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 56 328 424 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fancy_application my_fancy_application:inst1 " "Elaborating entity \"my_fancy_application\" for hierarchy \"my_fancy_application:inst1\"" {  } { { "Sound.bdf" "inst1" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 264 232 440 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSAC my_fancy_application:inst1\|PSAC:psac_inst " "Elaborating entity \"PSAC\" for hierarchy \"my_fancy_application:inst1\|PSAC:psac_inst\"" {  } { { "my_fancy_application.vhd" "psac_inst" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691788957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POLY_ROM my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom " "Elaborating entity \"POLY_ROM\" for hierarchy \"my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\"" {  } { { "my_fancy_application.vhd" "rom" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691789009 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|Mux24_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|Mux24_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Sound.Sound0.rtl.mif " "Parameter INIT_FILE set to Sound.Sound0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1633691790179 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790179 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1633691790179 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Volume_Control:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Volume_Control:inst2\|Mult0\"" {  } { { "../Volume_Control.vhd" "Mult0" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fancy_application:inst1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fancy_application:inst1\|Mult1\"" {  } { { "my_fancy_application.vhd" "Mult1" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fancy_application:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fancy_application:inst1\|Mult0\"" {  } { { "my_fancy_application.vhd" "Mult0" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fancy_application:inst1\|PSAC:psac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fancy_application:inst1\|PSAC:psac_inst\|Mult0\"" {  } { { "my_fancy_application.vhd" "Mult0" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790187 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1633691790187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|altsyncram:Mux24_rtl_0 " "Elaborated megafunction instantiation \"my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|altsyncram:Mux24_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|altsyncram:Mux24_rtl_0 " "Instantiated megafunction \"my_fancy_application:inst1\|PSAC:psac_inst\|POLY_ROM:rom\|altsyncram:Mux24_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Sound.Sound0.rtl.mif " "Parameter \"INIT_FILE\" = \"Sound.Sound0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691790595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633691790595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37v " "Found entity 1: altsyncram_37v" {  } { { "db/altsyncram_37v.tdf" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/db/altsyncram_37v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691791094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691791094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Volume_Control:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Volume_Control:inst2\|lpm_mult:Mult0\"" {  } { { "../Volume_Control.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Volume_Control:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Volume_Control:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791430 ""}  } { { "../Volume_Control.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Volume_Control.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633691791430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691791595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691791595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fancy_application:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"my_fancy_application:inst1\|lpm_mult:Mult1\"" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fancy_application:inst1\|lpm_mult:Mult1 " "Instantiated megafunction \"my_fancy_application:inst1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791697 ""}  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633691791697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fancy_application:inst1\|PSAC:psac_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"my_fancy_application:inst1\|PSAC:psac_inst\|lpm_mult:Mult0\"" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fancy_application:inst1\|PSAC:psac_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"my_fancy_application:inst1\|PSAC:psac_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633691791810 ""}  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/my_fancy_application.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633691791810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lbt " "Found entity 1: mult_lbt" {  } { { "db/mult_lbt.tdf" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/db/mult_lbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633691791983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633691791983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633691792951 "|Sound|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633691792951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633691795205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633691795205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "678 " "Implemented 678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633691795923 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633691795923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633691795923 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1633691795923 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1633691795923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633691795923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633691796147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 13:16:36 2021 " "Processing ended: Fri Oct 08 13:16:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633691796147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633691796147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633691796147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633691796147 ""}
