RISCV C-Will02
(* A la AArch64 compilation of C-Will02 (trailing sync) *)
{ ok=1;
0:x6=x; 0:x7=y;
1:x6=y; 1:x8=x;
}
 P0                       | P1          ;
 ori x5,x0,1              | ori x1,x0,1 ;
 sw x5,0(x6)              | sw x1,0(x6) ;
 ori x8,x0,1              | fence rw,rw ;
 amoadd.w.rl x9,x5,(x7)   | lw x7,0(x8) ;
 fence rw,rw              |             ;
exists (0:x9=0 /\ 1:x7=0)
