{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715115192549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715115192549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 17:53:12 2024 " "Processing started: Tue May 07 17:53:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715115192549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115192549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115192549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715115192958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715115192958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201886 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavior " "Found design unit 1: mux3-behavior" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behaviour " "Found design unit 1: flopr-behaviour" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/flopr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201890 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/flopr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behaviour " "Found design unit 1: adder-behaviour" {  } { { "../src/adder.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201892 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-soma " "Found design unit 1: som_1a-soma" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/som_1a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201893 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/som_1a.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715115201895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715115201929 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(64) " "VHDL Process Statement warning at alu.vhd(64): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715115201933 "|alu"}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "alu.vhd(64) " "VHDL aggregate error at alu.vhd(64): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 64 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "Analysis & Synthesis" 0 -1 1715115201933 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE alu.vhd(64) " "VHDL warning at alu.vhd(64): comparison between unequal length operands always returns FALSE" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 64 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115201933 "|alu"}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" alu.vhd(64) " "VHDL Operator error at alu.vhd(64): failed to evaluate call to operator \"\"=\"\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 64 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715115201934 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715115201934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715115202041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 17:53:22 2024 " "Processing ended: Tue May 07 17:53:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715115202041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715115202041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715115202041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115202041 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715115202672 ""}
