// Seed: 2525817997
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output logic id_2
);
  initial begin : LABEL_0
    $clog2(8);
    ;
    if (1 == 1 && 1) begin : LABEL_1
      SystemTFIdentifier(1);
      if (-1 !== 1) id_2 <= id_1 - -1;
    end
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2
    , id_13,
    output wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output logic id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11
);
  always @* begin : LABEL_0
    {id_5, (id_10)} += 1'b0;
    if (-1) id_8 <= id_5;
  end
  module_0 modCall_1 ();
endmodule
