{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397308398921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397308398926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:13:18 2014 " "Processing started: Sat Apr 12 15:13:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397308398926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397308398926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMvsFPGA -c ARMvsFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMvsFPGA -c ARMvsFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397308398926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1397308399659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ARMvsFPGA.v 1 1 " "Found 1 design units, including 1 entities, in source file ARMvsFPGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARMvsFPGA " "Found entity 1: ARMvsFPGA" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308399859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308399859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file segdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdriver " "Found entity 1: segdriver" {  } { { "segdriver.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/segdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308399861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308399861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MasterPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file MasterPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterPLL " "Found entity 1: MasterPLL" {  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308399863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308399863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMvsFPGA " "Elaborating entity \"ARMvsFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397308400084 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..4\] ARMvsFPGA.v(23) " "Output port \"LEDG\[9..4\]\" at ARMvsFPGA.v(23) has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397308400090 "|ARMvsFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterPLL MasterPLL:pll1 " "Elaborating entity \"MasterPLL\" for hierarchy \"MasterPLL:pll1\"" {  } { { "ARMvsFPGA.v" "pll1" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MasterPLL:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MasterPLL:pll1\|altpll:altpll_component\"" {  } { { "MasterPLL.v" "altpll_component" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MasterPLL:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"MasterPLL:pll1\|altpll:altpll_component\"" {  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308400276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MasterPLL:pll1\|altpll:altpll_component " "Instantiated megafunction \"MasterPLL:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MasterPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MasterPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400278 ""}  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397308400278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/MasterPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/MasterPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterPLL_altpll " "Found entity 1: MasterPLL_altpll" {  } { { "db/MasterPLL_altpll.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308400370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308400370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterPLL_altpll MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated " "Elaborating entity \"MasterPLL_altpll\" for hierarchy \"MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdriver segdriver:ss1 " "Elaborating entity \"segdriver\" for hierarchy \"segdriver:ss1\"" {  } { { "ARMvsFPGA.v" "ss1" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308400376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t14 " "Found entity 1: altsyncram_7t14" {  } { { "db/altsyncram_7t14.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/altsyncram_7t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fi " "Found entity 1: cntr_9fi" {  } { { "db/cntr_9fi.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_9fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308402945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308402945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308403022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308403022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308403140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308403140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308403217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308403217 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308403377 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1397308405192 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308405306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308405306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308405306 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1397308405306 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[0\] shiftReg\[0\] " "Converted the fan-out from the tri-state buffer \"dataIn\[0\]\" to the node \"shiftReg\[0\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[1\] shiftReg\[1\] " "Converted the fan-out from the tri-state buffer \"dataIn\[1\]\" to the node \"shiftReg\[1\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[2\] shiftReg\[2\] " "Converted the fan-out from the tri-state buffer \"dataIn\[2\]\" to the node \"shiftReg\[2\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[3\] shiftReg\[3\] " "Converted the fan-out from the tri-state buffer \"dataIn\[3\]\" to the node \"shiftReg\[3\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[4\] shiftReg\[4\] " "Converted the fan-out from the tri-state buffer \"dataIn\[4\]\" to the node \"shiftReg\[4\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[5\] shiftReg\[5\] " "Converted the fan-out from the tri-state buffer \"dataIn\[5\]\" to the node \"shiftReg\[5\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[6\] shiftReg\[6\] " "Converted the fan-out from the tri-state buffer \"dataIn\[6\]\" to the node \"shiftReg\[6\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[7\] shiftReg\[7\] " "Converted the fan-out from the tri-state buffer \"dataIn\[7\]\" to the node \"shiftReg\[7\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[8\] shiftReg\[8\] " "Converted the fan-out from the tri-state buffer \"dataIn\[8\]\" to the node \"shiftReg\[8\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[9\] shiftReg\[9\] " "Converted the fan-out from the tri-state buffer \"dataIn\[9\]\" to the node \"shiftReg\[9\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[10\] shiftReg\[10\] " "Converted the fan-out from the tri-state buffer \"dataIn\[10\]\" to the node \"shiftReg\[10\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[11\] shiftReg\[11\] " "Converted the fan-out from the tri-state buffer \"dataIn\[11\]\" to the node \"shiftReg\[11\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[12\] shiftReg\[12\] " "Converted the fan-out from the tri-state buffer \"dataIn\[12\]\" to the node \"shiftReg\[12\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[13\] shiftReg\[13\] " "Converted the fan-out from the tri-state buffer \"dataIn\[13\]\" to the node \"shiftReg\[13\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[14\] shiftReg\[14\] " "Converted the fan-out from the tri-state buffer \"dataIn\[14\]\" to the node \"shiftReg\[14\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[15\] shiftReg\[15\] " "Converted the fan-out from the tri-state buffer \"dataIn\[15\]\" to the node \"shiftReg\[15\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308405307 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1397308405307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405340 "|ARMvsFPGA|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397308405340 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[0\] GPIO0_D\[16\] " "Output pin \"LEDG\[0\]\" driven by bidirectional pin \"GPIO0_D\[16\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308405346 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[1\] GPIO0_D\[17\] " "Output pin \"LEDG\[1\]\" driven by bidirectional pin \"GPIO0_D\[17\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308405346 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[2\] GPIO0_D\[18\] " "Output pin \"LEDG\[2\]\" driven by bidirectional pin \"GPIO0_D\[18\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308405346 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1397308405471 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1397308405471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308405558 "|ARMvsFPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397308405558 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 87 0 0 54 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 54 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1397308406562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397308406635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308406635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397308407054 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397308407054 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1397308407054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1202 " "Implemented 1202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397308407054 ""} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Implemented 43 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1397308407054 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1397308407054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397308407054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397308407124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:13:27 2014 " "Processing ended: Sat Apr 12 15:13:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397308407124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397308407124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397308407124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397308407124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397308414529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397308414531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:13:33 2014 " "Processing started: Sat Apr 12 15:13:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397308414531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1397308414531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARMvsFPGA -c ARMvsFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARMvsFPGA -c ARMvsFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1397308414531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1397308414587 ""}
{ "Info" "0" "" "Project  = ARMvsFPGA" {  } {  } 0 0 "Project  = ARMvsFPGA" 0 0 "Fitter" 0 0 1397308414590 ""}
{ "Info" "0" "" "Revision = ARMvsFPGA" {  } {  } 0 0 "Revision = ARMvsFPGA" 0 0 "Fitter" 0 0 1397308414591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1397308414896 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARMvsFPGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ARMvsFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1397308414922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397308414970 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1397308414972 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1397308414972 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/MasterPLL_altpll.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1397308415071 ""}  } { { "db/MasterPLL_altpll.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1397308415071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397308415186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397308415202 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397308415584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397308415584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397308415584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1397308415584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 3641 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397308415599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 3643 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397308415599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 3645 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397308415599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 3647 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1397308415599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1397308415599 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1397308415606 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1397308415615 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 59 " "No exact pin location assignment(s) for 1 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 394 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397308416391 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397308416391 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397308416953 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1397308416953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARMvsFPGA.sdc " "Synopsys Design Constraints File file not found: 'ARMvsFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397308416972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1397308416979 "|ARMvsFPGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1397308416980 "|ARMvsFPGA|auto_stp_external_clock_0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416995 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1397308416995 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308416996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308416996 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1397308416996 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1397308416997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416997 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416997 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397308416997 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1397308416997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""}  } { { "db/MasterPLL_altpll.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v" 80 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397308417177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 3632 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397308417177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397308417177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 2442 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 1106 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1397308417177 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1397308417177 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 1762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1397308417177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1397308417789 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397308417797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397308417798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397308417806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397308417817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1397308417824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1397308417824 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1397308417831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1397308417913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1397308417920 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397308417920 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[0\] " "Node \"BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[1\] " "Node \"BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[2\] " "Node \"BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[0\] " "Node \"GPIO0_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[1\] " "Node \"GPIO0_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[0\] " "Node \"GPIO0_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[1\] " "Node \"GPIO0_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[19\] " "Node \"GPIO0_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[20\] " "Node \"GPIO0_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[21\] " "Node \"GPIO0_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[22\] " "Node \"GPIO0_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[23\] " "Node \"GPIO0_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[24\] " "Node \"GPIO0_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[25\] " "Node \"GPIO0_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[26\] " "Node \"GPIO0_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[27\] " "Node \"GPIO0_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[28\] " "Node \"GPIO0_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[29\] " "Node \"GPIO0_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[30\] " "Node \"GPIO0_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[31\] " "Node \"GPIO0_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[0\] " "Node \"GPIO1_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[1\] " "Node \"GPIO1_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[0\] " "Node \"GPIO1_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[1\] " "Node \"GPIO1_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[0\] " "Node \"GPIO1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[10\] " "Node \"GPIO1_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[11\] " "Node \"GPIO1_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[12\] " "Node \"GPIO1_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[13\] " "Node \"GPIO1_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[14\] " "Node \"GPIO1_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[15\] " "Node \"GPIO1_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[16\] " "Node \"GPIO1_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[17\] " "Node \"GPIO1_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[18\] " "Node \"GPIO1_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[19\] " "Node \"GPIO1_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[1\] " "Node \"GPIO1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[20\] " "Node \"GPIO1_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[21\] " "Node \"GPIO1_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[22\] " "Node \"GPIO1_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[23\] " "Node \"GPIO1_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[24\] " "Node \"GPIO1_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[25\] " "Node \"GPIO1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[26\] " "Node \"GPIO1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[27\] " "Node \"GPIO1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[28\] " "Node \"GPIO1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[29\] " "Node \"GPIO1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[2\] " "Node \"GPIO1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[30\] " "Node \"GPIO1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[31\] " "Node \"GPIO1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[3\] " "Node \"GPIO1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[4\] " "Node \"GPIO1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[5\] " "Node \"GPIO1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[6\] " "Node \"GPIO1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[7\] " "Node \"GPIO1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[8\] " "Node \"GPIO1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[9\] " "Node \"GPIO1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1397308418107 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1397308418107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397308418127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397308419435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397308420064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397308420090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397308421031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397308421031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397308421694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397308423506 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397308423506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397308423795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397308423797 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1397308423797 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397308423797 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397308423880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397308423946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397308424802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397308424855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397308425772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397308426771 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1397308427518 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone III " "21 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[2] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[3] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[4] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[5] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[6] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[7] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[8] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[9] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[10] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[11] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[12] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[13] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[14] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[15] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[16] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[17] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[18] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 17 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "auto_stp_external_clock_0 2.5 V G2 " "Pin auto_stp_external_clock_0 uses I/O standard 2.5 V at G2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 394 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1397308427543 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1397308427543 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[16] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397308427546 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[17] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397308427546 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO0_D[18] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mathias/Projects/ARMvsFPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1397308427546 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1397308427546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.fit.smsg " "Generated suppressed messages file /home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397308427921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397308428685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:13:48 2014 " "Processing ended: Sat Apr 12 15:13:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397308428685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397308428685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397308428685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397308428685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1397308436367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397308436369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:13:56 2014 " "Processing started: Sat Apr 12 15:13:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397308436369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1397308436369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARMvsFPGA -c ARMvsFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARMvsFPGA -c ARMvsFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1397308436369 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1397308438138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1397308438179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397308438699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:13:58 2014 " "Processing ended: Sat Apr 12 15:13:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397308438699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397308438699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397308438699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1397308438699 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1397308442379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1397308445543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397308445544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:14:05 2014 " "Processing started: Sat Apr 12 15:14:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397308445544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397308445544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARMvsFPGA -c ARMvsFPGA " "Command: quartus_sta ARMvsFPGA -c ARMvsFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397308445545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1397308445601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1397308446031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1397308446034 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1397308446101 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1397308446101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1397308446563 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1397308446563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARMvsFPGA.sdc " "Synopsys Design Constraints File file not found: 'ARMvsFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1397308446582 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308446589 "|ARMvsFPGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308446589 "|ARMvsFPGA|auto_stp_external_clock_0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446808 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446808 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308446808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308446808 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1397308446808 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1397308446809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1397308446827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.938 " "Worst-case setup slack is 44.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.938               0.000 altera_reserved_tck  " "   44.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308446876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308446882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.472 " "Worst-case recovery slack is 48.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.472               0.000 altera_reserved_tck  " "   48.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308446885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.091 " "Worst-case removal slack is 1.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 altera_reserved_tck  " "    1.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308446889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.485 " "Worst-case minimum pulse width slack is 49.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485               0.000 altera_reserved_tck  " "   49.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308446891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308446891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1397308447008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1397308447055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1397308448070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308448189 "|ARMvsFPGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308448189 "|ARMvsFPGA|auto_stp_external_clock_0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448196 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448196 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308448196 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308448196 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1397308448196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.511 " "Worst-case setup slack is 45.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.511               0.000 altera_reserved_tck  " "   45.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.711 " "Worst-case recovery slack is 48.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.711               0.000 altera_reserved_tck  " "   48.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.994 " "Worst-case removal slack is 0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 altera_reserved_tck  " "    0.994               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.424 " "Worst-case minimum pulse width slack is 49.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.424               0.000 altera_reserved_tck  " "   49.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448239 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1397308448359 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308448591 "|ARMvsFPGA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1397308448591 "|ARMvsFPGA|auto_stp_external_clock_0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448598 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308448598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1397308448598 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1397308448598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.404 " "Worst-case setup slack is 47.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.404               0.000 altera_reserved_tck  " "   47.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.447 " "Worst-case recovery slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447               0.000 altera_reserved_tck  " "   49.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.589 " "Worst-case removal slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 altera_reserved_tck  " "    0.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.284 " "Worst-case minimum pulse width slack is 49.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397308448638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397308448638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397308449083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397308449084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397308449304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:14:09 2014 " "Processing ended: Sat Apr 12 15:14:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397308449304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397308449304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397308449304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397308449304 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 268 s " "Quartus II Full Compilation was successful. 0 errors, 268 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397308453524 ""}
