# VHDL-Learning-Notes
This repository contains my personal learning journey of **VHDL** (VHSIC Hardware Description Language) as I follow the YouTube playlist: [VHDL Tutorial Series](https://www.youtube.com/watch?v=snecW2mhhwM&list=PLPnq5YvunUFyStEyWUkS1ObjvJlJ7aPTI).  
The codes, notes, and examples here will reflect my progress, experiments, and understanding of VHDL concepts — from the basics to more advanced hardware design topics.

# Table of Contents
- Getting Started
- Learning Goals
- Example Topics
- Progress Tracker
- Connect with me

# Getting Started
To explore the codes in this repository, you will need:
- A VHDL simulator (such as **ModelSim**, **GHDL**, or **Vivado**)
- A text editor or IDE with VHDL syntax support (such as **VS Code** with the VHDL extension)
- (Optional) An FPGA board to run synthesized designs

Clone this repository to your local machine:
```
git clone https://github.com/Eng-Mohamed-Maged/VHDL-Learning-Notes.git
```

# Learning Goals
By the end of this playlist and repository development, I aim to:
- Understand VHDL syntax and structure
- Write synthesizable VHDL code
- Create and run testbenches
- Work with FPGA pin constraints (UCF/XDC files)
- Implement finite state machines (FSM)
- Design, simulate, and synthesize digital systems

# Example Topics
- **VHDL Syntax Basics**
- **Entity & Architecture**
- **Signals and Variables**
- **Concurrent vs Sequential Statements**
- **Processes**
- **Conditional Statements**
- **Case Statements**
- **Loops**
- **Testbench Creation**
- **Simulation**
- **FPGA Implementation**
- **Clock and Reset Handling**
- **State Machines**
- **Package & Library Usage**
- **UCF File Creation**
- **Synthesis Considerations**

# Progress Tracker
| Lesson No. | Topic | Status |
|------------|-------|--------|
| 1 | Introduction to VHDL | ✅ |
| 2 | Installing & Setting Up Tools | ✅ |
| 3 | VHDL Basics: Entity & Architecture | ✅ |
| 4 | Signals vs Variables | ✅ |
| 5 | Concurrent & Sequential Statements | ✅ |
| 6 | If-Else & Case Statements | ✅ |
| 7 | Loops in VHDL | ⬜ |
| 8 | Processes | ⬜ |
| 9 | Testbench Basics | ⬜ |
| 10 | Simulation in ModelSim | ⬜ |
| 11 | FPGA Synthesis | ⬜ |
| 12 | Clock & Reset Design | ⬜ |
| 13 | Finite State Machines (FSM) | ⬜ |
| 14 | Packages & Libraries | ⬜ |
| 15 | Creating UCF/XDC Files | ⬜ |
| 16 | Final Project | ⬜ |

> ✅ = Completed ⬜ = Pending

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://www.linkedin.com/in/mohamed-maged-1237981b4" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="https://www.linkedin.com/in/mohamed-maged-1237981b4" height="30" width="40" /></a>
<a href="https://www.youtube.com/channel/UCqFdD_fUftFl9dtfEshGGYg" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/youtube.svg" alt="@mohamedmaged7686" height="35" width="40" /></a>
<a href="https://mail.google.com/mail/?view=cm&fs=1&to=mohamed.maged.khalil1@gmail.com" target="blank"><img align="center" src="https://github.com/Eng-Mohamed-Maged/Eng-Mohamed-Maged/blob/main/gmail.svg" height="38" width="40" /></a>
</p>
