$date
	Wed Dec 24 01:52:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pipelineTOP $end
$var wire 32 ! target_me [31:0] $end
$var wire 32 " target_ex [31:0] $end
$var wire 1 # store_ex $end
$var wire 1 $ store_de $end
$var wire 32 % store_data_ex [31:0] $end
$var wire 1 & stall $end
$var wire 1 ' rtype_de $end
$var wire 32 ( result_ex [31:0] $end
$var wire 1 ) regwrite_me $end
$var wire 1 * regwrite_ex $end
$var wire 1 + regwrite_back_wb $end
$var wire 1 , regwrite_back_mem $end
$var wire 32 - regdata_me [31:0] $end
$var wire 32 . regDval_back_wb [31:0] $end
$var wire 32 / regDval_back_mem [31:0] $end
$var wire 5 0 regD_me [4:0] $end
$var wire 5 1 regD_ex [4:0] $end
$var wire 5 2 regD_de [4:0] $end
$var wire 5 3 regD_back_wb [4:0] $end
$var wire 5 4 regD_back_mem [4:0] $end
$var wire 32 5 reg2val_de [31:0] $end
$var wire 5 6 reg2_de [4:0] $end
$var wire 32 7 reg1val_de [31:0] $end
$var wire 5 8 reg1_de [4:0] $end
$var wire 32 9 pc_fe [31:0] $end
$var wire 32 : pc_de [31:0] $end
$var wire 1 ; passive_stall $end
$var wire 5 < mshr_regD_out [4:0] $end
$var wire 5 = mshr_regD_in [4:0] $end
$var wire 5 > mshr_reg2_ex [4:0] $end
$var wire 5 ? mshr_reg1_ex [4:0] $end
$var wire 1 @ mshr_full $end
$var wire 1 A mshr_done_pulse $end
$var wire 32 B mshr_data_out [31:0] $end
$var wire 32 C mshr_addr_out [31:0] $end
$var wire 32 D mshr_addr4 [31:0] $end
$var wire 32 E mshr_addr3 [31:0] $end
$var wire 32 F mshr_addr2 [31:0] $end
$var wire 32 G mshr_addr1 [31:0] $end
$var wire 32 H mmio_write_data [31:0] $end
$var wire 1 I mmio_req $end
$var wire 5 J mmio_regD_out [4:0] $end
$var wire 5 K mmio_regD_in [4:0] $end
$var wire 32 L mmio_read_data [31:0] $end
$var wire 1 M mmio_miss $end
$var wire 1 N mmio_lw $end
$var wire 1 O mmio_hit $end
$var wire 32 P mmio_addr [31:0] $end
$var wire 1 Q load_way_out $end
$var wire 1 R load_way_in $end
$var wire 1 S load_valid $end
$var wire 1 T load_ex $end
$var wire 1 U load_done_stall $end
$var wire 1 V load_de $end
$var wire 32 W load_addr [31:0] $end
$var wire 1 X jalr_ex $end
$var wire 1 Y jalr_de $end
$var wire 1 Z jal_me $end
$var wire 1 [ jal_flush $end
$var wire 1 \ jal_ex $end
$var wire 1 ] jal_de $end
$var wire 32 ^ j_target [31:0] $end
$var wire 1 _ itype_de $end
$var wire 32 ` inst_fe [31:0] $end
$var wire 32 a inst_de [31:0] $end
$var wire 32 b imm_de [31:0] $end
$var wire 1 c icache_req $end
$var wire 32 d icache_inst [31:0] $end
$var wire 32 e icache_addr [31:0] $end
$var wire 1 f icache_ack $end
$var wire 32 g file_write_data [31:0] $end
$var wire 1 h file_wen $end
$var wire 5 i file_regD [4:0] $end
$var wire 32 j file_reg2val [31:0] $end
$var wire 5 k file_reg2 [4:0] $end
$var wire 32 l file_reg1val [31:0] $end
$var wire 5 m file_reg1 [4:0] $end
$var wire 1 n evict_valid $end
$var wire 32 o evict_data [31:0] $end
$var wire 32 p evict_addr [31:0] $end
$var wire 1 q branch_flush $end
$var wire 1 r branch_de $end
$var wire 1 s branch_cond_ex $end
$var wire 32 t b_target [31:0] $end
$var reg 1 u clk $end
$var reg 1 v rst $end
$scope module dcache0 $end
$var wire 1 u clk $end
$var wire 1 ; passive_stall $end
$var wire 1 v rst $end
$var wire 32 w store_data [31:0] $end
$var wire 1 I send_pulse $end
$var wire 5 x regD_in [4:0] $end
$var wire 5 y mshr_regD_out [4:0] $end
$var wire 1 @ mshr_full $end
$var wire 1 A mshr_done_pulse $end
$var wire 32 z mshr_data_out [31:0] $end
$var wire 32 { mshr_addr_out [31:0] $end
$var wire 24 | miss_tag [23:0] $end
$var wire 6 } miss_set [5:0] $end
$var wire 1 N lw $end
$var wire 1 Q load_way_out $end
$var wire 24 ~ cur_tag [23:0] $end
$var wire 6 !" cur_set [5:0] $end
$var wire 32 "" addr_in [31:0] $end
$var wire 32 #" addr4 [31:0] $end
$var wire 32 $" addr3 [31:0] $end
$var wire 32 %" addr2 [31:0] $end
$var wire 32 &" addr1 [31:0] $end
$var parameter 32 '" NUM_SETS $end
$var parameter 32 (" NUM_WAYS $end
$var parameter 32 )" SET_BITS $end
$var parameter 32 *" TAG_BITS $end
$var reg 1 +" addr_dep $end
$var reg 32 ," addr_evict [31:0] $end
$var reg 32 -" addr_load [31:0] $end
$var reg 32 ." evict_data [31:0] $end
$var reg 1 n evict_valid $end
$var reg 1 /" full_stall $end
$var reg 1 O hit_ack $end
$var reg 32 0" load_data [31:0] $end
$var reg 1 U load_done_stall $end
$var reg 1 S load_valid $end
$var reg 1 R load_way_in $end
$var reg 1 M miss_send $end
$var reg 5 1" mshr_regD_in [4:0] $end
$var reg 5 2" regD_out [4:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 3" s [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 4" w [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 5" i [31:0] $end
$scope begin $ivl_for_loop3 $end
$var integer 32 6" j [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 7" i [31:0] $end
$scope begin $ivl_for_loop5 $end
$var integer 32 8" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module decode0 $end
$var wire 1 u clk $end
$var wire 32 9" nop [31:0] $end
$var wire 1 v rst $end
$var wire 1 & stall $end
$var wire 32 :" pc [31:0] $end
$var wire 7 ;" op [6:0] $end
$var wire 1 [ jal_flush $end
$var wire 32 <" inst [31:0] $end
$var wire 32 =" file_val2 [31:0] $end
$var wire 32 >" file_val1 [31:0] $end
$var wire 1 q branch_flush $end
$var reg 1 r branch $end
$var reg 5 ?" file_reg1 [4:0] $end
$var reg 5 @" file_reg2 [4:0] $end
$var reg 32 A" finalI [31:0] $end
$var reg 32 B" finalpc [31:0] $end
$var reg 32 C" imm [31:0] $end
$var reg 1 _ itype $end
$var reg 1 ] jal $end
$var reg 1 Y jalr $end
$var reg 1 V load $end
$var reg 1 D" next_branch $end
$var reg 32 E" next_finalI [31:0] $end
$var reg 32 F" next_finalpc [31:0] $end
$var reg 32 G" next_imm [31:0] $end
$var reg 1 H" next_itype $end
$var reg 1 I" next_jal $end
$var reg 1 J" next_jalr $end
$var reg 1 K" next_load $end
$var reg 5 L" next_reg1 [4:0] $end
$var reg 5 M" next_reg2 [4:0] $end
$var reg 5 N" next_regD [4:0] $end
$var reg 1 O" next_rtype $end
$var reg 1 P" next_store $end
$var reg 5 Q" reg1 [4:0] $end
$var reg 32 R" reg1val [31:0] $end
$var reg 5 S" reg2 [4:0] $end
$var reg 32 T" reg2val [31:0] $end
$var reg 5 U" regD [4:0] $end
$var reg 1 ' rtype $end
$var reg 1 $ store $end
$upscope $end
$scope module execute0 $end
$var wire 1 r branch $end
$var wire 1 u clk $end
$var wire 32 V" imm [31:0] $end
$var wire 32 W" inst [31:0] $end
$var wire 1 _ itype $end
$var wire 1 ] jal $end
$var wire 1 Y jalr $end
$var wire 1 V load $end
$var wire 5 X" mshr_reg1 [4:0] $end
$var wire 5 Y" mshr_reg2 [4:0] $end
$var wire 32 Z" pc [31:0] $end
$var wire 5 [" reg1 [4:0] $end
$var wire 32 \" reg1val [31:0] $end
$var wire 5 ]" reg2 [4:0] $end
$var wire 32 ^" reg2val [31:0] $end
$var wire 5 _" regD [4:0] $end
$var wire 1 v rst $end
$var wire 1 ' rtype $end
$var wire 1 $ store $end
$var wire 1 & stall $end
$var wire 1 + regwrite_wb $end
$var wire 1 , regwrite_mem $end
$var wire 5 `" regD_wb [4:0] $end
$var wire 32 a" regD_val_wb [31:0] $end
$var wire 32 b" regD_val_mem [31:0] $end
$var wire 5 c" regD_mem [4:0] $end
$var wire 1 [ jal_flush $end
$var wire 1 q branch_flush $end
$var reg 1 s branch_cond $end
$var reg 32 d" final_reg1val [31:0] $end
$var reg 32 e" final_reg2val [31:0] $end
$var reg 1 \ jalF $end
$var reg 1 X jalrF $end
$var reg 1 T loadF $end
$var reg 1 f" next_branch_cond $end
$var reg 1 g" next_jalF $end
$var reg 1 h" next_jalrF $end
$var reg 1 i" next_loadF $end
$var reg 5 j" next_regDF [4:0] $end
$var reg 1 k" next_regwrite $end
$var reg 32 l" next_result [31:0] $end
$var reg 1 m" next_stallreg $end
$var reg 1 n" next_storeF $end
$var reg 32 o" next_store_data [31:0] $end
$var reg 32 p" next_target [31:0] $end
$var reg 32 q" operator [31:0] $end
$var reg 5 r" regDF [4:0] $end
$var reg 1 * regwrite $end
$var reg 32 s" result [31:0] $end
$var reg 1 t" stallreg $end
$var reg 1 # storeF $end
$var reg 32 u" store_data [31:0] $end
$var reg 32 v" target [31:0] $end
$upscope $end
$scope module fetch0 $end
$var wire 1 u clk $end
$var wire 32 w" final_inst [31:0] $end
$var wire 32 x" final_pc [31:0] $end
$var wire 32 y" nop [31:0] $end
$var wire 1 v rst $end
$var wire 1 & stall $end
$var wire 1 [ jal $end
$var wire 32 z" j_target [31:0] $end
$var wire 32 {" inst [31:0] $end
$var wire 1 f cache_ack $end
$var wire 1 q branch $end
$var wire 32 |" b_target [31:0] $end
$var reg 32 }" addr [31:0] $end
$var reg 1 c addr_ready $end
$var reg 32 ~" finalI [31:0] $end
$var reg 32 !# next_finalI [31:0] $end
$var reg 32 "# next_pc [31:0] $end
$var reg 32 ## next_target [31:0] $end
$var reg 32 $# pc [31:0] $end
$var reg 32 %# target [31:0] $end
$var integer 32 &# next_state [31:0] $end
$var integer 32 '# state [31:0] $end
$upscope $end
$scope module icache0 $end
$var wire 1 f ack $end
$var wire 32 (# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 v rst $end
$var wire 1 c send_pulse $end
$var wire 1 )# valid_solo $end
$var wire 1 *# valid_3 $end
$var wire 1 +# valid_2 $end
$var wire 1 ,# valid_1 $end
$var wire 1 -# valid_0 $end
$var wire 26 .# tag [25:0] $end
$var wire 32 /# rdata_solo [31:0] $end
$var wire 32 0# rdata_3 [31:0] $end
$var wire 32 1# rdata_2 [31:0] $end
$var wire 32 2# rdata_1 [31:0] $end
$var wire 32 3# rdata_0 [31:0] $end
$var wire 4 4# idx [3:0] $end
$var wire 1 5# busy_3 $end
$var wire 1 6# busy_2 $end
$var wire 1 7# busy_1 $end
$var wire 1 8# busy_0 $end
$var reg 1 9# ack_hit $end
$var reg 1 :# ack_miss $end
$var reg 32 ;# addr_0 [31:0] $end
$var reg 32 <# addr_1 [31:0] $end
$var reg 32 =# addr_2 [31:0] $end
$var reg 32 ># addr_3 [31:0] $end
$var reg 32 ?# addr_solo [31:0] $end
$var reg 2 @# ct [1:0] $end
$var reg 32 A# inst [31:0] $end
$var reg 32 B# next_addr_solo [31:0] $end
$var reg 2 C# next_ct [1:0] $end
$var reg 4 D# next_idx [3:0] $end
$var reg 26 E# next_origin [25:0] $end
$var reg 26 F# origin [25:0] $end
$var reg 4 G# reg_idx [3:0] $end
$var reg 1 H# req $end
$var reg 1 I# req_solo $end
$var integer 32 J# hit [31:0] $end
$var integer 32 K# next_hit [31:0] $end
$var integer 32 L# next_wb [31:0] $end
$var integer 32 M# next_write [31:0] $end
$var integer 32 N# wb [31:0] $end
$var integer 32 O# write [31:0] $end
$scope module wb0 $end
$var wire 32 P# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 H# req $end
$var wire 1 Q# rst_n $end
$var wire 32 R# wdata [31:0] $end
$var wire 1 S# we $end
$var parameter 32 T# DEPTH $end
$var parameter 32 U# LATENCY $end
$var parameter 184 V# MEM_FILE $end
$var reg 32 W# addr_reg [31:0] $end
$var reg 1 8# busy $end
$var reg 2 X# counter [1:0] $end
$var reg 1 Y# pending $end
$var reg 32 Z# rdata [31:0] $end
$var reg 1 -# valid $end
$upscope $end
$scope module wb1 $end
$var wire 32 [# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 H# req $end
$var wire 1 \# rst_n $end
$var wire 32 ]# wdata [31:0] $end
$var wire 1 ^# we $end
$var parameter 32 _# DEPTH $end
$var parameter 32 `# LATENCY $end
$var parameter 184 a# MEM_FILE $end
$var reg 32 b# addr_reg [31:0] $end
$var reg 1 7# busy $end
$var reg 2 c# counter [1:0] $end
$var reg 1 d# pending $end
$var reg 32 e# rdata [31:0] $end
$var reg 1 ,# valid $end
$upscope $end
$scope module wb2 $end
$var wire 32 f# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 H# req $end
$var wire 1 g# rst_n $end
$var wire 32 h# wdata [31:0] $end
$var wire 1 i# we $end
$var parameter 32 j# DEPTH $end
$var parameter 32 k# LATENCY $end
$var parameter 184 l# MEM_FILE $end
$var reg 32 m# addr_reg [31:0] $end
$var reg 1 6# busy $end
$var reg 2 n# counter [1:0] $end
$var reg 1 o# pending $end
$var reg 32 p# rdata [31:0] $end
$var reg 1 +# valid $end
$upscope $end
$scope module wb3 $end
$var wire 32 q# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 H# req $end
$var wire 1 r# rst_n $end
$var wire 32 s# wdata [31:0] $end
$var wire 1 t# we $end
$var parameter 32 u# DEPTH $end
$var parameter 32 v# LATENCY $end
$var parameter 184 w# MEM_FILE $end
$var reg 32 x# addr_reg [31:0] $end
$var reg 1 5# busy $end
$var reg 2 y# counter [1:0] $end
$var reg 1 z# pending $end
$var reg 32 {# rdata [31:0] $end
$var reg 1 *# valid $end
$upscope $end
$scope module wb_solo_inst $end
$var wire 32 |# addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 I# req $end
$var wire 1 }# rst_n $end
$var wire 32 ~# wdata [31:0] $end
$var wire 1 !$ we $end
$var parameter 32 "$ DEPTH $end
$var parameter 32 #$ LATENCY $end
$var parameter 184 $$ MEM_FILE $end
$var reg 32 %$ addr_reg [31:0] $end
$var reg 1 &$ busy $end
$var reg 2 '$ counter [1:0] $end
$var reg 1 ($ pending $end
$var reg 32 )$ rdata [31:0] $end
$var reg 1 )# valid $end
$upscope $end
$upscope $end
$scope module mem0 $end
$var wire 1 s branch_cond $end
$var wire 1 u clk $end
$var wire 1 O hit_ack $end
$var wire 1 \ jal $end
$var wire 1 X jalr $end
$var wire 1 T load $end
$var wire 1 U load_done_stall $end
$var wire 1 M miss_store $end
$var wire 32 *$ mmio_data_read [31:0] $end
$var wire 1 +$ mshr_empty $end
$var wire 1 ; passive_stall $end
$var wire 5 ,$ reg1_ex [4:0] $end
$var wire 5 -$ reg2_ex [4:0] $end
$var wire 5 .$ regD [4:0] $end
$var wire 5 /$ regD_done [4:0] $end
$var wire 1 * regwrite $end
$var wire 32 0$ result [31:0] $end
$var wire 1 v rst $end
$var wire 1 & stall $end
$var wire 1 # store $end
$var wire 32 1$ store_data [31:0] $end
$var wire 32 2$ target [31:0] $end
$var wire 3 3$ last_filled [2:0] $end
$var wire 1 [ jal_flush $end
$var parameter 32 4$ MSHR_REG $end
$var reg 32 5$ b_target [31:0] $end
$var reg 1 q branch_flush $end
$var reg 1 6$ dep_stall $end
$var reg 1 Z jalF $end
$var reg 32 7$ mmio_addr [31:0] $end
$var reg 32 8$ mmio_data_write [31:0] $end
$var reg 1 N mmio_lw $end
$var reg 5 9$ mmio_regD [4:0] $end
$var reg 1 I mmio_req $end
$var reg 1 :$ next_jalF $end
$var reg 5 ;$ next_regDF [4:0] $end
$var reg 32 <$ next_regdataF [31:0] $end
$var reg 1 =$ next_regwriteF $end
$var reg 32 >$ next_targetF [31:0] $end
$var reg 5 ?$ regDF [4:0] $end
$var reg 5 @$ regD_ex [4:0] $end
$var reg 32 A$ regD_val_ex [31:0] $end
$var reg 32 B$ regdataF [31:0] $end
$var reg 1 ) regwriteF $end
$var reg 1 , regwrite_ex $end
$var reg 32 C$ targetF [31:0] $end
$scope begin $ivl_for_loop6 $end
$var integer 32 D$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop7 $end
$var integer 32 E$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop8 $end
$var integer 32 F$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop9 $end
$var integer 32 G$ i [31:0] $end
$upscope $end
$upscope $end
$scope module mshr0 $end
$var wire 32 H$ addr1 [31:0] $end
$var wire 32 I$ addr2 [31:0] $end
$var wire 32 J$ addr3 [31:0] $end
$var wire 32 K$ addr4 [31:0] $end
$var wire 32 L$ addr_evict [31:0] $end
$var wire 32 M$ addr_load [31:0] $end
$var wire 1 u clk $end
$var wire 32 N$ evict_data [31:0] $end
$var wire 1 n evict_valid $end
$var wire 1 @ full $end
$var wire 32 O$ invalid [31:0] $end
$var wire 1 S load_valid $end
$var wire 1 R load_way_in $end
$var wire 5 P$ regD_in [4:0] $end
$var wire 1 v rst $end
$var wire 1 Q$ valid_wb $end
$var wire 32 R$ rdata [31:0] $end
$var wire 3 S$ last_filled [2:0] $end
$var parameter 32 T$ NUM_REG $end
$var reg 32 U$ addr_out [31:0] $end
$var reg 32 V$ data_out [31:0] $end
$var reg 1 A done_pulse $end
$var reg 1 Q load_way_out $end
$var reg 32 W$ next_addr_out [31:0] $end
$var reg 32 X$ next_data_out [31:0] $end
$var reg 1 Y$ next_done_pulse $end
$var reg 1 Z$ next_load_way_out $end
$var reg 5 [$ next_regD_out [4:0] $end
$var reg 5 \$ regD_out [4:0] $end
$var reg 1 ]$ req $end
$var integer 32 ^$ next_state [31:0] $end
$var integer 32 _$ state [31:0] $end
$scope module dcache_wb $end
$var wire 32 `$ addr [31:0] $end
$var wire 1 u clk $end
$var wire 1 ]$ req $end
$var wire 1 a$ rst_n $end
$var wire 32 b$ wdata [31:0] $end
$var wire 1 c$ we $end
$var parameter 32 d$ DEPTH $end
$var parameter 32 e$ LATENCY $end
$var parameter 72 f$ MEM_FILE $end
$var reg 32 g$ addr_reg [31:0] $end
$var reg 1 h$ busy $end
$var reg 2 i$ counter [1:0] $end
$var reg 1 j$ pending $end
$var reg 32 k$ rdata [31:0] $end
$var reg 1 Q$ valid $end
$upscope $end
$scope begin $ivl_for_loop10 $end
$var integer 32 l$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop11 $end
$var integer 32 m$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop12 $end
$var integer 32 n$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop13 $end
$var integer 32 o$ i [31:0] $end
$upscope $end
$upscope $end
$scope module regfile0 $end
$var wire 1 u clk $end
$var wire 5 p$ reg1 [4:0] $end
$var wire 5 q$ reg2 [4:0] $end
$var wire 1 v rst $end
$var wire 32 r$ write_data [31:0] $end
$var wire 1 h regwrite $end
$var wire 5 s$ regD [4:0] $end
$var reg 32 t$ reg1val [31:0] $end
$var reg 32 u$ reg2val [31:0] $end
$upscope $end
$scope module writeback0 $end
$var wire 1 Z jal $end
$var wire 1 [ jal_flush $end
$var wire 5 v$ regD [4:0] $end
$var wire 5 w$ regD_ex [4:0] $end
$var wire 32 x$ regD_val_ex [31:0] $end
$var wire 32 y$ regdata [31:0] $end
$var wire 1 ) regwrite $end
$var wire 1 + regwrite_ex $end
$var wire 32 z$ target [31:0] $end
$var wire 1 h wen $end
$var wire 32 {$ write_data [31:0] $end
$var wire 1 |$ reg_nfinishum $end
$var wire 32 }$ j_target [31:0] $end
$var reg 5 ~$ reg_num [4:0] $end
$upscope $end
$scope begin $ivl_for_loop23 $end
$var integer 32 !% i [31:0] $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11001000110000101110100011000010010111001101101011001010110110101101000 f$
b11 e$
b10000000000 d$
b100 T$
b100 4$
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 $$
b11 #$
b10000000000 "$
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 w#
b11 v#
b10000000000 u#
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 l#
b11 k#
b10000000000 j#
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 a#
b11 `#
b10000000000 _#
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 V#
b11 U#
b10000000000 T#
b11000 *"
b110 )"
b10 ("
b1000000 '"
$end
#0
$dumpvars
b0 !%
bx ~$
b0 }$
0|$
b0 {$
b0 z$
b0 y$
b0 x$
b0 w$
b0 v$
b0 u$
b0 t$
bx s$
b0 r$
b0 q$
b0 p$
b0 o$
b101 n$
b0 m$
b101 l$
b0 k$
0j$
b0 i$
0h$
bx g$
1c$
b0 b$
0a$
b11011110101011011011111011101111 `$
b0 _$
b0 ^$
0]$
b0 \$
b0 [$
0Z$
0Y$
b0 X$
b11011110101011011011111011101111 W$
b0 V$
b11011110101011011011111011101111 U$
b0 S$
b0 R$
0Q$
b0 P$
b11011110101011011011111011101111 O$
b0 N$
b0 M$
b0 L$
b11011110101011011011111011101111 K$
b11011110101011011011111011101111 J$
b11011110101011011011111011101111 I$
b11011110101011011011111011101111 H$
b0 G$
b101 F$
b0 E$
b101 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
0=$
b0 <$
b0 ;$
0:$
b0 9$
b0 8$
b0 7$
06$
b11011110101011011011111011101111 5$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
1+$
b0 *$
b0 )$
0($
b0 '$
0&$
bx %$
0!$
b0 ~#
0}#
b0 |#
b0 {#
0z#
b0 y#
bx x#
0t#
b0 s#
0r#
b0 q#
b0 p#
0o#
b0 n#
bx m#
0i#
b0 h#
0g#
b0 f#
b0 e#
0d#
b0 c#
bx b#
0^#
b0 ]#
0\#
b0 [#
b0 Z#
0Y#
b0 X#
bx W#
0S#
b0 R#
0Q#
b0 P#
b11 O#
b10 N#
b0 M#
b0 L#
b0 K#
b0 J#
0I#
0H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
0:#
09#
08#
07#
06#
05#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
0-#
0,#
0+#
0*#
0)#
b0 (#
b0 '#
b1 &#
b0 %#
b11111111111111111111111111111100 $#
b0 ##
b11111111111111111111111111111100 "#
b10011 !#
b10011 ~"
b0 }"
b11011110101011011011111011101111 |"
b0 {"
b0 z"
b10011 y"
b11111111111111111111111111111100 x"
b10011 w"
b0 v"
b0 u"
0t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
0n"
0m"
b0 l"
1k"
b0 j"
0i"
0h"
0g"
0f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b10011 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
0P"
0O"
b0 N"
b0 M"
b0 L"
0K"
0J"
0I"
1H"
b0 G"
b11111111111111111111111111111100 F"
b10011 E"
0D"
b0 C"
b0 B"
b10011 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b10011 <"
b10011 ;"
b11111111111111111111111111111100 :"
b10011 9"
b0 8"
b0 7"
b10 6"
b1000000 5"
b10 4"
b1000000 3"
b0 2"
b0 1"
b0 0"
0/"
b0 ."
b0 -"
b0 ,"
0+"
b11011110101011011011111011101111 &"
b11011110101011011011111011101111 %"
b11011110101011011011111011101111 $"
b11011110101011011011111011101111 #"
b0 ""
b0 !"
b0 ~
b111011 }
b110111101010110110111110 |
b11011110101011011011111011101111 {
b0 z
b0 y
b0 x
b0 w
1v
0u
b11011110101011011011111011101111 t
0s
0r
0q
b0 p
b0 o
0n
b0 m
b0 l
b0 k
b0 j
bx i
0h
b0 g
0f
b0 e
b0 d
1c
b0 b
b10011 a
b10011 `
1_
b0 ^
0]
0\
0[
0Z
0Y
0X
b0 W
0V
0U
0T
0S
0R
0Q
b0 P
0O
0N
0M
b0 L
b0 K
b0 J
0I
b0 H
b11011110101011011011111011101111 G
b11011110101011011011111011101111 F
b11011110101011011011111011101111 E
b11011110101011011011111011101111 D
b11011110101011011011111011101111 C
b0 B
0A
0@
b0 ?
b0 >
b0 =
b0 <
0;
b0 :
b11111111111111111111111111111100 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
0,
0+
0*
0)
b0 (
0'
0&
b0 %
0$
0#
b0 "
b0 !
$end
#5000
b101 n$
b10 6"
b1000000 5"
b101 F$
1u
#10000
0u
#15000
b10 M#
b1100 >#
b1100 q#
b1000 =#
b1000 f#
b100 <#
b100 [#
1H#
b1 L#
1I#
0c
1H"
1k"
1,
1=$
b101 D$
b0 N#
b0 O#
b1 '#
b11111111111111111111111111111100 :
b11111111111111111111111111111100 B"
b11111111111111111111111111111100 Z"
1*
1}#
1Q#
1\#
1g#
1r#
1a$
b101 o$
b1000000 7"
b10 8"
b101 G$
0v
1u
#20000
0u
#25000
1k"
b0 >#
b0 q#
b0 =#
b0 f#
b0 <#
b0 [#
0H#
0I#
1h
1+
1)
b1 N#
b10 O#
b0 W#
b10 X#
18#
1Y#
b100 b#
b10 c#
17#
1d#
b1000 m#
b10 n#
16#
1o#
b1100 x#
b10 y#
15#
1z#
b0 %$
b10 '$
1&$
1($
b101 o$
b10 8"
b1000000 7"
b101 G$
b1 !%
1u
#30000
0u
#35000
b1 X#
b1 c#
b1 n#
b1 y#
b1 '$
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#36000
b10 !%
#40000
0u
#45000
b0 X#
b0 c#
b0 n#
b0 y#
b0 '$
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#46000
b11 !%
#50000
0u
#55000
b0 "#
b100000000000010010011 !#
b0 &#
1f
b1 C#
b0 M#
1:#
b100000000000010010011 d
b100000000000010010011 {"
b100000000000010010011 A#
b10 L#
b100000000000010010011 3#
b100000000000010010011 Z#
1-#
08#
0Y#
b1100001100000100010011 2#
b1100001100000100010011 e#
1,#
07#
0d#
b10110000010010011 1#
b10110000010010011 p#
1+#
06#
0o#
b11111111111100001000000010010011 0#
b11111111111100001000000010010011 {#
1*#
05#
0z#
b100000000000010010011 /#
b100000000000010010011 )$
1)#
0&$
0($
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#56000
b100 !%
#60000
0u
#65000
b1 K#
b100 B#
b1 D#
b1 4#
0f
b1 G"
b1 N"
b0 F"
b100000000000010010011 E"
1H"
1c
b100 e
b100 }"
b100 (#
b11100 >#
b11100 q#
b11000 =#
b11000 f#
b10100 <#
b10100 [#
b10000 ;#
b10000 P#
1H#
b100000000000010010011 `
b100000000000010010011 <"
b100000000000010010011 w"
b100000000000010010011 ~"
b0 9
b0 :"
b0 x"
b0 $#
b0 '#
b1 @#
b10 N#
b0 O#
0-#
0,#
0+#
0*#
0)#
b10011 !#
b0 "#
b1 &#
b10 M#
b1 C#
b0 d
b0 {"
b0 A#
b10 L#
0:#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#66000
b101 !%
#70000
0u
#75000
b0 D#
b100 "#
b1100001100000100010011 !#
b0 &#
b0 4#
b0 B#
1f
b0 e
b0 }"
b0 (#
0c
b10011 E"
b0 N"
b0 G"
1H"
b1 l"
b1 q"
b1 j"
1k"
19#
b1100001100000100010011 d
b1100001100000100010011 {"
b1100001100000100010011 A#
b0 K#
b0 >#
b0 q#
b0 =#
b0 f#
b0 <#
b0 [#
b0 ;#
b0 P#
0H#
b100 ?#
b100 |#
b10 O#
b1 J#
b1 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b0 :
b0 B"
b0 Z"
b100000000000010010011 a
b100000000000010010011 A"
b100000000000010010011 W"
b1 2
b1 U"
b1 _"
b1 b
b1 C"
b1 V"
b10000 W#
b10 X#
18#
1Y#
b10100 b#
b10 c#
17#
1d#
b11000 m#
b10 n#
16#
1o#
b11100 x#
b10 y#
15#
1z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#76000
b110 !%
#80000
0u
#85000
b1 K#
b1000 B#
b10 D#
b10 4#
0f
b1 /
b1 b"
b1 A$
b1 4
b1 c"
b1 @$
b1 <$
b1 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 q"
b1 m
b1 ?"
b1 p$
b11 G"
b10 N"
b1 L"
b100 F"
b1100001100000100010011 E"
1H"
b1 &#
1c
b1000 e
b1000 }"
b1000 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b1 1
b1 r"
b1 .$
b1 (
b1 s"
b1 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 b
b0 C"
b0 V"
b1100001100000100010011 `
b1100001100000100010011 <"
b1100001100000100010011 w"
b1100001100000100010011 ~"
b100 9
b100 :"
b100 x"
b100 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b1 X#
b1 c#
b1 n#
b1 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#86000
b111 !%
#90000
0u
#95000
b1000 "#
b10110000010010011 !#
b0 &#
b0 D#
1f
b0 4#
1|$
19#
b10110000010010011 d
b10110000010010011 {"
b10110000010010011 A#
b0 K#
b0 B#
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b10 l"
b11 q"
b1 d"
b10 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
b1 g
b1 r$
b1 {$
b1 .
b1 a"
b1 x$
b1 -
b1 B$
b1 y$
b1 3
b1 `"
b1 w$
b1 0
b1 ?$
b1 v$
b1000 ?#
b1000 |#
b1 J#
b10 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b100 :
b100 B"
b100 Z"
b1100001100000100010011 a
b1100001100000100010011 A"
b1100001100000100010011 W"
b10 2
b10 U"
b10 _"
b1 ?
b1 X"
b1 ,$
b1 8
b1 Q"
b1 ["
b11 b
b11 C"
b11 V"
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
b0 X#
b0 c#
b0 n#
b0 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#96000
b1000 !%
#100000
0u
#105000
b1 K#
b1100 B#
b11 D#
b11 4#
0f
0|$
b10 /
b10 b"
b10 A$
b10 4
b10 c"
b10 @$
b10 <$
b10 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 q"
b0 d"
b10 m
b10 ?"
b10 p$
b1 N"
b10 L"
b1000 F"
b10110000010010011 E"
1H"
b1 &#
1c
b1100 e
b1100 }"
b1100 (#
b10011 !#
b10 C#
b0 M#
b0 d
b0 {"
b0 A#
09#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b10 1
b10 r"
b10 .$
b10 (
b10 s"
b10 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b10110000010010011 `
b10110000010010011 <"
b10110000010010011 w"
b10110000010010011 ~"
b1000 9
b1000 :"
b1000 x"
b1000 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b1100010111000110010011 3#
b1100010111000110010011 Z#
1-#
08#
0Y#
b100011000000110010011 2#
b100011000000110010011 e#
1,#
07#
0d#
b1000001001001000010011 1#
b1000001001001000010011 p#
1+#
06#
0o#
b100100101001010010011 0#
b100100101001010010011 {#
1*#
05#
0z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#106000
b1001 !%
#110000
0u
#115000
b0 D#
b1100 "#
b11111111111100001000000010010011 !#
b0 &#
b0 4#
b0 B#
1f
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
1H"
b10 l"
b10 d"
b1 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
19#
b11111111111100001000000010010011 d
b11111111111100001000000010010011 {"
b11111111111100001000000010010011 A#
b101100 >#
b101100 q#
b101000 =#
b101000 f#
b100100 <#
b100100 [#
b100000 ;#
b100000 P#
1H#
b10 g
b10 r$
b10 {$
b10 .
b10 a"
b10 x$
b10 -
b10 B$
b10 y$
b10 3
b10 `"
b10 w$
b10 0
b10 ?$
b10 v$
b1100 ?#
b1100 |#
b10 @#
b0 O#
b1 J#
b11 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b1000 :
b1000 B"
b1000 Z"
b10110000010010011 a
b10110000010010011 A"
b10110000010010011 W"
b1 2
b1 U"
b1 _"
b10 ?
b10 X"
b10 ,$
b10 8
b10 Q"
b10 ["
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
0-#
0,#
0+#
0*#
b0 K#
b10 M#
b10 C#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#116000
b1010 !%
#120000
0u
#125000
b1 K#
b10000 B#
b100 D#
b100 4#
0f
b10 /
b10 b"
b10 A$
b1 4
b1 c"
b1 @$
b10 <$
b1 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 d"
b1 m
b1 ?"
b1 p$
b11111111111111111111111111111111 G"
b1 N"
b1 L"
b1100 F"
b11111111111100001000000010010011 E"
1H"
b1 &#
1c
b10000 e
b10000 }"
b10000 (#
b10011 !#
b0 >#
b0 q#
b0 =#
b0 f#
b0 <#
b0 [#
b0 ;#
b0 P#
0H#
b0 d
b0 {"
b0 A#
09#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b1 1
b1 r"
b1 .$
b10 (
b10 s"
b10 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b11111111111100001000000010010011 `
b11111111111100001000000010010011 <"
b11111111111100001000000010010011 w"
b11111111111100001000000010010011 ~"
b1100 9
b1100 :"
b1100 x"
b1100 $#
b0 '#
b0 ?#
b0 |#
b10 O#
b0 J#
b0 G#
b100000 W#
b10 X#
18#
1Y#
b100100 b#
b10 c#
17#
1d#
b101000 m#
b10 n#
16#
1o#
b101100 x#
b10 y#
15#
1z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#126000
b1011 !%
#130000
0u
#135000
b10000 "#
b1100010111000110010011 !#
b0 &#
b0 D#
1f
b0 4#
1|$
19#
b1100010111000110010011 d
b1100010111000110010011 {"
b1100010111000110010011 A#
b0 K#
b0 B#
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b1 l"
b11111111111111111111111111111111 q"
b10 d"
b1 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
b10 g
b10 r$
b10 {$
b10 .
b10 a"
b10 x$
b10 -
b10 B$
b10 y$
b1 3
b1 `"
b1 w$
b1 0
b1 ?$
b1 v$
b10000 ?#
b10000 |#
b1 J#
b100 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b1100 :
b1100 B"
b1100 Z"
b11111111111100001000000010010011 a
b11111111111100001000000010010011 A"
b11111111111100001000000010010011 W"
b1 2
b1 U"
b1 _"
b1 ?
b1 X"
b1 ,$
b1 8
b1 Q"
b1 ["
b11111111111111111111111111111111 b
b11111111111111111111111111111111 C"
b11111111111111111111111111111111 V"
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
b1 X#
b1 c#
b1 n#
b1 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#136000
b1100 !%
#140000
0u
#145000
b1 K#
b10100 B#
b101 D#
b101 4#
0f
0|$
b1 /
b1 b"
b1 A$
b1 4
b1 c"
b1 @$
b1 <$
b1 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 q"
b0 d"
b10 m
b10 ?"
b10 p$
b11 G"
b11 N"
b10 L"
b10000 F"
b1100010111000110010011 E"
1H"
b1 &#
1c
b10100 e
b10100 }"
b10100 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b1 1
b1 r"
b1 .$
b1 (
b1 s"
b1 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b1100010111000110010011 `
b1100010111000110010011 <"
b1100010111000110010011 w"
b1100010111000110010011 ~"
b10000 9
b10000 :"
b10000 x"
b10000 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b0 X#
b0 c#
b0 n#
b0 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#146000
b1101 !%
#150000
0u
#155000
b0 D#
b10100 "#
b100011000000110010011 !#
b0 &#
b0 4#
b0 B#
1f
1|$
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b11 q"
b11 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
19#
b100011000000110010011 d
b100011000000110010011 {"
b100011000000110010011 A#
b0 K#
b11 C#
b0 M#
b1 g
b1 r$
b1 {$
b1 .
b1 a"
b1 x$
b1 -
b1 B$
b1 y$
b1 3
b1 `"
b1 w$
b1 0
b1 ?$
b1 v$
b10100 ?#
b10100 |#
b1 J#
b101 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b10000 :
b10000 B"
b10000 Z"
b1100010111000110010011 a
b1100010111000110010011 A"
b1100010111000110010011 W"
b11 2
b11 U"
b11 _"
b10 ?
b10 X"
b10 ,$
b10 8
b10 Q"
b10 ["
b11 b
b11 C"
b11 V"
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
b1100101000001010010011 3#
b1100101000001010010011 Z#
1-#
08#
0Y#
b10000010000001100110011 2#
b10000010000001100110011 e#
1,#
07#
0d#
b1000000001100110000001110110011 1#
b1000000001100110000001110110011 p#
1+#
06#
0o#
b10000111000001110010011 0#
b10000111000001110010011 {#
1*#
05#
0z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#156000
b1110 !%
#160000
0u
#165000
b11000 B#
b110 D#
b110 4#
0f
0|$
b11 4
b11 c"
b11 @$
b11 ;$
1,
b101 D$
b0 j"
1k"
b0 q"
b11 m
b11 ?"
b11 p$
b1 G"
b11 N"
b11 L"
b10100 F"
b100011000000110010011 E"
1H"
1c
b11000 e
b11000 }"
b11000 (#
b111100 >#
b111100 q#
b111000 =#
b111000 f#
b110100 <#
b110100 [#
b110000 ;#
b110000 P#
1H#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b11 1
b11 r"
b11 .$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b100011000000110010011 `
b100011000000110010011 <"
b100011000000110010011 w"
b100011000000110010011 ~"
b10100 9
b10100 :"
b10100 x"
b10100 $#
b0 '#
b0 ?#
b0 |#
b11 @#
b0 O#
b0 J#
b0 G#
0-#
0,#
0+#
0*#
b10011 !#
b10100 "#
b1 &#
b1 K#
b10 M#
b11 C#
b0 d
b0 {"
b0 A#
09#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#166000
b1111 !%
#170000
0u
#175000
b0 D#
b11000 "#
b1000001001001000010011 !#
b0 &#
b0 4#
b0 B#
1f
1|$
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b1 l"
b1 q"
b11 j"
1k"
b0 ;$
1,
b0 4
b0 c"
b0 @$
b101 D$
19#
b1000001001001000010011 d
b1000001001001000010011 {"
b1000001001001000010011 A#
b0 K#
b0 >#
b0 q#
b0 =#
b0 f#
b0 <#
b0 [#
b0 ;#
b0 P#
0H#
b11 3
b11 `"
b11 w$
b11 0
b11 ?$
b11 v$
b11000 ?#
b11000 |#
b10 O#
b1 J#
b110 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b10100 :
b10100 B"
b10100 Z"
b100011000000110010011 a
b100011000000110010011 A"
b100011000000110010011 W"
b11 2
b11 U"
b11 _"
b11 ?
b11 X"
b11 ,$
b11 8
b11 Q"
b11 ["
b1 b
b1 C"
b1 V"
b0 1
b0 r"
b0 .$
b110000 W#
b10 X#
18#
1Y#
b110100 b#
b10 c#
17#
1d#
b111000 m#
b10 n#
16#
1o#
b111100 x#
b10 y#
15#
1z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#176000
b10000 !%
#180000
0u
#185000
b1 K#
b11100 B#
b111 D#
b111 4#
0f
0|$
b1 /
b1 b"
b1 A$
b11 4
b11 c"
b11 @$
b1 <$
b11 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 q"
b1 m
b1 ?"
b1 p$
b10 G"
b100 N"
b1 L"
b11000 F"
b1000001001001000010011 E"
1H"
b1 &#
1c
b11100 e
b11100 }"
b11100 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b11 1
b11 r"
b11 .$
b1 (
b1 s"
b1 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b1000001001001000010011 `
b1000001001001000010011 <"
b1000001001001000010011 w"
b1000001001001000010011 ~"
b11000 9
b11000 :"
b11000 x"
b11000 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b1 X#
b1 c#
b1 n#
b1 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#186000
b10001 !%
#190000
0u
#195000
b11100 "#
b100100101001010010011 !#
b0 &#
b0 D#
1f
b0 4#
1|$
19#
b100100101001010010011 d
b100100101001010010011 {"
b100100101001010010011 A#
b0 K#
b0 B#
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b10 q"
b100 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
b1 g
b1 r$
b1 {$
b1 .
b1 a"
b1 x$
b1 -
b1 B$
b1 y$
b11 3
b11 `"
b11 w$
b11 0
b11 ?$
b11 v$
b11100 ?#
b11100 |#
b1 J#
b111 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b11000 :
b11000 B"
b11000 Z"
b1000001001001000010011 a
b1000001001001000010011 A"
b1000001001001000010011 W"
b100 2
b100 U"
b100 _"
b1 ?
b1 X"
b1 ,$
b1 8
b1 Q"
b1 ["
b10 b
b10 C"
b10 V"
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
b0 X#
b0 c#
b0 n#
b0 y#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#196000
b10010 !%
#200000
0u
#205000
b1 K#
b100000 B#
b1000 D#
b1000 4#
0f
0|$
b100 4
b100 c"
b100 @$
b100 ;$
1,
b101 D$
b0 j"
1k"
b0 q"
b100 m
b100 ?"
b100 p$
b1 G"
b101 N"
b100 L"
b11100 F"
b100100101001010010011 E"
1H"
b1 &#
1c
b100000 e
b100000 }"
b100000 (#
b10011 !#
b0 C#
b11 M#
b0 d
b0 {"
b0 A#
09#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b100 1
b100 r"
b100 .$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b100100101001010010011 `
b100100101001010010011 <"
b100100101001010010011 w"
b100100101001010010011 ~"
b11100 9
b11100 :"
b11100 x"
b11100 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b100100010000110011 3#
b100100010000110011 Z#
1-#
08#
0Y#
b101000001010000110011 2#
b101000001010000110011 e#
1,#
07#
0d#
b101000110010010110011 1#
b101000110010010110011 p#
1+#
06#
0o#
b111100111111010100010011 0#
b111100111111010100010011 {#
1*#
05#
0z#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#206000
b10011 !%
#210000
0u
#215000
b0 D#
b100000 "#
b1100101000001010010011 !#
b0 &#
b0 4#
b0 B#
1f
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b1 q"
b101 j"
1k"
b0 ;$
1,
b0 4
b0 c"
b0 @$
b101 D$
19#
b1100101000001010010011 d
b1100101000001010010011 {"
b1100101000001010010011 A#
b100 3
b100 `"
b100 w$
b100 0
b100 ?$
b100 v$
b100000 ?#
b100000 |#
b0 @#
b11 O#
b1 J#
b1000 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b11100 :
b11100 B"
b11100 Z"
b100100101001010010011 a
b100100101001010010011 A"
b100100101001010010011 W"
b101 2
b101 U"
b101 _"
b100 ?
b100 X"
b100 ,$
b100 8
b100 Q"
b100 ["
b1 b
b1 C"
b1 V"
b0 1
b0 r"
b0 .$
0-#
0,#
0+#
0*#
b0 K#
b11 M#
b0 C#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#216000
b10100 !%
#220000
0u
#225000
b1 K#
b100100 B#
b1001 D#
b1001 4#
0f
b101 4
b101 c"
b101 @$
b101 ;$
1,
b101 D$
b0 j"
1k"
b0 q"
b101 m
b101 ?"
b101 p$
b11 G"
b101 N"
b101 L"
b100000 F"
b1100101000001010010011 E"
1H"
b1 &#
1c
b100100 e
b100100 }"
b100100 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b101 1
b101 r"
b101 .$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b1100101000001010010011 `
b1100101000001010010011 <"
b1100101000001010010011 w"
b1100101000001010010011 ~"
b100000 9
b100000 :"
b100000 x"
b100000 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#226000
b10101 !%
#230000
0u
#235000
b100100 "#
b10000010000001100110011 !#
b0 &#
b0 D#
1f
b0 4#
1|$
19#
b10000010000001100110011 d
b10000010000001100110011 {"
b10000010000001100110011 A#
b0 K#
b0 B#
b0 e
b0 }"
b0 (#
0c
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 L"
b0 G"
1H"
b11 l"
b11 q"
b101 j"
1k"
b0 ;$
1,
b0 4
b0 c"
b0 @$
b101 D$
b101 3
b101 `"
b101 w$
b101 0
b101 ?$
b101 v$
b100100 ?#
b100100 |#
b1 J#
b1001 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b100000 :
b100000 B"
b100000 Z"
b1100101000001010010011 a
b1100101000001010010011 A"
b1100101000001010010011 W"
b101 2
b101 U"
b101 _"
b101 ?
b101 X"
b101 ,$
b101 8
b101 Q"
b101 ["
b11 b
b11 C"
b11 V"
b0 1
b0 r"
b0 .$
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#236000
b10110 !%
#240000
0u
#245000
b100 k
b100 @"
b100 q$
b100 M"
1O"
b1 K#
b101000 B#
b1010 D#
b1010 4#
0f
0|$
b11 /
b11 b"
b11 A$
b101 4
b101 c"
b101 @$
b11 <$
b101 ;$
1,
b101 D$
b0 j"
b0 l"
1k"
b0 q"
b110011 ;"
b10 m
b10 ?"
b10 p$
b0 G"
b110 N"
b10 L"
b100100 F"
b10000010000001100110011 E"
0H"
b1 &#
1c
b101000 e
b101000 }"
b101000 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b101 1
b101 r"
b101 .$
b11 (
b11 s"
b11 0$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
b0 b
b0 C"
b0 V"
b10000010000001100110011 `
b10000010000001100110011 <"
b10000010000001100110011 w"
b10000010000001100110011 ~"
b100100 9
b100100 :"
b100100 x"
b100100 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#246000
b10111 !%
#250000
0u
#255000
b101000 "#
b1000000001100110000001110110011 !#
b0 &#
b0 D#
1f
1H"
b0 4#
1|$
19#
b1000000001100110000001110110011 d
b1000000001100110000001110110011 {"
b1000000001100110000001110110011 A#
b0 K#
b0 B#
b10011 ;"
b0 e
b0 }"
b0 (#
0c
b0 k
b0 @"
b0 q$
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 M"
b0 L"
0O"
b110 j"
1k"
b0 <$
b0 ;$
1,
b0 /
b0 b"
b0 A$
b0 4
b0 c"
b0 @$
b101 D$
b11 g
b11 r$
b11 {$
b11 .
b11 a"
b11 x$
b11 -
b11 B$
b11 y$
b101 3
b101 `"
b101 w$
b101 0
b101 ?$
b101 v$
b101000 ?#
b101000 |#
b1 J#
b1010 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b100100 :
b100100 B"
b100100 Z"
b10000010000001100110011 a
b10000010000001100110011 A"
b10000010000001100110011 W"
b110 2
b110 U"
b110 _"
b100 >
b100 Y"
b100 -$
b100 6
b100 S"
b100 ]"
b10 ?
b10 X"
b10 ,$
b10 8
b10 Q"
b10 ["
1'
0_
b0 1
b0 r"
b0 .$
b0 (
b0 s"
b0 0$
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#256000
b11000 !%
#260000
0u
#265000
b11 k
b11 @"
b11 q$
b11 M"
1O"
b1 K#
b101100 B#
b1011 D#
b1011 4#
0f
0|$
b110 4
b110 c"
b110 @$
b110 ;$
1,
b101 D$
b0 j"
1k"
b110011 ;"
b110 m
b110 ?"
b110 p$
b0 G"
b111 N"
b110 L"
b101000 F"
b1000000001100110000001110110011 E"
0H"
b1 &#
1c
b101100 e
b101100 }"
b101100 (#
b10011 !#
b0 d
b0 {"
b0 A#
09#
b0 g
b0 r$
b0 {$
b0 .
b0 a"
b0 x$
b0 -
b0 B$
b0 y$
b0 3
b0 `"
b0 w$
b0 0
b0 ?$
b0 v$
b110 1
b110 r"
b110 .$
b10011 a
b10011 A"
b10011 W"
b0 2
b0 U"
b0 _"
b0 >
b0 Y"
b0 -$
b0 6
b0 S"
b0 ]"
b0 ?
b0 X"
b0 ,$
b0 8
b0 Q"
b0 ["
0'
1_
b1000000001100110000001110110011 `
b1000000001100110000001110110011 <"
b1000000001100110000001110110011 w"
b1000000001100110000001110110011 ~"
b101000 9
b101000 :"
b101000 x"
b101000 $#
b0 '#
b0 ?#
b0 |#
b0 J#
b0 G#
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
#270000
0u
#275000
b101100 "#
b10000111000001110010011 !#
b0 &#
b0 D#
1f
1H"
b0 4#
19#
b10000111000001110010011 d
b10000111000001110010011 {"
b10000111000001110010011 A#
b0 K#
b0 B#
b10011 ;"
b0 e
b0 }"
b0 (#
0c
b0 k
b0 @"
b0 q$
b0 m
b0 ?"
b0 p$
b10011 E"
b0 N"
b0 M"
b0 L"
0O"
b111 j"
1k"
b0 ;$
1,
b0 4
b0 c"
b0 @$
b101 D$
b110 3
b110 `"
b110 w$
b110 0
b110 ?$
b110 v$
b101100 ?#
b101100 |#
b1 J#
b1011 G#
b10011 `
b10011 <"
b10011 w"
b10011 ~"
b1 '#
b101000 :
b101000 B"
b101000 Z"
b1000000001100110000001110110011 a
b1000000001100110000001110110011 A"
b1000000001100110000001110110011 W"
b111 2
b111 U"
b111 _"
b11 >
b11 Y"
b11 -$
b11 6
b11 S"
b11 ]"
b110 ?
b110 X"
b110 ,$
b110 8
b110 Q"
b110 ["
1'
0_
b0 1
b0 r"
b0 .$
b101 o$
b10 8"
b1000000 7"
b101 G$
1u
