
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 363.043 ; gain = 100.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:21]
INFO: [Synth 8-3491] module 'debouncer' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:10' bound to instance 'button1_debounce_inst' of component 'debouncer' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:87]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:17]
	Parameter divider bound to: 499999 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:13' bound to instance 'button_clk_inst' of component 'clock_divider' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:34]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:20]
	Parameter divider bound to: 499999 - type: integer 
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/edge_detector.vhd:11' bound to instance 'edge_detect' of component 'edge_detector' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:38]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/edge_detector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (2#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/edge_detector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:17]
INFO: [Synth 8-3491] module 'debouncer' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:10' bound to instance 'button2_debounce_inst' of component 'debouncer' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:93]
INFO: [Synth 8-3491] module 'debouncer' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:10' bound to instance 'button3_debounce_inst' of component 'debouncer' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:99]
INFO: [Synth 8-3491] module 'debouncer' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/debouncer.vhd:10' bound to instance 'button4_debounce_inst' of component 'debouncer' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:105]
INFO: [Synth 8-3491] module 'FSM' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/FSM.vhd:13' bound to instance 'FSM_inst' of component 'FSM' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FSM' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/FSM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FSM' (4#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/FSM.vhd:28]
INFO: [Synth 8-3491] module 'counter' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:6' bound to instance 'counter_inst' of component 'counter' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:123]
INFO: [Synth 8-638] synthesizing module 'counter' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:24]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:69]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:113]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'counter' (5#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:24]
INFO: [Synth 8-3491] module 'segment_driver' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_driver.vhd:15' bound to instance 'segment_driver_inst' of component 'segment_driver' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:139]
INFO: [Synth 8-638] synthesizing module 'segment_driver' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_driver.vhd:25]
INFO: [Synth 8-3491] module 'seven_segment_decoder' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_decoder.vhd:10' bound to instance 'segment_decoder' of component 'seven_segment_decoder' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_driver.vhd:37]
INFO: [Synth 8-638] synthesizing module 'seven_segment_decoder' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_decoder' (6#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'segment_driver' (7#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/segment_driver.vhd:25]
	Parameter divider bound to: 30000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:13' bound to instance 'segment_clk_divider_inst' of component 'clock_divider' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:20]
	Parameter divider bound to: 30000 - type: integer 
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (7#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_level' (8#1) [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/top_level.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.051 ; gain = 156.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.051 ; gain = 156.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.051 ; gain = 156.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vend/vending machine extended/vending machine/vending machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [E:/Vend/vending machine extended/vending machine/vending machine.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vend/vending machine extended/vending machine/vending machine.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.816 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 772.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.816 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 772.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
INFO: [Synth 8-4471] merging register 'o_goal_reached_reg' into 'reached_goal_reg' [E:/Vend/vending machine extended/vending machine/vending machine.srcs/sources_1/new/counter.vhd:118]
INFO: [Synth 8-802] inferred FSM for state register 'current_anode_multiplexed_reg' in module 'segment_driver'
INFO: [Synth 8-5544] ROM "o_anodes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_anode_multiplexed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           initial_state |                              001 |                               00
          counting_state |                              010 |                               01
              done_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  anode0 |                              000 |                              000
                  anode1 |                              001 |                              001
                  anode2 |                              010 |                              010
                  anode3 |                              011 |                              011
                  anode4 |                              100 |                              100
                  anode5 |                              101 |                              101
                  anode6 |                              110 |                              110
                  anode7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_anode_multiplexed_reg' using encoding 'sequential' in module 'segment_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 8     
Module segment_driver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module clock_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "button1_debounce_inst/button_clk_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button1_debounce_inst/button_clk_inst/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button2_debounce_inst/button_clk_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button2_debounce_inst/button_clk_inst/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button3_debounce_inst/button_clk_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button3_debounce_inst/button_clk_inst/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button4_debounce_inst/button_clk_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button4_debounce_inst/button_clk_inst/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment_clk_divider_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment_clk_divider_inst/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counter_inst/sum_of_coins_inserted_bcd_reg[11]' (FDE) to 'counter_inst/sum_of_coins_inserted_bcd_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_inst/sum_of_coins_inserted_bcd_reg[10] )
INFO: [Synth 8-3886] merging instance 'counter_inst/price_of_drink_reg[1]' (FDCE) to 'counter_inst/price_of_drink_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_inst/price_of_drink_reg[2]' (FDCE) to 'counter_inst/price_of_drink_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_inst/price_of_drink_reg[3]' (FDCE) to 'counter_inst/price_of_drink_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_inst/price_of_drink_reg[7]' (FDCE) to 'counter_inst/price_of_drink_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_inst/price_of_drink_reg[0] )
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[39]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[34]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[29]' (FDPE) to 'counter_inst/o_output_to_segments_reg[21]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[24]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[19]' (FDPE) to 'counter_inst/o_output_to_segments_reg[21]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[14]' (FDPE) to 'counter_inst/o_output_to_segments_reg[21]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[9]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[4]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[38]' (FDPE) to 'counter_inst/o_output_to_segments_reg[37]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[33]' (FDCE) to 'counter_inst/o_output_to_segments_reg[32]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[23]' (FDPE) to 'counter_inst/o_output_to_segments_reg[37]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[18]' (FDCE) to 'counter_inst/o_output_to_segments_reg[32]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[32]' (FDCE) to 'counter_inst/o_output_to_segments_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[22]' (FDCE) to 'counter_inst/o_output_to_segments_reg[31]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[17]' (FDCE) to 'counter_inst/o_output_to_segments_reg[36]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[36]' (FDCE) to 'counter_inst/o_output_to_segments_reg[35]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[31]' (FDCE) to 'counter_inst/o_output_to_segments_reg[30]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[16]' (FDCE) to 'counter_inst/o_output_to_segments_reg[35]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[35]' (FDCE) to 'counter_inst/o_output_to_segments_reg[25]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[30]' (FDCE) to 'counter_inst/o_output_to_segments_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_inst/o_output_to_segments_reg[25] )
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[20]' (FDCE) to 'counter_inst/o_output_to_segments_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\segment_driver_inst/o_decimal_reg )
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[13]' (FDCE) to 'counter_inst/o_output_to_segments_reg[15]'
INFO: [Synth 8-3886] merging instance 'counter_inst/o_output_to_segments_reg[12]' (FDCE) to 'counter_inst/o_output_to_segments_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                                           | Depth x Width | Implemented As | 
+----------------------+------------------------------------------------------+---------------+----------------+
|seven_segment_decoder | o_decoded_output                                     | 32x7          | LUT            | 
|top_level             | segment_driver_inst/segment_decoder/o_decoded_output | 32x7          | LUT            | 
+----------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 772.816 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 784.082 ; gain = 521.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     3|
|4     |LUT2   |    29|
|5     |LUT3   |    24|
|6     |LUT4   |    42|
|7     |LUT5   |    43|
|8     |LUT6   |    28|
|9     |MUXF7  |     3|
|10    |FDCE   |    36|
|11    |FDPE   |     8|
|12    |FDRE   |   208|
|13    |FDSE   |     8|
|14    |IBUF   |     6|
|15    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              |   502|
|2     |  FSM_inst                 |FSM                           |    23|
|3     |  button1_debounce_inst    |debouncer                     |    60|
|4     |    button_clk_inst        |clock_divider_7               |    52|
|5     |    edge_detect            |edge_detector_8               |     4|
|6     |  button2_debounce_inst    |debouncer_0                   |    60|
|7     |    button_clk_inst        |clock_divider_5               |    52|
|8     |    edge_detect            |edge_detector_6               |     4|
|9     |  button3_debounce_inst    |debouncer_1                   |    59|
|10    |    button_clk_inst        |clock_divider_3               |    52|
|11    |    edge_detect            |edge_detector_4               |     3|
|12    |  button4_debounce_inst    |debouncer_2                   |    57|
|13    |    button_clk_inst        |clock_divider                 |    52|
|14    |    edge_detect            |edge_detector                 |     1|
|15    |  counter_inst             |counter                       |   127|
|16    |  segment_clk_divider_inst |clock_divider__parameterized1 |    52|
|17    |  segment_driver_inst      |segment_driver                |    39|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 788.660 ; gain = 172.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 788.660 ; gain = 526.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 788.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 788.660 ; gain = 538.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Vend/vending machine extended/vending machine/vending machine.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 09:37:01 2019...
