// Seed: 164615532
module module_0;
  parameter id_1 = -1;
  assign module_2.id_14 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input  supply1 _id_3
);
  logic [id_3 : 1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd58
) (
    input tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri id_5,
    input wire id_6,
    input wire id_7,
    input tri id_8,
    output supply0 id_9,
    output tri id_10
);
  assign id_3 = id_1;
  specify
    (_id_12 => id_13) = (-1  : id_13  : id_6, 1  : id_4  : 1'b0);
    (id_14 => id_15) = 1;
  endspecify
  wire [id_12 : 1] id_16;
  wire id_17;
  logic id_18;
  ;
  wire id_19;
  parameter id_20 = -1'b0;
  wire  id_21;
  logic id_22;
  module_0 modCall_1 ();
endmodule
