# RealTimeClockModule
A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
