Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Sep  3 17:43:19 2020
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1285 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.199        0.000                      0               570776        0.004        0.000                      0               570776        0.558        0.000                       0                334262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.245        0.000                      0               182680        0.010        0.000                      0               182680        1.171        0.000                       0                232886  
clk2x               0.315        0.000                      0               314368        0.010        0.000                      0               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.200        0.000                      0                65536        0.004        0.000                      0                65536  
clk           clk2x               0.199        0.000                      0                24576        0.010        0.000                      0                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_25_0/dff_e/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.074ns (2.645%)  route 2.724ns (97.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 5.534 - 3.333 ) 
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 1.204ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.201ns (routing 1.109ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.517     2.517    fsm/dff_loadingWeights/clk
    SLICE_X66Y231        FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.074     2.591 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=2779, routed)        2.724     5.315    array/pe_25_0/dff_e/loadingWeights_bufg_place
    SLICE_X59Y23         FDRE                                         r  array/pe_25_0/dff_e/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.201     5.534    array/pe_25_0/dff_e/clk
    SLICE_X59Y23         FDRE                                         r  array/pe_25_0/dff_e/q_reg[5]/C
                         clock pessimism              0.095     5.629    
                         clock uncertainty           -0.035     5.594    
    SLICE_X59Y23         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.033     5.561    array/pe_25_0/dff_e/q_reg[5]
  -------------------------------------------------------------------
                         required time                          5.561    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  0.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_0_28/dff_a/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_29/dff_a/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.054ns (31.579%)  route 0.117ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      2.384ns (routing 1.109ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.204ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.384     2.384    array/pe_0_28/dff_a/clk
    SLICE_X91Y362        FDRE                                         r  array/pe_0_28/dff_a/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y362        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.054     2.438 r  array/pe_0_28/dff_a/q_reg[4]/Q
                         net (fo=2, routed)           0.117     2.555    array/pe_0_29/dff_a/D[4]
    SLICE_X93Y362        FDRE                                         r  array/pe_0_29/dff_a/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.675     2.675    array/pe_0_29/dff_a/clk
    SLICE_X93Y362        FDRE                                         r  array/pe_0_29/dff_a/q_reg[4]/C
                         clock pessimism             -0.177     2.498    
    SLICE_X93Y362        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.545    array/pe_0_29/dff_a/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X12Y48  mem_a_0/memory_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_16/int8_quad_mac/mul/dff_ae1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.074ns (5.799%)  route 1.202ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 4.039 - 1.666 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.652ns (routing 1.215ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.120ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.652     2.652    array/pe_3_16/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X89Y274        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y274        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.074     2.726 r  array/pe_3_16/int8_quad_mac/mul/dff_ae0/q_reg[1]/Q
                         net (fo=2, routed)           1.202     3.928    array/pe_3_16/int8_quad_mac/mul/dff_ae1/D[1]
    SLICE_X89Y275        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_ae1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.373     4.039    array/pe_3_16/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X89Y275        FDRE                                         r  array/pe_3_16/int8_quad_mac/mul/dff_ae1/q_reg[1]/C
                         clock pessimism              0.207     4.246    
                         clock uncertainty           -0.035     4.210    
    SLICE_X89Y275        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.033     4.243    array/pe_3_16/int8_quad_mac/mul/dff_ae1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_21_5/int8_quad_mac/mul/dff_ae0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_21_5/int8_quad_mac/mul/dff_ae1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.055ns (33.133%)  route 0.111ns (66.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      2.178ns (routing 1.120ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.215ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.178     2.178    array/pe_21_5/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X52Y102        FDRE                                         r  array/pe_21_5/int8_quad_mac/mul/dff_ae0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.055     2.233 r  array/pe_21_5/int8_quad_mac/mul/dff_ae0/q_reg[6]/Q
                         net (fo=2, routed)           0.111     2.344    array/pe_21_5/int8_quad_mac/mul/dff_ae1/D[6]
    SLICE_X50Y103        FDRE                                         r  array/pe_21_5/int8_quad_mac/mul/dff_ae1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.450     2.450    array/pe_21_5/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X50Y103        FDRE                                         r  array/pe_21_5/int8_quad_mac/mul/dff_ae1/q_reg[6]/C
                         clock pessimism             -0.162     2.288    
    SLICE_X50Y103        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.334    array/pe_21_5/int8_quad_mac/mul/dff_ae1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X49Y207  array/pe_19_11/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X46Y205  array/pe_19_11/int8_quad_mac/mul/dff_ae1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X49Y207  array/pe_19_11/int8_quad_mac/mul/dff_ae0/q_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 array/pe_4_19/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.165ns  (logic 0.069ns (5.923%)  route 1.096ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 5.667 - 3.333 ) 
    Source Clock Delay      (SCD):    2.632ns = ( 4.298 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.215ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.109ns, distribution 1.225ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.632     4.298    array/pe_4_19/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X77Y297        FDRE                                         r  array/pe_4_19/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y297        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.367 r  array/pe_4_19/int8_quad_mac/mul/dff_ae0/q_reg[0]/Q
                         net (fo=2, routed)           1.096     5.463    array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/D[0]
    SLICE_X77Y298        FDRE                                         r  array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.334     5.667    array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X77Y298        FDRE                                         r  array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/C
                         clock pessimism              0.000     5.667    
                         clock uncertainty           -0.035     5.632    
    SLICE_X77Y298        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.032     5.664    array/pe_4_19/int8_quad_mac/mul/dff_mul_ce/q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 array/pe_0_26/int8_quad_mac/mul/dff_be0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_26/int8_quad_mac/mul/dff_mul_de/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.054ns (14.876%)  route 0.309ns (85.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.120ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.204ns, distribution 1.467ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.394     2.394    array/pe_0_26/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X93Y354        FDRE                                         r  array/pe_0_26/int8_quad_mac/mul/dff_be0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y354        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.054     2.448 r  array/pe_0_26/int8_quad_mac/mul/dff_be0/q_reg[0]/Q
                         net (fo=2, routed)           0.309     2.757    array/pe_0_26/int8_quad_mac/mul/dff_mul_de/D[0]
    SLICE_X93Y354        FDRE                                         r  array/pe_0_26/int8_quad_mac/mul/dff_mul_de/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.671     2.671    array/pe_0_26/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X93Y354        FDRE                                         r  array/pe_0_26/int8_quad_mac/mul/dff_mul_de/q_reg[0]/C
                         clock pessimism              0.000     2.671    
                         clock uncertainty            0.035     2.707    
    SLICE_X93Y354        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.753    array/pe_0_26/int8_quad_mac/mul/dff_mul_de/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 array/pe_6_10/dff_b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.148ns (12.458%)  route 1.040ns (87.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 3.968 - 1.666 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 1.204ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.120ns, distribution 1.182ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.577     2.577    array/pe_6_10/dff_b/clk
    SLICE_X78Y192        FDRE                                         r  array/pe_6_10/dff_b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.074     2.651 r  array/pe_6_10/dff_b/q_reg[3]/Q
                         net (fo=2, routed)           0.989     3.640    array/pe_6_10/int8_quad_mac/mul/q_reg[7]_7[3]
    SLICE_X78Y200        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.074     3.714 r  array/pe_6_10/int8_quad_mac/mul/q[3]_i_1__0/O
                         net (fo=1, routed)           0.051     3.765    array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/D[3]
    SLICE_X78Y200        FDRE                                         r  array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.302     3.968    array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X78Y200        FDRE                                         r  array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[3]/C
                         clock pessimism              0.000     3.968    
                         clock uncertainty           -0.035     3.933    
    SLICE_X78Y200        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.032     3.965    array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_22_5/dff_c/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.107ns (27.649%)  route 0.280ns (72.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 1.109ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.215ns, distribution 1.234ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=232885, unset)       2.154     2.154    array/pe_22_5/dff_c/clk
    SLICE_X50Y94         FDRE                                         r  array/pe_22_5/dff_c/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.057     2.211 r  array/pe_22_5/dff_c/q_reg[5]/Q
                         net (fo=2, routed)           0.251     2.462    array/pe_22_5/int8_quad_mac/mul/q_reg[7]_5[5]
    SLICE_X52Y100        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.512 r  array/pe_22_5/int8_quad_mac/mul/q[5]_i_1/O
                         net (fo=1, routed)           0.029     2.541    array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/D[5]
    SLICE_X52Y100        FDRE                                         r  array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.449     2.449    array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X52Y100        FDRE                                         r  array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/C
                         clock pessimism              0.000     2.449    
                         clock uncertainty            0.035     2.485    
    SLICE_X52Y100        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.531    array/pe_22_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.010    





