$date
	Wed Feb 28 11:29:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 6 ( opcode [5:0] $end
$var wire 3 ) op_alu [2:0] $end
$scope module camino_datos $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 10 * sum_mux [9:0] $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 6 + opcode [5:0] $end
$var wire 3 , op_alu [2:0] $end
$var wire 16 - instruccion [15:0] $end
$var wire 1 . alu_ffz $end
$var wire 8 / Sal_alu [7:0] $end
$var wire 10 0 SalPC [9:0] $end
$var wire 8 1 R2 [7:0] $end
$var wire 8 2 R1 [7:0] $end
$var wire 8 3 Mux_Sal_toBR [7:0] $end
$var wire 10 4 Mux_EntPC [9:0] $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 10 5 d [9:0] $end
$var reg 10 6 q [9:0] $end
$upscope $end
$scope module alu_cpu $end
$var wire 8 7 y [7:0] $end
$var wire 1 . zero $end
$var wire 3 8 op_alu [2:0] $end
$var wire 8 9 b [7:0] $end
$var wire 8 : a [7:0] $end
$var reg 8 ; s [7:0] $end
$upscope $end
$scope module banco_registros $end
$var wire 1 ! clk $end
$var wire 4 < ra1 [3:0] $end
$var wire 4 = ra2 [3:0] $end
$var wire 4 > wa3 [3:0] $end
$var wire 1 % we3 $end
$var wire 8 ? wd3 [7:0] $end
$var wire 8 @ rd2 [7:0] $end
$var wire 8 A rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 . d $end
$var wire 1 " reset $end
$var wire 1 $ carga $end
$var reg 1 # q $end
$upscope $end
$scope module memoria $end
$var wire 10 B a [9:0] $end
$var wire 1 ! clk $end
$var wire 16 C rd [15:0] $end
$upscope $end
$scope module multiplexor_A $end
$var wire 10 D d0 [9:0] $end
$var wire 10 E y [9:0] $end
$var wire 1 ' s $end
$var wire 10 F d1 [9:0] $end
$upscope $end
$scope module multiplexor_B $end
$var wire 8 G d0 [7:0] $end
$var wire 8 H d1 [7:0] $end
$var wire 8 I y [7:0] $end
$var wire 1 & s $end
$upscope $end
$scope module sumador_A $end
$var wire 10 J a [9:0] $end
$var wire 10 K b [9:0] $end
$var wire 10 L y [9:0] $end
$upscope $end
$upscope $end
$scope module unidad_control $end
$var wire 6 M opcode [5:0] $end
$var wire 1 # z $end
$var reg 3 N op_alu [2:0] $end
$var reg 1 ' s_inc $end
$var reg 1 & s_inm $end
$var reg 1 % we3 $end
$var reg 1 $ wez $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 O \regb[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 P \regb[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 Q \regb[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 R \regb[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 S \regb[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 T \regb[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 U \regb[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 V \regb[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 W \regb[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 X \regb[10] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 Y \regb[11] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 Z \regb[12] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 [ \regb[13] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b1 L
b1 K
b0 J
b10 I
b10 H
b0 G
b1 F
b1 E
b100001 D
b100001 C
b0 B
b0 A
b0 @
b10 ?
b1 >
b10 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b1 5
b1 4
b10 3
b0 2
b0 1
b0 0
b0 /
1.
b100001 -
b0 ,
b0 +
b1 *
b0 )
b0 (
1'
1&
1%
1$
0#
1"
1!
$end
#1000
0"
#3000
0!
#6000
b1 3
b1 ?
b1 I
b10 1
b10 9
b10 @
b1 H
b10 >
b1 =
b10010 D
b10 4
b10 5
b10 E
1#
b10010 -
b10010 C
b10 *
b10 F
b10 L
b1 0
b1 6
b1 B
b1 J
b10 O
1!
#9000
0!
#12000
0.
b1 /
b1 7
b1 ;
b1 G
b11 )
b11 ,
b11 8
b11 N
0&
b1 3
b1 ?
b1 I
b1 1
b1 9
b1 @
b10 2
b10 :
b10 A
b101100 (
b101100 +
b101100 M
b10010 H
b1 >
b10 =
b1 <
b100100001 D
b11 4
b11 5
b11 E
b1011000100100001 -
b1011000100100001 C
b11 *
b11 F
b11 L
b10 0
b10 6
b10 B
b10 J
b1 P
1!
#15000
0!
#18000
1.
b0 3
b0 ?
b0 I
b0 /
b0 7
b0 ;
b0 G
b0 1
b0 9
b0 @
b0 )
b0 ,
b0 8
b0 N
0$
0%
0'
b1010 (
b1010 +
b1010 M
b10000000 H
b11 >
b0 =
b1000 <
b11 D
b11 4
b11 5
b11 E
b0 2
b0 :
b0 A
0#
b10100000000011 -
b10100000000011 C
b100 *
b100 F
b100 L
b11 0
b11 6
b11 B
b11 J
b1 O
1!
#21000
0!
#24000
1!
#27000
0!
#30000
1!
#33000
0!
#36000
1!
#39000
0!
#42000
1!
#45000
0!
#48000
1!
#51000
0!
#54000
1!
#57000
0!
#60000
1!
#63000
0!
#66000
1!
#69000
0!
#72000
1!
#75000
0!
#78000
1!
#81000
0!
#84000
1!
#87000
0!
#90000
1!
#93000
0!
#96000
1!
#99000
0!
#102000
1!
#105000
0!
#108000
1!
#111000
0!
#114000
1!
#117000
0!
#120000
1!
#123000
0!
#126000
1!
#129000
0!
#132000
1!
#135000
0!
#138000
1!
#141000
0!
#144000
1!
#147000
0!
#150000
1!
#153000
0!
#156000
1!
#159000
0!
#162000
1!
#165000
0!
#168000
1!
#171000
0!
#174000
1!
#177000
0!
#180000
1!
#183000
0!
#186000
1!
#189000
0!
#192000
1!
#195000
0!
#198000
1!
#201000
0!
#204000
1!
#207000
0!
#210000
1!
#213000
0!
#216000
1!
#219000
0!
#222000
1!
#225000
0!
#228000
1!
#231000
0!
#234000
1!
#237000
0!
#240000
1!
#243000
0!
#246000
1!
#249000
0!
#252000
1!
#255000
0!
#258000
1!
#261000
0!
#264000
1!
#267000
0!
#270000
1!
#273000
0!
#276000
1!
#279000
0!
#282000
1!
#285000
0!
#288000
1!
#291000
0!
#294000
1!
#297000
0!
#300000
1!
