--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X88Y58.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.535ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      9.535ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.497   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.X       Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y60.G2      net (fanout=2)        0.406   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y60.X       Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X72Y51.G2      net (fanout=1)        2.208   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X72Y51.X       Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X88Y58.F1      net (fanout=1)        1.782   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X88Y58.CLK     Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (4.642ns logic, 4.893ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y63.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.304ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.497   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.X       Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y63.BY      net (fanout=2)        0.979   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y63.CLK     Tdick                 0.382   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.828ns logic, 1.476ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X89Y62.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.076ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.497   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.CLK     Tfck                  0.837   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.579ns logic, 0.497ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X89Y62.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.508ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.594   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.398   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.CLK     Tckf        (-Th)    -0.516   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (1.110ns logic, 0.398ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y63.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.490ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.594   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.398   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.X       Tilo                  0.563   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y63.BY      net (fanout=2)        0.783   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y63.CLK     Tckdi       (-Th)    -0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.309ns logic, 1.181ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X88Y58.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.475ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.475ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.YQ      Tcklo                 0.594   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X89Y62.F1      net (fanout=1)        0.398   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X89Y62.X       Tilo                  0.563   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X88Y60.G2      net (fanout=2)        0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y60.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X72Y51.G2      net (fanout=1)        1.766   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X72Y51.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X88Y58.F1      net (fanout=1)        1.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X88Y58.CLK     Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (3.561ns logic, 3.914ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X88Y62.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.102ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.102ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.YQ      Tcko                  0.652   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X78Y83.G3      net (fanout=5)        1.097   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X78Y83.Y       Tilo                  0.759   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X78Y67.G1      net (fanout=10)       1.614   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X78Y67.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X88Y62.CLK     net (fanout=4)        1.221   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (2.170ns logic, 3.932ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.099ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.099ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.XQ      Tcko                  0.592   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X78Y83.G2      net (fanout=4)        1.154   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X78Y83.Y       Tilo                  0.759   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X78Y67.G1      net (fanout=10)       1.614   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X78Y67.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X88Y62.CLK     net (fanout=4)        1.221   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (2.110ns logic, 3.989ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.055ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.055ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.XQ      Tcko                  0.592   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X78Y83.G1      net (fanout=5)        1.110   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X78Y83.Y       Tilo                  0.759   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X78Y67.G1      net (fanout=10)       1.614   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X78Y67.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X88Y62.CLK     net (fanout=4)        1.221   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (2.110ns logic, 3.945ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.830ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X88Y107.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y107.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X88Y107.BY     net (fanout=7)        0.796   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X88Y107.CLK    Tdick                 0.382   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.034ns logic, 0.796ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X88Y107.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y107.YQ     Tcko                  0.522   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X88Y107.BY     net (fanout=7)        0.637   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X88Y107.CLK    Tckdi       (-Th)    -0.152   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.674ns logic, 0.637ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 674 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.541ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_6 (SLICE_X58Y37.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X62Y38.G2      net (fanout=4)        1.831   SCCB/scaler<4>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (3.484ns logic, 4.017ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y32.XQ      Tcko                  0.591   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X62Y38.G3      net (fanout=4)        1.706   SCCB/scaler<1>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (3.423ns logic, 3.892ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_3 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_3 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.XQ      Tcko                  0.592   SCCB/scaler<3>
                                                       SCCB/scaler_3
    SLICE_X62Y38.G4      net (fanout=4)        1.220   SCCB/scaler<3>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (3.424ns logic, 3.406ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_5 (SLICE_X58Y37.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X62Y38.G2      net (fanout=4)        1.831   SCCB/scaler<4>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (3.484ns logic, 4.017ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/data_sr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/data_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y32.XQ      Tcko                  0.591   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X62Y38.G3      net (fanout=4)        1.706   SCCB/scaler<1>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (3.423ns logic, 3.892ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_3 (FF)
  Destination:          SCCB/data_sr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_3 to SCCB/data_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.XQ      Tcko                  0.592   SCCB/scaler<3>
                                                       SCCB/scaler_3
    SLICE_X62Y38.G4      net (fanout=4)        1.220   SCCB/scaler<3>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X58Y37.CE      net (fanout=32)       1.742   SCCB/busy_sr_not0003
    SLICE_X58Y37.CLK     Tceck                 0.555   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (3.424ns logic, 3.406ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_14 (SLICE_X61Y28.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X62Y38.G2      net (fanout=4)        1.831   SCCB/scaler<4>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X61Y28.CE      net (fanout=32)       1.303   SCCB/busy_sr_not0003
    SLICE_X61Y28.CLK     Tceck                 0.555   SCCB/data_sr<14>
                                                       SCCB/data_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (3.484ns logic, 3.578ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/data_sr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/data_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y32.XQ      Tcko                  0.591   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X62Y38.G3      net (fanout=4)        1.706   SCCB/scaler<1>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X61Y28.CE      net (fanout=32)       1.303   SCCB/busy_sr_not0003
    SLICE_X61Y28.CLK     Tceck                 0.555   SCCB/data_sr<14>
                                                       SCCB/data_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.876ns (3.423ns logic, 3.453ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_3 (FF)
  Destination:          SCCB/data_sr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_3 to SCCB/data_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.XQ      Tcko                  0.592   SCCB/scaler<3>
                                                       SCCB/scaler_3
    SLICE_X62Y38.G4      net (fanout=4)        1.220   SCCB/scaler<3>
    SLICE_X62Y38.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00004
    SLICE_X62Y39.G4      net (fanout=1)        0.086   SCCB/scaler_and00004
    SLICE_X62Y39.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X62Y39.F4      net (fanout=9)        0.358   SCCB/scaler_and0000
    SLICE_X62Y39.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X61Y28.CE      net (fanout=32)       1.303   SCCB/busy_sr_not0003
    SLICE_X61Y28.CLK     Tceck                 0.555   SCCB/data_sr<14>
                                                       SCCB/data_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (3.424ns logic, 2.967ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_27 (SLICE_X67Y34.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_26 (FF)
  Destination:          SCCB/busy_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_26 to SCCB/busy_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y34.YQ      Tcko                  0.470   SCCB/busy_sr<27>
                                                       SCCB/busy_sr_26
    SLICE_X67Y34.F4      net (fanout=1)        0.291   SCCB/busy_sr<26>
    SLICE_X67Y34.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<27>
                                                       SCCB/Mmux_busy_sr_mux0001271
                                                       SCCB/busy_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_2 (SLICE_X61Y37.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_1 (FF)
  Destination:          SCCB/data_sr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_1 to SCCB/data_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y37.YQ      Tcko                  0.470   SCCB/data_sr<2>
                                                       SCCB/data_sr_1
    SLICE_X61Y37.F4      net (fanout=1)        0.291   SCCB/data_sr<1>
    SLICE_X61Y37.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<2>
                                                       SCCB/Mmux_data_sr_mux0001221
                                                       SCCB/data_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_25 (SLICE_X67Y35.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_24 (FF)
  Destination:          SCCB/busy_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_24 to SCCB/busy_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y35.YQ      Tcko                  0.470   SCCB/busy_sr<25>
                                                       SCCB/busy_sr_24
    SLICE_X67Y35.F3      net (fanout=1)        0.306   SCCB/busy_sr<24>
    SLICE_X67Y35.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<25>
                                                       SCCB/Mmux_busy_sr_mux0001291
                                                       SCCB/busy_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.986ns logic, 0.306ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1354 paths analyzed, 543 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y7.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      13.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y36.YQ      Tcko                  0.652   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF
    RAMB16_X1Y7.DIB0     net (fanout=1)       12.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<6>
    RAMB16_X1Y7.CLKB     Tbdck                 0.227   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                     13.384ns (0.879ns logic, 12.505ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y8.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      9.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y33.XQ      Tcko                  0.592   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB16_X1Y8.ADDRB3   net (fanout=9)        8.178   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB16_X1Y8.CLKB     Tback                 0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      9.147ns (0.969ns logic, 8.178ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y7.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     33.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          41.667ns
  Data Path Delay:      8.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf falling at 20.833ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y33.XQ      Tcko                  0.592   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB16_X1Y7.ADDRB3   net (fanout=9)        7.418   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB16_X1Y7.CLKB     Tback                 0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (0.969ns logic, 7.418ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y8.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 0)
  Clock Path Skew:      1.866ns (3.000 - 1.134)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y37.XQ      Tcko                  0.474   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    RAMB16_X1Y8.ADDRB1   net (fanout=9)        1.861   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
    RAMB16_X1Y8.CLKB     Tbcka       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.343ns logic, 1.861ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y8.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 0)
  Clock Path Skew:      1.847ns (3.000 - 1.153)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y38.XQ      Tcko                  0.473   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR
    RAMB16_X1Y8.ADDRB13  net (fanout=9)        1.872   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<13>
    RAMB16_X1Y8.CLKB     Tbcka       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.342ns logic, 1.872ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAMB16_X1Y8.ADDRB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 0)
  Clock Path Skew:      1.874ns (3.000 - 1.126)
  Source Clock:         ov7670_pclk1buf falling at 62.500ns
  Destination Clock:    ov7670_pclk1buf falling at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y33.YQ      Tcko                  0.522   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X1Y8.ADDRB2   net (fanout=9)        1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X1Y8.CLKB     Tbcka       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s1_if.ram_rt1_s1_s1_i.B
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.391ns logic, 1.892ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1543 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.819ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y10.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.779ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.YQ      Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X52Y31.G1      net (fanout=8)        1.745   inst_addrgen1/addr<14>
    SLICE_X52Y31.Y       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>11
    SLICE_X53Y31.G2      net (fanout=5)        0.158   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_11_o<4>1
    SLICE_X53Y31.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X0Y10.ENB     net (fanout=1)        3.991   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y10.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.779ns (2.885ns logic, 5.894ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_17 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_17 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.XQ      Tcko                  0.592   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_17
    SLICE_X53Y31.G4      net (fanout=22)       2.480   inst_addrgen1/addr<17>
    SLICE_X53Y31.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X0Y10.ENB     net (fanout=1)        3.991   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y10.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (2.066ns logic, 6.471ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_18 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_18 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y34.YQ      Tcko                  0.652   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_18
    SLICE_X53Y31.G3      net (fanout=22)       2.136   inst_addrgen1/addr<18>
    SLICE_X53Y31.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<14>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_3_o<4>1
    RAMB16_X0Y10.ENB     net (fanout=1)        3.991   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y10.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (2.126ns logic, 6.127ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.YQ      Tcko                  0.587   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_6
    RAMB16_X0Y5.ADDRB6   net (fanout=21)       7.428   inst_addrgen1/addr<6>
    RAMB16_X0Y5.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (0.964ns logic, 7.428ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.XQ      Tcko                  0.591   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_7
    RAMB16_X0Y5.ADDRB7   net (fanout=21)       7.274   inst_addrgen1/addr<7>
    RAMB16_X0Y5.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (0.968ns logic, 7.274ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (SLICE_X50Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_17 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_17 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.XQ      Tcko                  0.474   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_17
    SLICE_X50Y43.BX      net (fanout=22)       0.491   inst_addrgen1/addr<17>
    SLICE_X50Y43.CLK     Tckdi       (-Th)    -0.134   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.608ns logic, 0.491ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (SLICE_X50Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_16 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_16 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.YQ      Tcko                  0.522   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_16
    SLICE_X50Y43.BY      net (fanout=22)       0.499   inst_addrgen1/addr<16>
    SLICE_X50Y43.CLK     Tckdi       (-Th)    -0.152   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.674ns logic, 0.499ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X50Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.YQ      Tcko                  0.522   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X50Y41.BY      net (fanout=8)        0.513   inst_addrgen1/addr<14>
    SLICE_X50Y41.CLK     Tckdi       (-Th)    -0.152   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.674ns logic, 0.513ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X33Y16.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X33Y16.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/hcnt<1>/SR
  Logical resource: inst_vgatiming/hcnt_1/SR
  Location pin: SLICE_X34Y15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1041 paths analyzed, 407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.592ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X54Y38.BX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X54Y42.F1      net (fanout=19)       1.348   inst_ov7670capt1/latched_vsync
    SLICE_X54Y42.X       Tilo                  0.759   inst_ov7670capt1/address_5_1
                                                       inst_ov7670capt1/address_mux0001<13>1
    SLICE_X54Y38.BX      net (fanout=1)        0.928   inst_ov7670capt1/address_mux0001<13>
    SLICE_X54Y38.CLK     Tdick                 0.360   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.771ns logic, 2.276ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.665ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y38.YQ      Tcko                  0.652   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    SLICE_X56Y43.F3      net (fanout=22)       0.967   inst_ov7670capt1/address<4>
    SLICE_X56Y43.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>152
                                                       inst_ov7670capt1/address_mux0001<0>152
    SLICE_X54Y36.G1      net (fanout=1)        0.668   inst_ov7670capt1/address_mux0001<0>152
    SLICE_X54Y36.Y       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>192
                                                       inst_ov7670capt1/address_mux0001<0>155
    SLICE_X54Y36.F2      net (fanout=1)        0.681   inst_ov7670capt1/address_mux0001<0>155/O
    SLICE_X54Y36.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>192
                                                       inst_ov7670capt1/address_mux0001<0>192
    SLICE_X54Y42.F2      net (fanout=19)       1.373   inst_ov7670capt1/address_mux0001<0>192
    SLICE_X54Y42.X       Tilo                  0.759   inst_ov7670capt1/address_5_1
                                                       inst_ov7670capt1/address_mux0001<13>1
    SLICE_X54Y38.BX      net (fanout=1)        0.928   inst_ov7670capt1/address_mux0001<13>
    SLICE_X54Y38.CLK     Tdick                 0.360   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (4.048ns logic, 4.617ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_14 (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      8.331ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_14 to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y43.YQ      Tcko                  0.652   inst_ov7670capt1/address<15>
                                                       inst_ov7670capt1/address_14
    SLICE_X56Y43.F1      net (fanout=8)        0.633   inst_ov7670capt1/address<14>
    SLICE_X56Y43.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>152
                                                       inst_ov7670capt1/address_mux0001<0>152
    SLICE_X54Y36.G1      net (fanout=1)        0.668   inst_ov7670capt1/address_mux0001<0>152
    SLICE_X54Y36.Y       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>192
                                                       inst_ov7670capt1/address_mux0001<0>155
    SLICE_X54Y36.F2      net (fanout=1)        0.681   inst_ov7670capt1/address_mux0001<0>155/O
    SLICE_X54Y36.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>192
                                                       inst_ov7670capt1/address_mux0001<0>192
    SLICE_X54Y42.F2      net (fanout=19)       1.373   inst_ov7670capt1/address_mux0001<0>192
    SLICE_X54Y42.X       Tilo                  0.759   inst_ov7670capt1/address_5_1
                                                       inst_ov7670capt1/address_mux0001<13>1
    SLICE_X54Y38.BX      net (fanout=1)        0.928   inst_ov7670capt1/address_mux0001<13>
    SLICE_X54Y38.CLK     Tdick                 0.360   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (4.048ns logic, 4.283ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_3 (SLICE_X52Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X66Y42.F4      net (fanout=1)        0.364   inst_ov7670capt1/latched_vsync_1
    SLICE_X66Y42.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X52Y36.CE      net (fanout=10)       1.551   inst_ov7670capt1/address_not0001
    SLICE_X52Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.966ns logic, 1.915ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y42.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X66Y42.F2      net (fanout=22)       0.601   inst_ov7670capt1/we_reg
    SLICE_X66Y42.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X52Y36.CE      net (fanout=10)       1.551   inst_ov7670capt1/address_not0001
    SLICE_X52Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.966ns logic, 2.152ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_2 (SLICE_X52Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X66Y42.F4      net (fanout=1)        0.364   inst_ov7670capt1/latched_vsync_1
    SLICE_X66Y42.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X52Y36.CE      net (fanout=10)       1.551   inst_ov7670capt1/address_not0001
    SLICE_X52Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_2
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.966ns logic, 1.915ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y42.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X66Y42.F2      net (fanout=22)       0.601   inst_ov7670capt1/we_reg
    SLICE_X66Y42.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X52Y36.CE      net (fanout=10)       1.551   inst_ov7670capt1/address_not0001
    SLICE_X52Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_2
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.966ns logic, 2.152ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.172 - 0.077)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y42.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y4.DIA0     net (fanout=20)       1.168   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (0.348ns logic, 1.168ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.168 - 0.077)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y42.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y5.DIA0     net (fanout=20)       1.175   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.348ns logic, 1.175ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X60Y42.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y42.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X60Y42.F4      net (fanout=1)        0.471   inst_ov7670capt1/d_latch<0>
    SLICE_X60Y42.CLK     Tckf        (-Th)    -0.560   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (1.082ns logic, 0.471ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a_0 = PERIOD TIMEGRP "clock3a_0" TS_ov7670_pclk1 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X54Y41.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X54Y41.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X54Y41.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      7.541ns|      2.205ns|            0|            0|         5982|         1543|
| TS_clk251                     |     40.000ns|      8.819ns|          N/A|            0|            0|         1543|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.592ns|            0|            0|         1354|         1041|
| TS_clock3a_0                  |     41.667ns|      9.592ns|          N/A|            0|            0|         1041|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.819|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    9.592|    4.097|         |   13.434|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9935 paths, 0 nets, and 3378 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.830ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 11 00:22:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



