--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml cbmia_top.twx cbmia_top.ncd -o cbmia_top.twr cbmia_top.pcf

Design file:              cbmia_top.ncd
Physical constraint file: cbmia_top.pcf
Device,package,speed:     xc3s1500,fg456,-4 (PRODUCTION 1.39 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;

 318626 paths analyzed, 13660 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.905ns.
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3 (SLICE_X17Y54.G2), 1234 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_4 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.905ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_4 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_4
                                                       cmp_plx_to_mem_interface/LAReg_4_4
    SLICE_X25Y64.F1      net (fanout=16)       4.538   cmp_plx_to_mem_interface/LAReg_4_4
    SLICE_X25Y64.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y65.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y65.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X45Y30.G1      net (fanout=26)       5.072   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X45Y30.Y       Tilo                  0.551   N1267
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X18Y55.F1      net (fanout=27)       5.212   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X18Y55.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.BX      net (fanout=2)        1.327   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.X       Tbxx                  0.621   N1355
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>194_SW0
    SLICE_X17Y54.G2      net (fanout=1)        0.468   N1355
    SLICE_X17Y54.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<3>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>2481
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    -------------------------------------------------  ---------------------------
    Total                                     20.905ns (4.288ns logic, 16.617ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_9_3 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_9_3 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y78.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_9_3
                                                       cmp_plx_to_mem_interface/LAReg_9_3
    SLICE_X23Y67.G1      net (fanout=14)       2.809   cmp_plx_to_mem_interface/LAReg_9_3
    SLICE_X23Y67.COUT    Topcyg                1.039   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_lut<3>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>_6
    SLICE_X23Y68.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
    SLICE_X23Y68.XB      Tcinxb                0.320   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<4>_4
    SLICE_X45Y30.G3      net (fanout=26)       4.845   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
    SLICE_X45Y30.Y       Tilo                  0.551   N1267
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X18Y55.F1      net (fanout=27)       5.212   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X18Y55.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.BX      net (fanout=2)        1.327   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.X       Tbxx                  0.621   N1355
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>194_SW0
    SLICE_X17Y54.G2      net (fanout=1)        0.468   N1355
    SLICE_X17Y54.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<3>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>2481
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (4.492ns logic, 14.661ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_8_3 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.963ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_8_3 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_8_3
                                                       cmp_plx_to_mem_interface/LAReg_8_3
    SLICE_X23Y67.G2      net (fanout=19)       2.619   cmp_plx_to_mem_interface/LAReg_8_3
    SLICE_X23Y67.COUT    Topcyg                1.039   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_lut<3>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>_6
    SLICE_X23Y68.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
    SLICE_X23Y68.XB      Tcinxb                0.320   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<4>_4
    SLICE_X45Y30.G3      net (fanout=26)       4.845   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
    SLICE_X45Y30.Y       Tilo                  0.551   N1267
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X18Y55.F1      net (fanout=27)       5.212   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X18Y55.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.BX      net (fanout=2)        1.327   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>34
    SLICE_X15Y55.X       Tbxx                  0.621   N1355
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>194_SW0
    SLICE_X17Y54.G2      net (fanout=1)        0.468   N1355
    SLICE_X17Y54.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<3>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<3>2481
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_3
    -------------------------------------------------  ---------------------------
    Total                                     18.963ns (4.492ns logic, 14.471ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7 (SLICE_X24Y27.BX), 1755 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_11 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.720ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.637 - 0.683)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_11 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_11
    SLICE_X46Y83.G2      net (fanout=39)       3.550   cmp_plx_to_mem_interface/LAReg<11>
    SLICE_X46Y83.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0015
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<7>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<7>
    SLICE_X41Y44.G3      net (fanout=11)       5.172   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0015
    SLICE_X41Y44.Y       Tilo                  0.551   N1239
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>151
    SLICE_X29Y26.F3      net (fanout=26)       2.371   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N248
    SLICE_X29Y26.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.F3      net (fanout=2)        1.253   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.X       Tilo                  0.608   N2015
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW1_F
    SLICE_X34Y39.G1      net (fanout=1)        0.531   N2015
    SLICE_X34Y39.Y       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11
    SLICE_X34Y39.F1      net (fanout=1)        0.587   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11/O
    SLICE_X34Y39.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.BX      net (fanout=1)        1.811   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.CLK     Tdick                 0.703   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<7>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>2431
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    -------------------------------------------------  ---------------------------
    Total                                     20.720ns (5.445ns logic, 15.275ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.246ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.637 - 0.683)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X46Y83.G1      net (fanout=83)       3.076   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X46Y83.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0015
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<7>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<7>
    SLICE_X41Y44.G3      net (fanout=11)       5.172   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0015
    SLICE_X41Y44.Y       Tilo                  0.551   N1239
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>151
    SLICE_X29Y26.F3      net (fanout=26)       2.371   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N248
    SLICE_X29Y26.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.F3      net (fanout=2)        1.253   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.X       Tilo                  0.608   N2015
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW1_F
    SLICE_X34Y39.G1      net (fanout=1)        0.531   N2015
    SLICE_X34Y39.Y       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11
    SLICE_X34Y39.F1      net (fanout=1)        0.587   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11/O
    SLICE_X34Y39.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.BX      net (fanout=1)        1.811   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.CLK     Tdick                 0.703   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<7>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>2431
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    -------------------------------------------------  ---------------------------
    Total                                     20.246ns (5.445ns logic, 14.801ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_4 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.830ns (Levels of Logic = 10)
  Clock Path Skew:      -0.096ns (0.637 - 0.733)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_4 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_4
                                                       cmp_plx_to_mem_interface/LAReg_4_4
    SLICE_X32Y69.G3      net (fanout=16)       2.941   cmp_plx_to_mem_interface/LAReg_4_4
    SLICE_X32Y69.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>11
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_lut<3>13_INV_0
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>_12
    SLICE_X32Y70.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>11
    SLICE_X32Y70.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<5>1
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<4>_10
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<5>_2
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<5>1
    SLICE_X32Y71.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0014
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<6>_0
    SLICE_X36Y54.G4      net (fanout=6)        1.703   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0014
    SLICE_X36Y54.Y       Tilo                  0.608   N467
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut_and00141
    SLICE_X29Y26.G2      net (fanout=48)       3.494   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut_and0014
    SLICE_X29Y26.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>54
    SLICE_X29Y26.F2      net (fanout=1)        0.897   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>54/O
    SLICE_X29Y26.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.F3      net (fanout=2)        1.253   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>57
    SLICE_X34Y36.X       Tilo                  0.608   N2015
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW1_F
    SLICE_X34Y39.G1      net (fanout=1)        0.531   N2015
    SLICE_X34Y39.Y       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11
    SLICE_X34Y39.F1      net (fanout=1)        0.587   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>156_SW11/O
    SLICE_X34Y39.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.BX      net (fanout=1)        1.811   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>189
    SLICE_X24Y27.CLK     Tdick                 0.703   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<7>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<7>2431
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_7
    -------------------------------------------------  ---------------------------
    Total                                     19.830ns (6.613ns logic, 13.217ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13 (SLICE_X46Y72.G1), 2099 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.518ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X62Y102.G1     net (fanout=83)       6.244   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X62Y102.COUT   Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>_2
    SLICE_X62Y103.CIN    net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
    SLICE_X62Y103.XB     Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<6>_2
    SLICE_X56Y113.G1     net (fanout=3)        1.947   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
    SLICE_X56Y113.Y      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>64
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161_1
    SLICE_X56Y104.G3     net (fanout=32)       1.292   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161
    SLICE_X56Y104.Y      Tilo                  0.608   N705
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>64
    SLICE_X59Y106.G1     net (fanout=2)        0.976   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>64
    SLICE_X59Y106.X      Tif5x                 0.911   N706
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>81_SW1
    SLICE_X54Y96.F3      net (fanout=1)        1.157   N706
    SLICE_X54Y96.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.F1      net (fanout=1)        2.369   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164
    SLICE_X46Y72.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164/O
    SLICE_X46Y72.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    -------------------------------------------------  ---------------------------
    Total                                     20.518ns (6.289ns logic, 14.229ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.783ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X62Y102.G1     net (fanout=83)       6.244   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X62Y102.COUT   Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>_2
    SLICE_X62Y103.CIN    net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
    SLICE_X62Y103.XB     Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<6>_2
    SLICE_X56Y113.G1     net (fanout=3)        1.947   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
    SLICE_X56Y113.Y      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>64
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161_1
    SLICE_X59Y109.F2     net (fanout=32)       0.937   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161
    SLICE_X59Y109.X      Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
    SLICE_X56Y104.F1     net (fanout=2)        0.913   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
    SLICE_X56Y104.X      Tilo                  0.608   N705
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>81_SW0
    SLICE_X54Y96.F2      net (fanout=1)        1.200   N705
    SLICE_X54Y96.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.F1      net (fanout=1)        2.369   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164
    SLICE_X46Y72.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164/O
    SLICE_X46Y72.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    -------------------------------------------------  ---------------------------
    Total                                     19.783ns (5.929ns logic, 13.854ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_10 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.469ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_10 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<11>
                                                       cmp_plx_to_mem_interface/LAReg_10
    SLICE_X62Y102.G1     net (fanout=83)       6.244   cmp_plx_to_mem_interface/LAReg<10>
    SLICE_X62Y102.COUT   Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<5>3
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>_2
    SLICE_X62Y103.CIN    net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<5>3
    SLICE_X62Y103.XB     Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<6>_2
    SLICE_X56Y113.G1     net (fanout=3)        1.947   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0021
    SLICE_X56Y113.Y      Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>64
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161_1
    SLICE_X59Y109.F2     net (fanout=32)       0.937   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161
    SLICE_X59Y109.X      Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
    SLICE_X59Y106.BX     net (fanout=2)        0.629   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>65
    SLICE_X59Y106.X      Tbxx                  0.621   N706
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>81_SW1
    SLICE_X54Y96.F3      net (fanout=1)        1.157   N706
    SLICE_X54Y96.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.F1      net (fanout=1)        2.369   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>98
    SLICE_X46Y72.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164
    SLICE_X46Y72.G1      net (fanout=1)        0.244   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>164/O
    SLICE_X46Y72.CLK     Tgck                  0.690   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<13>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<13>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_13
    -------------------------------------------------  ---------------------------
    Total                                     19.469ns (5.942ns logic, 13.527ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_13_3 (SLICE_X13Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/tx_buffer_13_0 (FF)
  Destination:          cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_13_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.795 - 0.621)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/tx_buffer_13_0 to cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_13_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.YQ      Tcko                  0.576   cmp_mil1553_core/tx_buffer_13_1
                                                       cmp_mil1553_core/tx_buffer_13_0
    SLICE_X13Y32.BY      net (fanout=4)        0.523   cmp_mil1553_core/tx_buffer_13_0
    SLICE_X13Y32.CLK     Tckdi       (-Th)     0.237   cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_13_3
                                                       cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_13_3
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.339ns logic, 0.523ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/unique_id_21 (SLICE_X62Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_one_wire_ds1822/Id_21 (FF)
  Destination:          cmp_mil1553_core/unique_id_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.567 - 0.488)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_one_wire_ds1822/Id_21 to cmp_mil1553_core/unique_id_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_one_wire_ds1822/Id<21>
                                                       cmp_mil1553_core/cmp_one_wire_ds1822/Id_21
    SLICE_X62Y58.BX      net (fanout=1)        0.507   cmp_mil1553_core/cmp_one_wire_ds1822/Id<21>
    SLICE_X62Y58.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/unique_id<21>
                                                       cmp_mil1553_core/unique_id_21
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.293ns logic, 0.507ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/rx_buffer_7_13 (SLICE_X76Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_7_13 (FF)
  Destination:          cmp_mil1553_core/rx_buffer_7_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.149 - 0.086)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_7_13 to cmp_mil1553_core/rx_buffer_7_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y83.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_7_13
                                                       cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_7_13
    SLICE_X76Y84.BX      net (fanout=1)        0.507   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_7_13
    SLICE_X76Y84.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/rx_buffer_7_13
                                                       cmp_mil1553_core/rx_buffer_7_13
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.293ns logic, 0.507ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_31_0/CLK
  Logical resource: cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_31_0/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_31_0/CLK
  Logical resource: cmp_mil1553_core/cmp_mil1553_tx/cmp_mil1553_serialiser/tx_buffer_encoded_31_0/CK
  Location pin: SLICE_X30Y26.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: cmp_mil1553_core/cmp_monostable_led2/s_monostable_cnt<0>/CLK
  Logical resource: cmp_mil1553_core/cmp_monostable_led2/s_monostable_cnt_0/CK
  Location pin: SLICE_X32Y116.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   20.905|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318626 paths, 0 nets, and 27818 connections

Design statistics:
   Minimum period:  20.905ns{1}   (Maximum frequency:  47.835MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 26 14:40:53 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



