{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689132966024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689132966025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 12 11:35:58 2023 " "Processing started: Wed Jul 12 11:35:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689132966025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689132966025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689132966025 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add_sub.qip " "Tcl Script File add_sub.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add_sub.qip " "set_global_assignment -name QIP_FILE add_sub.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1689132966250 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1689132966250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689132966554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "D:/FPGA/LAB3/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689132966714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB3 " "Found entity 1: LAB3" {  } { { "LAB3.v" "" { Text "D:/FPGA/LAB3/LAB3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966719 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_decoder " "Found entity 2: seg_decoder" {  } { { "LAB3.v" "" { Text "D:/FPGA/LAB3/LAB3.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966719 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_digit_seg " "Found entity 3: four_digit_seg" {  } { { "LAB3.v" "" { Text "D:/FPGA/LAB3/LAB3.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689132966719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "D:/FPGA/LAB3/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689132966721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3 " "Elaborating entity \"LAB3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689132966844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:AB " "Elaborating entity \"mult\" for hierarchy \"mult:AB\"" {  } { { "LAB3.v" "AB" { Text "D:/FPGA/LAB3/LAB3.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:AB\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:AB\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "D:/FPGA/LAB3/mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:AB\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:AB\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "D:/FPGA/LAB3/mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:AB\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:AB\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966923 ""}  } { { "mult.v" "" { Text "D:/FPGA/LAB3/mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689132966923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e5n " "Found entity 1: mult_e5n" {  } { { "db/mult_e5n.v" "" { Text "D:/FPGA/LAB3/db/mult_e5n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132966997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689132966997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e5n mult:AB\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated " "Elaborating entity \"mult_e5n\" for hierarchy \"mult:AB\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132966998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:ABCD " "Elaborating entity \"add\" for hierarchy \"add:ABCD\"" {  } { { "LAB3.v" "ABCD" { Text "D:/FPGA/LAB3/LAB3.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "LPM_ADD_SUB_component" { Text "D:/FPGA/LAB3/add.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "" { Text "D:/FPGA/LAB3/add.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967058 ""}  } { { "add.v" "" { Text "D:/FPGA/LAB3/add.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689132967058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1i " "Found entity 1: add_sub_q1i" {  } { { "db/add_sub_q1i.tdf" "" { Text "D:/FPGA/LAB3/db/add_sub_q1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689132967127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689132967127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1i add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_q1i:auto_generated " "Elaborating entity \"add_sub_q1i\" for hierarchy \"add:ABCD\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_q1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_digit_seg four_digit_seg:display " "Elaborating entity \"four_digit_seg\" for hierarchy \"four_digit_seg:display\"" {  } { { "LAB3.v" "display" { Text "D:/FPGA/LAB3/LAB3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder four_digit_seg:display\|seg_decoder:de3 " "Elaborating entity \"seg_decoder\" for hierarchy \"four_digit_seg:display\|seg_decoder:de3\"" {  } { { "LAB3.v" "de3" { Text "D:/FPGA/LAB3/LAB3.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689132967155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1689132967987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689132968422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689132968422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689132968566 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689132968566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689132968566 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1689132968566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689132968566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689132968597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 12 11:36:08 2023 " "Processing ended: Wed Jul 12 11:36:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689132968597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689132968597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689132968597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689132968597 ""}
