# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 19:53:45  Juli 08, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		VRV1_104_test_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL025YU256I7G
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:53:45  JULI 08, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan

set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"


set_global_assignment -name FMAX_REQUIREMENT "100 MHz" -section_id CLK_100
set_global_assignment -name FMAX_REQUIREMENT "100 MHz" -section_id CLK_100_SDRAM


set_location_assignment PIN_E1 -to CLKIN_50
set_location_assignment PIN_J15 -to RESET_N

set_location_assignment PIN_L14 -to LED[0]
set_location_assignment PIN_K15 -to LED[1]
set_location_assignment PIN_J14 -to LED[2]
set_location_assignment PIN_J13 -to LED[3]
set_location_assignment PIN_E15 -to KEY[0]
set_location_assignment PIN_F14 -to KEY[1]
set_location_assignment PIN_C11 -to KEY[2]
set_location_assignment PIN_D9 -to KEY[3]


# CP2102 TX:
#set_location_assignment PIN_P2 -to gpio[33]
set_location_assignment PIN_P2 -to UART0_RXD_I
# CP2102 RX:
#set_location_assignment PIN_R1 -to gpio[35]
set_location_assignment PIN_R1 -to UART0_TXD_O

# SPI FLASH
set_location_assignment PIN_D2 -to SPIM1_SS
set_location_assignment PIN_H1 -to SPIM1_SCLK
set_location_assignment PIN_C1 -to SPIM1_MOSI
set_location_assignment PIN_H2 -to SPIM1_MISO

# RISCV debug interface on GPIO[1,3,5,7]
#set_location_assignment PIN_L16 -to gpio[1]
#set_location_assignment PIN_K16 -to gpio[3]
#set_location_assignment PIN_R16 -to gpio[5]
#set_location_assignment PIN_N15 -to gpio[7]

set_location_assignment PIN_L16 -to JTAG_TDI
set_location_assignment PIN_K16 -to JTAG_TMS
set_location_assignment PIN_R16 -to JTAG_TCK
set_location_assignment PIN_N15 -to JTAG_TDO


set_global_assignment -name TOP_LEVEL_ENTITY VRV1_104_test_top


set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name VHDL_FILE VRV100/VRV1_104_vhdl.vhd
set_global_assignment -name VERILOG_FILE VRV100/VRV1_104.v
set_global_assignment -name QIP_FILE clock_pll.qip
set_global_assignment -name VHDL_FILE VRV1_104_test_top.vhd
set_global_assignment -name VHDL_FILE apb_periph.vhd
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS PROGRAMMING PIN"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top