{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25MHz " "Ignored assignments for entity \"pll_25MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME cGxsXzI1TUh6 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME cGxsXzI1TUh6 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1518112342480 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25MHz_0002 " "Ignored assignments for entity \"pll_25MHz_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"cGxsXzI1TUh6XzAwMDI=\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"cGxsXzI1TUh6XzAwMDI=\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF\" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1518112342480 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1518112342480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1518112342724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SoC_GHRD 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518112342819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518112342871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518112342871 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_clk_100:clk_100\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_clk_100:clk_100\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1518112343014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518112343859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518112343894 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518112344484 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518112345145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 181 " "No exact pin location assignment(s) for 72 pins of 181 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1518112345618 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 43 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1307 9684 10422 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1518112345662 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1518112345662 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1518112357471 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|h2f_cold_rst_n\[0\]~CLKENA0 808 global CLKCTRL_G15 " "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|h2f_cold_rst_n\[0\]~CLKENA0 with 808 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1518112360980 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G10 " "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1518112360980 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_clk_100:clk_100\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3537 global CLKCTRL_G2 " "soc_system:u0\|soc_system_clk_100:clk_100\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3537 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1518112360980 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1518112360980 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 4090 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 4090 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1518112360980 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1518112360980 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112361778 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_e982 " "Entity dcfifo_e982" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518112368234 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518112368234 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518112368568 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_pcp_0_cpu_0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_pcp_0_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518112368625 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518112368634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1518112368638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 303 HPS_DDR3_CK_P clock " "Ignored filter at hps_sdram_p0.sdc(303): HPS_DDR3_CK_P could not be matched with a clock" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hps_sdram_p0.sdc 303 Argument -to with value \[get_clocks \{HPS_DDR3_CK_P\}\] contains zero elements " "Ignored set_clock_uncertainty at hps_sdram_p0.sdc(303): Argument -to with value \[get_clocks \{HPS_DDR3_CK_P\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER) " "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER)" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369785 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 529 *:u0\|*:host_0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(529): *:u0\|*:host_0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 529 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(529): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369868 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 530 *:u0\|*:host_0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(530): *:u0\|*:host_0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 530 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(530): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369870 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369870 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518112369873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369873 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369874 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369874 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369875 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369875 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369875 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369876 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369876 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369876 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369876 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369877 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369877 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369877 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369878 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369878 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369878 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369878 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369879 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369879 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369879 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369879 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369880 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369880 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369880 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369881 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369881 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369881 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369881 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369882 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369882 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369882 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369882 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369883 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369883 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369883 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369884 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369884 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369884 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369884 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369884 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369885 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369885 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369885 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369886 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369886 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369886 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369887 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369887 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369888 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369888 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369889 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369889 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369889 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369890 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369890 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369890 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369890 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369891 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369891 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369891 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369891 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369891 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369892 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369892 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369892 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369892 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369892 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369893 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369893 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369893 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369893 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_host_0_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518112369893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369894 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_host_0_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369894 ""}  } { { "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518112369894 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Reading SDC File: 'DE10_NANO_SOC_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518112369894 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1518112369895 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369898 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1518112369898 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1518112369898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1518112369899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|usb1_inst~FF_3473 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|usb1_inst~FF_3473 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1518112369959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518112369959 "|toplevel|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1518112369959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518112369959 "|toplevel|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1518112369959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518112369959 "|toplevel|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|host_0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: u0\|host_0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|host_0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|host_0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1518112370017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518112370535 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1518112370535 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370565 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518112370565 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1518112370570 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1518112370570 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518112370590 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   6.666 u0\|clk_100\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|clk_100\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|host_0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518112370590 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518112370590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518112371287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518112371290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518112371295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518112371347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518112371449 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518112371547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518112371550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518112371597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518112374625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "82 EC " "Packed 82 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1518112374673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1518112374673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1518112374673 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518112374673 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112376254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518112382228 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1518112387201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:09 " "Fitter placement preparation operations ending: elapsed time is 00:01:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112451978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518112525746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518112543604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112543604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518112553297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518112590642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518112590642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:01 " "Fitter routing operations ending: elapsed time is 00:01:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112620366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518112620374 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518112620374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "37.29 " "Total time spent on timing analysis during the Fitter is 37.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518112634417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518112635103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518112651085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518112651212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518112667480 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:02 " "Fitter post-fit operations ending: elapsed time is 00:01:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518112696374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518112697478 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1155 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1267 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1262 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1268 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1269 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1265 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1266 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1264 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 78 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1263 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_GTX_CLK a permanently enabled " "Pin HPS_ENET_GTX_CLK has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 45 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_GTX_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1309 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDC a permanently enabled " "Pin HPS_ENET_MDC has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_MDC } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 47 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_MDC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1311 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_CLK a permanently disabled " "Pin HPS_ENET_RX_CLK has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_CLK } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 49 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1313 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_DATA\[0\] a permanently disabled " "Pin HPS_ENET_RX_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 50 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1242 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_DATA\[1\] a permanently disabled " "Pin HPS_ENET_RX_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 50 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1243 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_DATA\[2\] a permanently disabled " "Pin HPS_ENET_RX_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 50 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1244 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_DATA\[3\] a permanently disabled " "Pin HPS_ENET_RX_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 50 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1245 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_RX_DV a permanently disabled " "Pin HPS_ENET_RX_DV has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DV } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 51 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1314 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_TX_DATA\[0\] a permanently enabled " "Pin HPS_ENET_TX_DATA\[0\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 52 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_TX_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1246 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_TX_DATA\[1\] a permanently enabled " "Pin HPS_ENET_TX_DATA\[1\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 52 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_TX_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1247 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_TX_DATA\[2\] a permanently enabled " "Pin HPS_ENET_TX_DATA\[2\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 52 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_TX_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1248 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_TX_DATA\[3\] a permanently enabled " "Pin HPS_ENET_TX_DATA\[3\] has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 52 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_TX_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1249 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_TX_EN a permanently enabled " "Pin HPS_ENET_TX_EN has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 53 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_ENET_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1315 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 68 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_SPIM_SS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1329 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 14 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_I2C_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1287 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 15 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_I2C_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1288 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_I2S } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 16 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_I2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1289 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 17 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_LRCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1290 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 18 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1291 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 19 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HDMI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1292 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1518112697586 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1518112697586 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1202 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1210 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1203 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1204 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1205 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1206 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1207 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1208 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1209 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1211 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1212 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1213 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1214 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1215 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1216 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1217 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1218 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1219 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1220 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1221 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1222 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1223 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1224 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1225 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1226 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1227 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1228 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1229 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1230 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1231 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1232 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 37 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1233 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 38 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1234 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 38 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1235 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 38 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1236 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 38 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1237 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 39 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1238 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 39 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1239 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 39 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1240 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_host_0:host_0\|soc_system_host_0_hps_0:hps_0\|soc_system_host_0_hps_0_hps_io:hps_io\|soc_system_host_0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/intelFPGA/14.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/intelFPGA/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "toplevel.v" "" { Text "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/toplevel.v" 39 0 0 } } { "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/intelFPGA/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/" { { 0 { 0 ""} 0 1241 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1518112697587 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1518112697587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/output_files/DE10_NANO_SoC_GHRD.fit.smsg " "Generated suppressed messages file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/output_files/DE10_NANO_SoC_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518112699639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3031 " "Peak virtual memory: 3031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518112706312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 18:58:26 2018 " "Processing ended: Thu Feb  8 18:58:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518112706312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:06 " "Elapsed time: 00:06:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518112706312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:07 " "Total CPU time (on all processors): 00:11:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518112706312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518112706312 ""}
