#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 17 15:34:49 2024
# Process ID: 16972
# Current directory: C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.runs/layer_0_perceptron_0_2_synth_1
# Command line: vivado.exe -log layer_0_perceptron_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source layer_0_perceptron_0_2.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.runs/layer_0_perceptron_0_2_synth_1/layer_0_perceptron_0_2.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.runs/layer_0_perceptron_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source layer_0_perceptron_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.cache/ip 
Command: synth_design -top layer_0_perceptron_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19348 
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/aa5f/perceptron.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/aa5f/perceptron.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 828.859 ; gain = 240.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'layer_0_perceptron_0_2' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ip/layer_0_perceptron_0_2/synth/layer_0_perceptron_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/aa5f/perceptron.v:23]
	Parameter activation bound to: relu - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter n_bits bound to: 32 - type: integer 
ERROR: [Synth 8-439] module 'dual_port_AXI_Native_bram' not found [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/aa5f/perceptron.v:70]
ERROR: [Synth 8-6156] failed synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/aa5f/perceptron.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'layer_0_perceptron_0_2' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ip/layer_0_perceptron_0_2/synth/layer_0_perceptron_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 877.539 ; gain = 289.594
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 15:35:12 2024...
