{
	"cts__timing__setup__tns__pre_repair": -129314,
	"cts__timing__setup__ws__pre_repair": -130.896,
	"cts__clock__skew__setup__pre_repair": 69.5508,
	"cts__clock__skew__hold__pre_repair": 69.5508,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.126469,
	"cts__timing__drv__max_slew__pre_repair": 3,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.968261,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 2087,
	"cts__timing__drv__hold_violation_count__pre_repair": 333,
	"cts__power__internal__total__pre_repair": 0.00165832,
	"cts__power__switching__total__pre_repair": 0.00219918,
	"cts__power__leakage__total__pre_repair": 3.90985e-07,
	"cts__power__total__pre_repair": 0.0038579,
	"cts__design__io__pre_repair": 4162,
	"cts__design__die__area__pre_repair": 139408,
	"cts__design__core__area__pre_repair": 136198,
	"cts__design__instance__count__pre_repair": 10885,
	"cts__design__instance__area__pre_repair": 119963,
	"cts__design__instance__count__stdcell__pre_repair": 10821,
	"cts__design__instance__area__stdcell__pre_repair": 523.903,
	"cts__design__instance__count__macros__pre_repair": 64,
	"cts__design__instance__area__macros__pre_repair": 119439,
	"cts__design__instance__utilization__pre_repair": 0.880799,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0312613,
	"cts__timing__setup__tns__post_repair": -58181.7,
	"cts__timing__setup__ws__post_repair": -92.3799,
	"cts__clock__skew__setup__post_repair": 74.9453,
	"cts__clock__skew__hold__post_repair": 74.9453,
	"cts__timing__drv__max_slew_limit__post_repair": 0.321609,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.968261,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1557,
	"cts__timing__drv__hold_violation_count__post_repair": 22,
	"cts__power__internal__total__post_repair": 0.00180453,
	"cts__power__switching__total__post_repair": 0.00225755,
	"cts__power__leakage__total__post_repair": 3.94247e-07,
	"cts__power__total__post_repair": 0.00406247,
	"cts__design__io__post_repair": 4162,
	"cts__design__die__area__post_repair": 139408,
	"cts__design__core__area__post_repair": 136198,
	"cts__design__instance__count__post_repair": 10890,
	"cts__design__instance__area__post_repair": 119965,
	"cts__design__instance__count__stdcell__post_repair": 10826,
	"cts__design__instance__area__stdcell__post_repair": 525.507,
	"cts__design__instance__count__macros__post_repair": 64,
	"cts__design__instance__area__macros__post_repair": 119439,
	"cts__design__instance__utilization__post_repair": 0.880811,
	"cts__design__instance__utilization__stdcell__post_repair": 0.031357,
	"cts__design__instance__displacement__total": 385.192,
	"cts__design__instance__displacement__mean": 0.035,
	"cts__design__instance__displacement__max": 22.11,
	"cts__route__wirelength__estimated": 64532,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 31.374,
	"cts__design__instance__displacement__mean": 0.002,
	"cts__design__instance__displacement__max": 1.89,
	"cts__route__wirelength__estimated": 64575.4,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -74787.1,
	"cts__timing__setup__ws": -100.427,
	"cts__clock__skew__setup": 72.8573,
	"cts__clock__skew__hold": 72.8573,
	"cts__timing__drv__max_slew_limit": 0.245362,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.968041,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1736,
	"cts__timing__drv__hold_violation_count": 18,
	"cts__power__internal__total": 0.00181635,
	"cts__power__switching__total": 0.00225904,
	"cts__power__leakage__total": 3.98378e-07,
	"cts__power__total": 0.00407579,
	"cts__design__io": 4162,
	"cts__design__die__area": 139408,
	"cts__design__core__area": 136198,
	"cts__design__instance__count": 10890,
	"cts__design__instance__area": 119966,
	"cts__design__instance__count__stdcell": 10826,
	"cts__design__instance__area__stdcell": 526.936,
	"cts__design__instance__count__macros": 64,
	"cts__design__instance__area__macros": 119439,
	"cts__design__instance__utilization": 0.880821,
	"cts__design__instance__utilization__stdcell": 0.0314423
}