INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/generic_register.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'generic_register'
