* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 14 2025 00:16:25

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP  --package  TQ144  --outdir  D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc  --dst_sdc_file  D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U409_TOP
Used Logic Cell: 254/3520
Used Logic Tile: 69/440
Used IO Cell:    66/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK80_OUT
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GB_BUFFER_CLK40_IN_c_g_THRU_CO CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 28
Fanout to Tile: 14

Clock Domain: CLK6_c_g
Clock Source: clk6 
Clock Driver: CLK6_ibuf_gb_io (ICE_GB_IO)
Driver Position: (13, 0, 0)
Fanout to FF: 36
Fanout to Tile: 12

Clock Domain: CLK40_IN_c_g
Clock Source: clk40_in 
Clock Driver: CLK40_IN_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 21, 1)
Fanout to FF: 34
Fanout to Tile: 16

Clock Domain: CLK28_IN_c_g
Clock Source: clk28_in 
Clock Driver: CLK28_IN_ibuf_gb_io (ICE_GB_IO)
Driver Position: (25, 11, 0)
Fanout to FF: 10
Fanout to Tile: 4


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 2 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 2 2 2 3 3 0 2 4 7 0 0 1 0 0 0 0 0 0 0 0   
12|   0 0 0 0 2 2 5 5 3 4 2 7 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 1 0 6 7 4 6 5 1 6 1 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 6 0 6 7 8 5 3 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 1 3 3 6 0 0 7 4 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 1 0 0 0 1 8 6 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 2 8 4 6 8 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 8 8 4 4 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 3 8 3 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 2   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.68

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  6  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  7  0  4  3  0  0  0  1  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  6  8  4 11  6  0  6  9 10  0  0  3  0  0  0  0  0  0  0  0    
12|     0  0  0  0  7  6 15 10  6 14  8 17  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  4  0 16 16 12 19 16  4 12  3  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0 11  0 16 20 15 14  7  8  4  4  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  3  9  8 16  0  0 13  5  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  4  0  0  0  4 21 15  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  2 16 14 12 14  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0 16 16  7 10  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  9 16 12  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  3    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 9.06

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  8  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  7  0  4  3  0  0  0  1  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  6  8  8 11  9  0  8 13 23  0  0  3  0  0  0  0  0  0  0  0    
12|     0  0  0  0  7  6 18 16  9 14  8 26  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  4  0 21 25 13 21 18  4 20  3  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0 21  0 21 28 29 19 10 12  4  4  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  3 12 11 24  0  0 25  5  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  4  0  0  0  4 31 24  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  2 16 15 22 18  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0 16 16 16 11  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0 12 16 12  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  4    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 11.94

***** Run Time Info *****
Run Time:  0
