{
  "Top": "lenet",
  "RtlTop": "lenet",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-2"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ],
    "DirectiveTcl": [
      "set_directive_interface lenet ",
      "set_directive_array_partition conv1 ",
      "set_directive_inline lenet -region",
      "set_directive_pipeline conv1\/conv1_w1 ",
      "set_directive_pipeline conv2\/conv2_w3 ",
      "set_directive_pipeline conv3\/conv3_w1 ",
      "set_directive_pipeline conv2\/conv2_b ",
      "set_directive_allocation lenet mul -limit 65 -type operation",
      "set_directive_interface lenet ",
      "set_directive_interface lenet ",
      "set_directive_interface lenet "
    ],
    "DirectiveInfo": [
      "interface lenet {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle Crtl}} {}",
      "array_partition conv1 {{partition positionBooleanCmd} {variable positionBooleanTextRequiredKw_1} {complete positionBoolean0type} {dim 1}} {}",
      "inline lenet {{region positionBoolean1}} {}",
      "pipeline conv1\/conv1_w1 {} {}",
      "pipeline conv2\/conv2_w3 {} {}",
      "pipeline conv3\/conv3_w1 {} {}",
      "pipeline conv2\/conv2_b {} {}",
      "allocation lenet {{instances positionBooleanTextRequiredmul} {limit 65} {operation positionBoolean0type}} {}",
      "interface lenet {{bram positionBoolean0mode} {port positionBooleanTextRequiredin}} {}",
      "interface lenet {{bram positionBoolean0mode} {port positionBooleanTextRequiredCout}} {}",
      "interface lenet {{bram positionBoolean0mode} {port positionBooleanTextRequiredinput}} {}"
    ]
  },
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["1024"],
        "interfaceRef": "input_r"
      }
    },
    "Cout": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "Cout"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "161063",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lenet",
    "Version": "1.0",
    "DisplayName": "Lenet",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/function.cpp",
      "..\/..\/lenet.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/lenet_C1_out_V.vhd",
      "impl\/vhdl\/lenet_C2_out_V.vhd",
      "impl\/vhdl\/lenet_C3_out_V_0_0.vhd",
      "impl\/vhdl\/lenet_Crtl_s_axi.vhd",
      "impl\/vhdl\/lenet_fadd_32ns_3bkb.vhd",
      "impl\/vhdl\/lenet_FC1_B_V.vhd",
      "impl\/vhdl\/lenet_FC1_out_V.vhd",
      "impl\/vhdl\/lenet_FC1_W_V.vhd",
      "impl\/vhdl\/lenet_FC2_B_V.vhd",
      "impl\/vhdl\/lenet_FC2_out_V.vhd",
      "impl\/vhdl\/lenet_FC2_W_V.vhd",
      "impl\/vhdl\/lenet_fdiv_32ns_3cud.vhd",
      "impl\/vhdl\/lenet_fexp_32ns_3eOg.vhd",
      "impl\/vhdl\/lenet_fpext_32ns_dEe.vhd",
      "impl\/vhdl\/lenet_in_V.vhd",
      "impl\/vhdl\/lenet_K1_B_V.vhd",
      "impl\/vhdl\/lenet_K1_W_V_0_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_0_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_0_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_0_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_0_4.vhd",
      "impl\/vhdl\/lenet_K1_W_V_1_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_1_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_1_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_1_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_1_4.vhd",
      "impl\/vhdl\/lenet_K1_W_V_2_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_2_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_2_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_2_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_2_4.vhd",
      "impl\/vhdl\/lenet_K1_W_V_3_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_3_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_3_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_3_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_3_4.vhd",
      "impl\/vhdl\/lenet_K1_W_V_4_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_4_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_4_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_4_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_4_4.vhd",
      "impl\/vhdl\/lenet_K1_W_V_5_0.vhd",
      "impl\/vhdl\/lenet_K1_W_V_5_1.vhd",
      "impl\/vhdl\/lenet_K1_W_V_5_2.vhd",
      "impl\/vhdl\/lenet_K1_W_V_5_3.vhd",
      "impl\/vhdl\/lenet_K1_W_V_5_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_0_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_1_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_2_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_3_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_4_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_5_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_6_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_7_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_8_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_9_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_10_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_11_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_12_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_13_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_14_5.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_0.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_1.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_2.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_3.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_4.vhd",
      "impl\/vhdl\/lenet_K2_W_V_15_5.vhd",
      "impl\/vhdl\/lenet_K3_B_V.vhd",
      "impl\/vhdl\/lenet_K3_W_V_0.vhd",
      "impl\/vhdl\/lenet_K3_W_V_1.vhd",
      "impl\/vhdl\/lenet_K3_W_V_2.vhd",
      "impl\/vhdl\/lenet_K3_W_V_3.vhd",
      "impl\/vhdl\/lenet_K3_W_V_4.vhd",
      "impl\/vhdl\/lenet_K3_W_V_5.vhd",
      "impl\/vhdl\/lenet_K3_W_V_6.vhd",
      "impl\/vhdl\/lenet_K3_W_V_7.vhd",
      "impl\/vhdl\/lenet_K3_W_V_8.vhd",
      "impl\/vhdl\/lenet_K3_W_V_9.vhd",
      "impl\/vhdl\/lenet_K3_W_V_10.vhd",
      "impl\/vhdl\/lenet_K3_W_V_11.vhd",
      "impl\/vhdl\/lenet_K3_W_V_12.vhd",
      "impl\/vhdl\/lenet_K3_W_V_13.vhd",
      "impl\/vhdl\/lenet_K3_W_V_14.vhd",
      "impl\/vhdl\/lenet_K3_W_V_15.vhd",
      "impl\/vhdl\/lenet_P1_out_V.vhd",
      "impl\/vhdl\/lenet_P2_out_V.vhd",
      "impl\/vhdl\/lenet.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lenet_C1_out_V.v",
      "impl\/verilog\/lenet_C1_out_V_ram.dat",
      "impl\/verilog\/lenet_C2_out_V.v",
      "impl\/verilog\/lenet_C2_out_V_ram.dat",
      "impl\/verilog\/lenet_C3_out_V_0_0.v",
      "impl\/verilog\/lenet_C3_out_V_0_0_ram.dat",
      "impl\/verilog\/lenet_Crtl_s_axi.v",
      "impl\/verilog\/lenet_fadd_32ns_3bkb.v",
      "impl\/verilog\/lenet_FC1_B_V.v",
      "impl\/verilog\/lenet_FC1_B_V_rom.dat",
      "impl\/verilog\/lenet_FC1_out_V.v",
      "impl\/verilog\/lenet_FC1_out_V_ram.dat",
      "impl\/verilog\/lenet_FC1_W_V.v",
      "impl\/verilog\/lenet_FC1_W_V_rom.dat",
      "impl\/verilog\/lenet_FC2_B_V.v",
      "impl\/verilog\/lenet_FC2_B_V_rom.dat",
      "impl\/verilog\/lenet_FC2_out_V.v",
      "impl\/verilog\/lenet_FC2_out_V_ram.dat",
      "impl\/verilog\/lenet_FC2_W_V.v",
      "impl\/verilog\/lenet_FC2_W_V_rom.dat",
      "impl\/verilog\/lenet_fdiv_32ns_3cud.v",
      "impl\/verilog\/lenet_fexp_32ns_3eOg.v",
      "impl\/verilog\/lenet_fpext_32ns_dEe.v",
      "impl\/verilog\/lenet_in_V.v",
      "impl\/verilog\/lenet_K1_B_V.v",
      "impl\/verilog\/lenet_K1_B_V_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_0_0.v",
      "impl\/verilog\/lenet_K1_W_V_0_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_0_1.v",
      "impl\/verilog\/lenet_K1_W_V_0_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_0_2.v",
      "impl\/verilog\/lenet_K1_W_V_0_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_0_3.v",
      "impl\/verilog\/lenet_K1_W_V_0_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_0_4.v",
      "impl\/verilog\/lenet_K1_W_V_0_4_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_1_0.v",
      "impl\/verilog\/lenet_K1_W_V_1_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_1_1.v",
      "impl\/verilog\/lenet_K1_W_V_1_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_1_2.v",
      "impl\/verilog\/lenet_K1_W_V_1_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_1_3.v",
      "impl\/verilog\/lenet_K1_W_V_1_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_1_4.v",
      "impl\/verilog\/lenet_K1_W_V_1_4_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_2_0.v",
      "impl\/verilog\/lenet_K1_W_V_2_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_2_1.v",
      "impl\/verilog\/lenet_K1_W_V_2_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_2_2.v",
      "impl\/verilog\/lenet_K1_W_V_2_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_2_3.v",
      "impl\/verilog\/lenet_K1_W_V_2_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_2_4.v",
      "impl\/verilog\/lenet_K1_W_V_2_4_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_3_0.v",
      "impl\/verilog\/lenet_K1_W_V_3_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_3_1.v",
      "impl\/verilog\/lenet_K1_W_V_3_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_3_2.v",
      "impl\/verilog\/lenet_K1_W_V_3_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_3_3.v",
      "impl\/verilog\/lenet_K1_W_V_3_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_3_4.v",
      "impl\/verilog\/lenet_K1_W_V_3_4_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_4_0.v",
      "impl\/verilog\/lenet_K1_W_V_4_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_4_1.v",
      "impl\/verilog\/lenet_K1_W_V_4_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_4_2.v",
      "impl\/verilog\/lenet_K1_W_V_4_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_4_3.v",
      "impl\/verilog\/lenet_K1_W_V_4_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_4_4.v",
      "impl\/verilog\/lenet_K1_W_V_4_4_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_5_0.v",
      "impl\/verilog\/lenet_K1_W_V_5_0_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_5_1.v",
      "impl\/verilog\/lenet_K1_W_V_5_1_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_5_2.v",
      "impl\/verilog\/lenet_K1_W_V_5_2_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_5_3.v",
      "impl\/verilog\/lenet_K1_W_V_5_3_rom.dat",
      "impl\/verilog\/lenet_K1_W_V_5_4.v",
      "impl\/verilog\/lenet_K1_W_V_5_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_0.v",
      "impl\/verilog\/lenet_K2_W_V_0_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_1.v",
      "impl\/verilog\/lenet_K2_W_V_0_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_2.v",
      "impl\/verilog\/lenet_K2_W_V_0_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_3.v",
      "impl\/verilog\/lenet_K2_W_V_0_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_4.v",
      "impl\/verilog\/lenet_K2_W_V_0_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_0_5.v",
      "impl\/verilog\/lenet_K2_W_V_0_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_0.v",
      "impl\/verilog\/lenet_K2_W_V_1_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_1.v",
      "impl\/verilog\/lenet_K2_W_V_1_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_2.v",
      "impl\/verilog\/lenet_K2_W_V_1_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_3.v",
      "impl\/verilog\/lenet_K2_W_V_1_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_4.v",
      "impl\/verilog\/lenet_K2_W_V_1_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_1_5.v",
      "impl\/verilog\/lenet_K2_W_V_1_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_0.v",
      "impl\/verilog\/lenet_K2_W_V_2_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_1.v",
      "impl\/verilog\/lenet_K2_W_V_2_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_2.v",
      "impl\/verilog\/lenet_K2_W_V_2_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_3.v",
      "impl\/verilog\/lenet_K2_W_V_2_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_4.v",
      "impl\/verilog\/lenet_K2_W_V_2_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_2_5.v",
      "impl\/verilog\/lenet_K2_W_V_2_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_0.v",
      "impl\/verilog\/lenet_K2_W_V_3_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_1.v",
      "impl\/verilog\/lenet_K2_W_V_3_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_2.v",
      "impl\/verilog\/lenet_K2_W_V_3_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_3.v",
      "impl\/verilog\/lenet_K2_W_V_3_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_4.v",
      "impl\/verilog\/lenet_K2_W_V_3_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_3_5.v",
      "impl\/verilog\/lenet_K2_W_V_3_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_0.v",
      "impl\/verilog\/lenet_K2_W_V_4_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_1.v",
      "impl\/verilog\/lenet_K2_W_V_4_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_2.v",
      "impl\/verilog\/lenet_K2_W_V_4_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_3.v",
      "impl\/verilog\/lenet_K2_W_V_4_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_4.v",
      "impl\/verilog\/lenet_K2_W_V_4_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_4_5.v",
      "impl\/verilog\/lenet_K2_W_V_4_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_0.v",
      "impl\/verilog\/lenet_K2_W_V_5_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_1.v",
      "impl\/verilog\/lenet_K2_W_V_5_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_2.v",
      "impl\/verilog\/lenet_K2_W_V_5_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_3.v",
      "impl\/verilog\/lenet_K2_W_V_5_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_4.v",
      "impl\/verilog\/lenet_K2_W_V_5_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_5_5.v",
      "impl\/verilog\/lenet_K2_W_V_5_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_0.v",
      "impl\/verilog\/lenet_K2_W_V_6_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_1.v",
      "impl\/verilog\/lenet_K2_W_V_6_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_2.v",
      "impl\/verilog\/lenet_K2_W_V_6_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_3.v",
      "impl\/verilog\/lenet_K2_W_V_6_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_4.v",
      "impl\/verilog\/lenet_K2_W_V_6_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_6_5.v",
      "impl\/verilog\/lenet_K2_W_V_6_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_0.v",
      "impl\/verilog\/lenet_K2_W_V_7_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_1.v",
      "impl\/verilog\/lenet_K2_W_V_7_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_2.v",
      "impl\/verilog\/lenet_K2_W_V_7_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_3.v",
      "impl\/verilog\/lenet_K2_W_V_7_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_4.v",
      "impl\/verilog\/lenet_K2_W_V_7_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_7_5.v",
      "impl\/verilog\/lenet_K2_W_V_7_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_0.v",
      "impl\/verilog\/lenet_K2_W_V_8_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_1.v",
      "impl\/verilog\/lenet_K2_W_V_8_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_2.v",
      "impl\/verilog\/lenet_K2_W_V_8_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_3.v",
      "impl\/verilog\/lenet_K2_W_V_8_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_4.v",
      "impl\/verilog\/lenet_K2_W_V_8_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_8_5.v",
      "impl\/verilog\/lenet_K2_W_V_8_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_0.v",
      "impl\/verilog\/lenet_K2_W_V_9_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_1.v",
      "impl\/verilog\/lenet_K2_W_V_9_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_2.v",
      "impl\/verilog\/lenet_K2_W_V_9_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_3.v",
      "impl\/verilog\/lenet_K2_W_V_9_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_4.v",
      "impl\/verilog\/lenet_K2_W_V_9_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_9_5.v",
      "impl\/verilog\/lenet_K2_W_V_9_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_0.v",
      "impl\/verilog\/lenet_K2_W_V_10_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_1.v",
      "impl\/verilog\/lenet_K2_W_V_10_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_2.v",
      "impl\/verilog\/lenet_K2_W_V_10_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_3.v",
      "impl\/verilog\/lenet_K2_W_V_10_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_4.v",
      "impl\/verilog\/lenet_K2_W_V_10_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_10_5.v",
      "impl\/verilog\/lenet_K2_W_V_10_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_0.v",
      "impl\/verilog\/lenet_K2_W_V_11_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_1.v",
      "impl\/verilog\/lenet_K2_W_V_11_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_2.v",
      "impl\/verilog\/lenet_K2_W_V_11_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_3.v",
      "impl\/verilog\/lenet_K2_W_V_11_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_4.v",
      "impl\/verilog\/lenet_K2_W_V_11_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_11_5.v",
      "impl\/verilog\/lenet_K2_W_V_11_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_0.v",
      "impl\/verilog\/lenet_K2_W_V_12_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_1.v",
      "impl\/verilog\/lenet_K2_W_V_12_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_2.v",
      "impl\/verilog\/lenet_K2_W_V_12_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_3.v",
      "impl\/verilog\/lenet_K2_W_V_12_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_4.v",
      "impl\/verilog\/lenet_K2_W_V_12_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_12_5.v",
      "impl\/verilog\/lenet_K2_W_V_12_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_0.v",
      "impl\/verilog\/lenet_K2_W_V_13_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_1.v",
      "impl\/verilog\/lenet_K2_W_V_13_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_2.v",
      "impl\/verilog\/lenet_K2_W_V_13_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_3.v",
      "impl\/verilog\/lenet_K2_W_V_13_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_4.v",
      "impl\/verilog\/lenet_K2_W_V_13_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_13_5.v",
      "impl\/verilog\/lenet_K2_W_V_13_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_0.v",
      "impl\/verilog\/lenet_K2_W_V_14_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_1.v",
      "impl\/verilog\/lenet_K2_W_V_14_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_2.v",
      "impl\/verilog\/lenet_K2_W_V_14_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_3.v",
      "impl\/verilog\/lenet_K2_W_V_14_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_4.v",
      "impl\/verilog\/lenet_K2_W_V_14_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_14_5.v",
      "impl\/verilog\/lenet_K2_W_V_14_5_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_0.v",
      "impl\/verilog\/lenet_K2_W_V_15_0_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_1.v",
      "impl\/verilog\/lenet_K2_W_V_15_1_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_2.v",
      "impl\/verilog\/lenet_K2_W_V_15_2_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_3.v",
      "impl\/verilog\/lenet_K2_W_V_15_3_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_4.v",
      "impl\/verilog\/lenet_K2_W_V_15_4_rom.dat",
      "impl\/verilog\/lenet_K2_W_V_15_5.v",
      "impl\/verilog\/lenet_K2_W_V_15_5_rom.dat",
      "impl\/verilog\/lenet_K3_B_V.v",
      "impl\/verilog\/lenet_K3_B_V_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_0.v",
      "impl\/verilog\/lenet_K3_W_V_0_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_1.v",
      "impl\/verilog\/lenet_K3_W_V_1_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_2.v",
      "impl\/verilog\/lenet_K3_W_V_2_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_3.v",
      "impl\/verilog\/lenet_K3_W_V_3_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_4.v",
      "impl\/verilog\/lenet_K3_W_V_4_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_5.v",
      "impl\/verilog\/lenet_K3_W_V_5_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_6.v",
      "impl\/verilog\/lenet_K3_W_V_6_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_7.v",
      "impl\/verilog\/lenet_K3_W_V_7_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_8.v",
      "impl\/verilog\/lenet_K3_W_V_8_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_9.v",
      "impl\/verilog\/lenet_K3_W_V_9_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_10.v",
      "impl\/verilog\/lenet_K3_W_V_10_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_11.v",
      "impl\/verilog\/lenet_K3_W_V_11_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_12.v",
      "impl\/verilog\/lenet_K3_W_V_12_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_13.v",
      "impl\/verilog\/lenet_K3_W_V_13_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_14.v",
      "impl\/verilog\/lenet_K3_W_V_14_rom.dat",
      "impl\/verilog\/lenet_K3_W_V_15.v",
      "impl\/verilog\/lenet_K3_W_V_15_rom.dat",
      "impl\/verilog\/lenet_P1_out_V.v",
      "impl\/verilog\/lenet_P1_out_V_ram.dat",
      "impl\/verilog\/lenet_P2_out_V.v",
      "impl\/verilog\/lenet_P2_out_V_ram.dat",
      "impl\/verilog\/lenet.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lenet_v1_0\/data\/lenet.mdd",
      "impl\/misc\/drivers\/lenet_v1_0\/data\/lenet.tcl",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/xlenet.c",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/xlenet.h",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/xlenet_hw.h",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/xlenet_linux.c",
      "impl\/misc\/drivers\/lenet_v1_0\/src\/xlenet_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lenet_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/lenet_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/lenet_ap_fexp_6_full_dsp_32_ip.tcl",
      "impl\/misc\/lenet_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/FPGA_project\/lenet_7010\/lenet_hls_010\/lenet_hls_010\/s_5\/.autopilot\/db\/lenet.design.xml",
    "DebugDir": "D:\/FPGA_project\/lenet_7010\/lenet_hls_010\/lenet_hls_010\/s_5\/.debug",
    "ProtoInst": ["D:\/FPGA_project\/lenet_7010\/lenet_hls_010\/lenet_hls_010\/s_5\/.debug\/lenet.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "lenet_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "lenet_ap_fdiv_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "lenet_ap_fexp_6_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_ap_fexp_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "lenet_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name lenet_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_Crtl",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "Cout": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "Cout",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "input_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "input_r",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "Crtl",
      "bundle_role": "interrupt"
    },
    "s_axi_Crtl": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_Crtl",
      "param_prefix": "C_S_AXI_CRTL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_Crtl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Crtl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Crtl_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_Crtl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Crtl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Crtl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_Crtl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_Crtl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Crtl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Crtl_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_Crtl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Crtl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Crtl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_Crtl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_Crtl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Crtl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Crtl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "input_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "input_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "Cout_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "Cout_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "Cout_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "Cout_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "Cout_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "Cout_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "Cout_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lenet"},
    "Info": {"lenet": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lenet": {
        "Latency": {
          "LatencyBest": "161063",
          "LatencyAvg": "161063",
          "LatencyWorst": "161063",
          "PipelineII": "161064",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.588"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "4160",
            "PipelineII": "",
            "PipelineDepth": "130",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "32",
                "Latency": "128",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "L_conv1_w_conv1_w1",
            "TripCount": "3920",
            "Latency": "23520",
            "PipelineII": "6",
            "PipelineDepth": "7"
          },
          {
            "Name": "Loop 3",
            "TripCount": "28",
            "Latency": "11032",
            "PipelineII": "",
            "PipelineDepth": "394",
            "Loops": [{
                "Name": "conv1_b",
                "TripCount": "28",
                "Latency": "392",
                "PipelineII": "",
                "PipelineDepth": "14",
                "Loops": [{
                    "Name": "conv1_b1",
                    "TripCount": "6",
                    "Latency": "12",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "14",
            "Latency": "16884",
            "PipelineII": "",
            "PipelineDepth": "1206",
            "Loops": [{
                "Name": "pool1_1",
                "TripCount": "14",
                "Latency": "1204",
                "PipelineII": "",
                "PipelineDepth": "86",
                "Loops": [{
                    "Name": "pool1_2",
                    "TripCount": "6",
                    "Latency": "84",
                    "PipelineII": "",
                    "PipelineDepth": "14",
                    "Loops": [{
                        "Name": "pool1_2.1",
                        "TripCount": "2",
                        "Latency": "12",
                        "PipelineII": "",
                        "PipelineDepth": "6",
                        "Loops": [{
                            "Name": "pool1_2.1.1",
                            "TripCount": "2",
                            "Latency": "4",
                            "PipelineII": "",
                            "PipelineDepth": "2"
                          }]
                      }]
                  }]
              }]
          },
          {
            "Name": "L_L_conv2_w3",
            "TripCount": "2500",
            "Latency": "40000",
            "PipelineII": "16",
            "PipelineDepth": "17"
          },
          {
            "Name": "L_conv2_b",
            "TripCount": "100",
            "Latency": "1600",
            "PipelineII": "16",
            "PipelineDepth": "16"
          },
          {
            "Name": "Loop 7",
            "TripCount": "5",
            "Latency": "5660",
            "PipelineII": "",
            "PipelineDepth": "1132",
            "Loops": [{
                "Name": "Loop 7.1",
                "TripCount": "5",
                "Latency": "1130",
                "PipelineII": "",
                "PipelineDepth": "226",
                "Loops": [{
                    "Name": "pool2_1",
                    "TripCount": "16",
                    "Latency": "224",
                    "PipelineII": "",
                    "PipelineDepth": "14",
                    "Loops": [{
                        "Name": "pool2_1.1",
                        "TripCount": "2",
                        "Latency": "12",
                        "PipelineII": "",
                        "PipelineDepth": "6",
                        "Loops": [{
                            "Name": "pool2_1.1.1",
                            "TripCount": "2",
                            "Latency": "4",
                            "PipelineII": "",
                            "PipelineDepth": "2"
                          }]
                      }]
                  }]
              }]
          },
          {
            "Name": "L_conv3_w_conv3_w1",
            "TripCount": "3000",
            "Latency": "24002",
            "PipelineII": "8",
            "PipelineDepth": "11"
          },
          {
            "Name": "Loop 9",
            "TripCount": "15",
            "Latency": "510",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "Loop 9.1",
                "TripCount": "8",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Loop 10",
            "TripCount": "120",
            "Latency": "240",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 11",
            "TripCount": "84",
            "Latency": "30408",
            "PipelineII": "",
            "PipelineDepth": "362",
            "Loops": [{
                "Name": "Loop 11.1",
                "TripCount": "120",
                "Latency": "360",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "Loop 12",
            "TripCount": "84",
            "Latency": "168",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 13",
            "TripCount": "10",
            "Latency": "2540",
            "PipelineII": "",
            "PipelineDepth": "254",
            "Loops": [{
                "Name": "Loop 13.1",
                "TripCount": "84",
                "Latency": "252",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "Loop 14",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 15",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 16",
            "TripCount": "9",
            "Latency": "144",
            "PipelineII": "",
            "PipelineDepth": "16"
          },
          {
            "Name": "Loop 17",
            "TripCount": "9",
            "Latency": "135",
            "PipelineII": "",
            "PipelineDepth": "15"
          }
        ],
        "Area": {
          "BRAM_18K": "59",
          "DSP48E": "74",
          "FF": "7962",
          "LUT": "11588",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "lenet",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-05 11:27:00 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
