/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z[0] ^ celloutsig_0_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[3] ^ in_data[120]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_6z[4:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[126:117], celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, in_data[152:150], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[3:0] };
  assign celloutsig_1_7z = { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[7:0], celloutsig_1_4z[4:1], in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_5z[2:1], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z } < { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_12z = celloutsig_1_2z[2] ? { celloutsig_1_9z[6:3], celloutsig_1_4z } : in_data[104:96];
  assign celloutsig_1_19z = { celloutsig_1_5z[8:6], celloutsig_1_18z } != { celloutsig_1_18z[4:2], celloutsig_1_6z };
  assign celloutsig_1_0z = | in_data[141:131];
  assign celloutsig_0_3z = | in_data[59:48];
  assign celloutsig_0_13z = | _00_;
  assign celloutsig_0_4z = ~^ { in_data[21:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[7:4], celloutsig_1_11z } >> celloutsig_1_3z[6:2];
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_2z } >> celloutsig_1_3z[7:3];
  assign celloutsig_0_1z = in_data[64:60] << in_data[78:74];
  assign celloutsig_1_3z = { celloutsig_1_1z[9:1], celloutsig_1_0z } << celloutsig_1_1z;
  assign celloutsig_1_1z = { in_data[135:128], celloutsig_1_0z, celloutsig_1_0z } <<< in_data[108:99];
  assign celloutsig_1_2z = in_data[141:139] <<< { celloutsig_1_1z[7:6], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[6:4], celloutsig_1_6z, celloutsig_1_4z } <<< { in_data[111:104], celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[42:35], celloutsig_0_2z, celloutsig_0_3z } - { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_7z[12:4] - { celloutsig_1_3z[7:4], celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_6z[7:5] ^ { in_data[91], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_0z = ~((in_data[63] & in_data[32]) | in_data[86]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_3z) | celloutsig_0_5z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[4] & celloutsig_0_0z) | celloutsig_0_1z[4]);
  assign { out_data[132:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
