===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.7852 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5910 ( 11.9%)    4.5910 ( 18.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.7959 (  9.9%)    3.7959 ( 15.3%)    Parse modules
    0.6868 (  1.8%)    0.6868 (  2.8%)    Verify circuit
   19.1538 ( 49.8%)   11.8655 ( 47.9%)  'firrtl.circuit' Pipeline
    0.6258 (  1.6%)    0.6258 (  2.5%)    LowerFIRRTLAnnotations
    3.0409 (  7.9%)    1.5208 (  6.1%)    'firrtl.module' Pipeline
    1.3909 (  3.6%)    0.7004 (  2.8%)      DropName
    1.6449 (  4.3%)    0.8282 (  3.3%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1326 (  0.3%)    0.0663 (  0.3%)    'firrtl.module' Pipeline
    0.1293 (  0.3%)    0.0648 (  0.3%)      LowerCHIRRTLPass
    0.1676 (  0.4%)    0.1676 (  0.7%)    InferWidths
    0.4027 (  1.0%)    0.4027 (  1.6%)    MemToRegOfVec
    0.6647 (  1.7%)    0.6647 (  2.7%)    InferResets
    0.0750 (  0.2%)    0.0750 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1226 (  0.3%)    0.1226 (  0.5%)    WireDFT
    0.5263 (  1.4%)    0.5263 (  2.1%)    LowerFIRRTLTypes
    0.6812 (  1.8%)    0.3409 (  1.4%)    'firrtl.module' Pipeline
    0.6567 (  1.7%)    0.3287 (  1.3%)      ExpandWhens
    0.0199 (  0.1%)    0.0101 (  0.0%)      SFCCompat
    1.2179 (  3.2%)    1.2179 (  4.9%)    CheckCombCycles
    0.0920 (  0.2%)    0.0920 (  0.4%)      (A) circt::firrtl::InstanceGraph
    2.3779 (  6.2%)    1.1893 (  4.8%)    'firrtl.module' Pipeline
    2.0753 (  5.4%)    1.0379 (  4.2%)      Canonicalizer
    0.2978 (  0.8%)    0.1494 (  0.6%)      InferReadWrite
    0.2112 (  0.5%)    0.2112 (  0.9%)    PrefixModules
    0.0679 (  0.2%)    0.0679 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4772 (  1.2%)    0.4772 (  1.9%)    Inliner
    1.9146 (  5.0%)    1.9146 (  7.7%)    IMConstProp
    0.0698 (  0.2%)    0.0698 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0646 (  0.2%)    0.0646 (  0.3%)    AddSeqMemPorts
    0.0643 (  0.2%)    0.0643 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2776 (  0.7%)    0.2776 (  1.1%)    CreateSiFiveMetadata
    0.0442 (  0.1%)    0.0442 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.0557 (  2.7%)    0.5283 (  2.1%)    'firrtl.module' Pipeline
    0.3451 (  0.9%)    0.1749 (  0.7%)      DropName
    0.7059 (  1.8%)    0.3562 (  1.4%)      Canonicalizer
    0.8021 (  2.1%)    0.8021 (  3.2%)    IMDeadCodeElim
    0.0760 (  0.2%)    0.0760 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.3801 (  3.6%)    1.3801 (  5.6%)  LowerFIRRTLToHW
    0.0657 (  0.2%)    0.0657 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    1.0947 (  2.8%)    1.0947 (  4.4%)  LowerSeqToSV
    0.3454 (  0.9%)    0.3454 (  1.4%)  HWMemSimImpl
    5.8400 ( 15.2%)    2.9601 ( 11.9%)  'hw.module' Pipeline
    1.0191 (  2.7%)    0.5532 (  2.2%)    CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    3.8729 ( 10.1%)    2.0521 (  8.3%)    Canonicalizer
    0.7539 (  2.0%)    0.4022 (  1.6%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1842 (  0.5%)    0.0976 (  0.4%)    HWCleanup
    0.5401 (  1.4%)    0.2706 (  1.1%)  'hw.module' Pipeline
    0.0508 (  0.1%)    0.0277 (  0.1%)    HWLegalizeModules
    0.4831 (  1.3%)    0.2444 (  1.0%)    PrettifyVerilog
    0.3058 (  0.8%)    0.3058 (  1.2%)  StripDebugInfoWithPred
    1.7808 (  4.6%)    1.7808 (  7.2%)  ExportVerilog
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   38.4536 (100.0%)   24.7852 (100.0%)  Total

{
  totalTime: 24.833,
  maxMemory: 855719936
}
