m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/ti/projetos/LAB4/ransac/hardware/Quartus/software/RansacSoftware/obj/default/runtime/sim/mentor
valtera_reset_controller
!s110 1687709168
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I`ze:7k`X@zZ;Tb5l=L7R:3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1687703197
8C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_controller.v
FC:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1687709168.000000
!s107 C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z4 o-work rst_controller
Z5 tCvgOpt 0
valtera_reset_synchronizer
!s110 1687709169
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I6gnF6ben`D8C3_@m]Aj1f1
R1
R0
R2
8C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_synchronizer.v
FC:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1687709169.000000
!s107 C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R4
R5
